ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_cryp_aes.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.CRYP_AES_ECB,"ax",%progbits
  18              		.align	1
  19              		.global	CRYP_AES_ECB
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	CRYP_AES_ECB:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "FWLIB/src/stm32f4xx_cryp_aes.c"
   1:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
   2:FWLIB/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @file    stm32f4xx_cryp_aes.c
   4:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          input message using AES in ECB/CBC/CTR/GCM/CCM modes.
   9:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          peripheral.
  11:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          AES-ECB/CBC/CTR/GCM/CCM modes are available on STM32F437x Devices.
  12:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          For STM32F41xx Devices, only AES-ECB/CBC/CTR modes are available.
  13:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  14:FWLIB/src/stm32f4xx_cryp_aes.c **** @verbatim
  15:FWLIB/src/stm32f4xx_cryp_aes.c ****  ===================================================================
  16:FWLIB/src/stm32f4xx_cryp_aes.c ****                   ##### How to use this driver #####
  17:FWLIB/src/stm32f4xx_cryp_aes.c ****  ===================================================================
  18:FWLIB/src/stm32f4xx_cryp_aes.c ****  [..]
  19:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Enable The CRYP controller clock using 
  20:FWLIB/src/stm32f4xx_cryp_aes.c ****       RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  21:FWLIB/src/stm32f4xx_cryp_aes.c ****   
  22:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in ECB Mode using CRYP_AES_ECB() function.
  23:FWLIB/src/stm32f4xx_cryp_aes.c ****   
  24:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CBC Mode using CRYP_AES_CBC() function.
  25:FWLIB/src/stm32f4xx_cryp_aes.c ****   
  26:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CTR Mode using CRYP_AES_CTR() function.
  27:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  28:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in GCM Mode using CRYP_AES_GCM() function.
  29:FWLIB/src/stm32f4xx_cryp_aes.c ****    
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 2


  30:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CCM Mode using CRYP_AES_CCM() function.
  31:FWLIB/src/stm32f4xx_cryp_aes.c ****      
  32:FWLIB/src/stm32f4xx_cryp_aes.c **** @endverbatim
  33:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  34:FWLIB/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  35:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @attention
  36:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  37:FWLIB/src/stm32f4xx_cryp_aes.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  38:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  39:FWLIB/src/stm32f4xx_cryp_aes.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  40:FWLIB/src/stm32f4xx_cryp_aes.c ****   * You may not use this file except in compliance with the License.
  41:FWLIB/src/stm32f4xx_cryp_aes.c ****   * You may obtain a copy of the License at:
  42:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  43:FWLIB/src/stm32f4xx_cryp_aes.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  44:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  45:FWLIB/src/stm32f4xx_cryp_aes.c ****   * Unless required by applicable law or agreed to in writing, software 
  46:FWLIB/src/stm32f4xx_cryp_aes.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  47:FWLIB/src/stm32f4xx_cryp_aes.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  48:FWLIB/src/stm32f4xx_cryp_aes.c ****   * See the License for the specific language governing permissions and
  49:FWLIB/src/stm32f4xx_cryp_aes.c ****   * limitations under the License.
  50:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  51:FWLIB/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************  
  52:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
  53:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  54:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Includes ------------------------------------------------------------------*/
  55:FWLIB/src/stm32f4xx_cryp_aes.c **** #include "stm32f4xx_cryp.h"
  56:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  57:FWLIB/src/stm32f4xx_cryp_aes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  58:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @{
  59:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
  60:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  61:FWLIB/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP 
  62:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief CRYP driver modules
  63:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @{
  64:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
  65:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  66:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private typedef -----------------------------------------------------------*/
  67:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private define ------------------------------------------------------------*/
  68:FWLIB/src/stm32f4xx_cryp_aes.c **** #define AESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  69:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  70:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private macro -------------------------------------------------------------*/
  71:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private variables ---------------------------------------------------------*/
  72:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private function prototypes -----------------------------------------------*/
  73:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private functions ---------------------------------------------------------*/
  74:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  75:FWLIB/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Private_Functions
  76:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @{
  77:FWLIB/src/stm32f4xx_cryp_aes.c ****   */ 
  78:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  79:FWLIB/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Group6 High Level AES functions
  80:FWLIB/src/stm32f4xx_cryp_aes.c ****  *  @brief   High Level AES functions 
  81:FWLIB/src/stm32f4xx_cryp_aes.c ****  *
  82:FWLIB/src/stm32f4xx_cryp_aes.c **** @verbatim   
  83:FWLIB/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  84:FWLIB/src/stm32f4xx_cryp_aes.c ****                        ##### High Level AES functions #####
  85:FWLIB/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  86:FWLIB/src/stm32f4xx_cryp_aes.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 3


  87:FWLIB/src/stm32f4xx_cryp_aes.c **** @endverbatim
  88:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @{
  89:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
  90:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  91:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
  92:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in ECB Mode
  93:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
  94:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
  95:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
  96:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
  97:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
  98:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
  99:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 100:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 101:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 102:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 103:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 104:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 105:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
 106:FWLIB/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
 107:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t* Input, uint32_t Ilength, uint8_t* Output)
 108:FWLIB/src/stm32f4xx_cryp_aes.c **** {
  30              		.loc 1 108 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 108 1 is_stmt 0 view .LVU1
  35 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 28
  38              		.cfi_offset 4, -28
  39              		.cfi_offset 5, -24
  40              		.cfi_offset 6, -20
  41              		.cfi_offset 7, -16
  42              		.cfi_offset 8, -12
  43              		.cfi_offset 9, -8
  44              		.cfi_offset 14, -4
  45 0004 8FB0     		sub	sp, sp, #60
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 88
  48 0006 0646     		mov	r6, r0
  49 0008 0D46     		mov	r5, r1
  50 000a 9146     		mov	r9, r2
  51 000c DDF85880 		ldr	r8, [sp, #88]
 109:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
  52              		.loc 1 109 3 is_stmt 1 view .LVU2
 110:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  53              		.loc 1 110 3 view .LVU3
 111:FWLIB/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
  54              		.loc 1 111 3 view .LVU4
  55              		.loc 1 111 17 is_stmt 0 view .LVU5
  56 0010 0022     		movs	r2, #0
  57              	.LVL1:
  58              		.loc 1 111 17 view .LVU6
  59 0012 0192     		str	r2, [sp, #4]
 112:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
  60              		.loc 1 112 3 is_stmt 1 view .LVU7
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 4


  61              	.LVL2:
 113:FWLIB/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
  62              		.loc 1 113 3 view .LVU8
 114:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
  63              		.loc 1 114 3 view .LVU9
 115:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
  64              		.loc 1 115 3 view .LVU10
  65              		.loc 1 115 12 is_stmt 0 view .LVU11
  66 0014 1C46     		mov	r4, r3
  67              	.LVL3:
 116:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
  68              		.loc 1 116 3 is_stmt 1 view .LVU12
  69              		.loc 1 116 12 is_stmt 0 view .LVU13
  70 0016 179F     		ldr	r7, [sp, #92]
  71              	.LVL4:
 117:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
  72              		.loc 1 117 3 is_stmt 1 view .LVU14
 118:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 119:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 120:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
  73              		.loc 1 120 3 view .LVU15
  74 0018 02A8     		add	r0, sp, #8
  75              	.LVL5:
  76              		.loc 1 120 3 is_stmt 0 view .LVU16
  77 001a FFF7FEFF 		bl	CRYP_KeyStructInit
  78              	.LVL6:
 121:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 122:FWLIB/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
  79              		.loc 1 122 3 is_stmt 1 view .LVU17
  80 001e B9F1C00F 		cmp	r9, #192
  81 0022 39D0     		beq	.L2
  82 0024 B9F5807F 		cmp	r9, #256
  83 0028 4CD0     		beq	.L3
  84 002a B9F1800F 		cmp	r9, #128
  85 002e 24D0     		beq	.L18
  86              	.LVL7:
  87              	.L4:
 123:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 124:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 128:
 125:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 126:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 127:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 128:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 129:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 130:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 131:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 132:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 133:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 134:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 135:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 136:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 137:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 138:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 139:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 140:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 141:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 142:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 5


 143:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 144:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 145:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 146:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 147:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 148:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 149:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 150:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 151:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 152:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 153:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 154:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 155:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 156:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 157:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 158:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 159:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 160:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 161:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 162:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 163:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 164:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 165:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 166:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 167:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 168:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 169:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 170:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 171:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
  88              		.loc 1 171 3 view .LVU18
  89              		.loc 1 171 5 is_stmt 0 view .LVU19
  90 0030 002E     		cmp	r6, #0
  91 0032 63D1     		bne	.L5
 172:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 173:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 174:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
  92              		.loc 1 174 5 is_stmt 1 view .LVU20
  93 0034 FFF7FEFF 		bl	CRYP_FIFOFlush
  94              	.LVL8:
 175:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 176:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 177:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  95              		.loc 1 177 5 view .LVU21
  96              		.loc 1 177 41 is_stmt 0 view .LVU22
  97 0038 0423     		movs	r3, #4
  98 003a 0A93     		str	r3, [sp, #40]
 178:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
  99              		.loc 1 178 5 is_stmt 1 view .LVU23
 100              		.loc 1 178 42 is_stmt 0 view .LVU24
 101 003c 3823     		movs	r3, #56
 102 003e 0B93     		str	r3, [sp, #44]
 179:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 103              		.loc 1 179 5 is_stmt 1 view .LVU25
 104              		.loc 1 179 42 is_stmt 0 view .LVU26
 105 0040 0023     		movs	r3, #0
 106 0042 0C93     		str	r3, [sp, #48]
 180:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 6


 107              		.loc 1 180 5 is_stmt 1 view .LVU27
 108 0044 0AA8     		add	r0, sp, #40
 109 0046 FFF7FEFF 		bl	CRYP_Init
 110              	.LVL9:
 181:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 182:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 183:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 111              		.loc 1 183 5 view .LVU28
 112 004a 02A8     		add	r0, sp, #8
 113 004c FFF7FEFF 		bl	CRYP_KeyInit
 114              	.LVL10:
 184:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 185:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 186:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 115              		.loc 1 186 5 view .LVU29
 116 0050 0120     		movs	r0, #1
 117 0052 FFF7FEFF 		bl	CRYP_Cmd
 118              	.LVL11:
 119              	.L7:
 187:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 188:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 189:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 120              		.loc 1 189 5 discriminator 2 view .LVU30
 190:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 191:FWLIB/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 121              		.loc 1 191 7 discriminator 2 view .LVU31
 122              		.loc 1 191 20 is_stmt 0 discriminator 2 view .LVU32
 123 0056 1020     		movs	r0, #16
 124 0058 FFF7FEFF 		bl	CRYP_GetFlagStatus
 125              	.LVL12:
 192:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 126              		.loc 1 192 7 is_stmt 1 discriminator 2 view .LVU33
 127              		.loc 1 192 14 is_stmt 0 discriminator 2 view .LVU34
 128 005c 019B     		ldr	r3, [sp, #4]
 129 005e 0133     		adds	r3, r3, #1
 130 0060 0193     		str	r3, [sp, #4]
 193:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 131              		.loc 1 193 12 is_stmt 1 discriminator 2 view .LVU35
 132              		.loc 1 193 22 is_stmt 0 discriminator 2 view .LVU36
 133 0062 019B     		ldr	r3, [sp, #4]
 134              		.loc 1 193 5 discriminator 2 view .LVU37
 135 0064 B3F5803F 		cmp	r3, #65536
 136 0068 01D0     		beq	.L6
 137              		.loc 1 193 42 discriminator 1 view .LVU38
 138 006a 0028     		cmp	r0, #0
 139 006c F3D1     		bne	.L7
 140              	.L6:
 194:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 195:FWLIB/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 141              		.loc 1 195 5 is_stmt 1 view .LVU39
 142              		.loc 1 195 8 is_stmt 0 view .LVU40
 143 006e 0028     		cmp	r0, #0
 144 0070 4AD1     		bne	.L8
 196:FWLIB/src/stm32f4xx_cryp_aes.c ****    {
 197:FWLIB/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 198:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 199:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 7


 200:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 201:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 202:FWLIB/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 145              		.loc 1 202 7 is_stmt 1 view .LVU41
 146              		.loc 1 202 43 is_stmt 0 view .LVU42
 147 0072 0423     		movs	r3, #4
 148 0074 0A93     		str	r3, [sp, #40]
 113:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 149              		.loc 1 113 15 view .LVU43
 150 0076 0126     		movs	r6, #1
 151 0078 46E0     		b	.L8
 152              	.LVL13:
 153              	.L18:
 125:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 154              		.loc 1 125 5 is_stmt 1 view .LVU44
 125:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 155              		.loc 1 125 41 is_stmt 0 view .LVU45
 156 007a 0023     		movs	r3, #0
 157 007c 0D93     		str	r3, [sp, #52]
 126:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 158              		.loc 1 126 5 is_stmt 1 view .LVU46
 126:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 159              		.loc 1 126 47 is_stmt 0 view .LVU47
 160 007e 2B68     		ldr	r3, [r5]
 161              	.LVL14:
 162              	.LBB230:
 163              	.LBI230:
 164              		.file 2 "F4_CORE/core_cmInstr.h"
   1:F4_CORE/core_cmInstr.h **** /**************************************************************************//**
   2:F4_CORE/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:F4_CORE/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:F4_CORE/core_cmInstr.h ****  * @version  V4.10
   5:F4_CORE/core_cmInstr.h ****  * @date     18. March 2015
   6:F4_CORE/core_cmInstr.h ****  *
   7:F4_CORE/core_cmInstr.h ****  * @note
   8:F4_CORE/core_cmInstr.h ****  *
   9:F4_CORE/core_cmInstr.h ****  ******************************************************************************/
  10:F4_CORE/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:F4_CORE/core_cmInstr.h **** 
  12:F4_CORE/core_cmInstr.h ****    All rights reserved.
  13:F4_CORE/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:F4_CORE/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:F4_CORE/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:F4_CORE/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:F4_CORE/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:F4_CORE/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:F4_CORE/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:F4_CORE/core_cmInstr.h ****      specific prior written permission.
  23:F4_CORE/core_cmInstr.h ****    *
  24:F4_CORE/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:F4_CORE/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:F4_CORE/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:F4_CORE/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:F4_CORE/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:F4_CORE/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 8


  30:F4_CORE/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:F4_CORE/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:F4_CORE/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:F4_CORE/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:F4_CORE/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:F4_CORE/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:F4_CORE/core_cmInstr.h **** 
  37:F4_CORE/core_cmInstr.h **** 
  38:F4_CORE/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:F4_CORE/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:F4_CORE/core_cmInstr.h **** 
  41:F4_CORE/core_cmInstr.h **** 
  42:F4_CORE/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:F4_CORE/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:F4_CORE/core_cmInstr.h ****   Access to dedicated instructions
  45:F4_CORE/core_cmInstr.h ****   @{
  46:F4_CORE/core_cmInstr.h **** */
  47:F4_CORE/core_cmInstr.h **** 
  48:F4_CORE/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:F4_CORE/core_cmInstr.h **** /* ARM armcc specific functions */
  50:F4_CORE/core_cmInstr.h **** 
  51:F4_CORE/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:F4_CORE/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:F4_CORE/core_cmInstr.h **** #endif
  54:F4_CORE/core_cmInstr.h **** 
  55:F4_CORE/core_cmInstr.h **** 
  56:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
  57:F4_CORE/core_cmInstr.h **** 
  58:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:F4_CORE/core_cmInstr.h ****  */
  60:F4_CORE/core_cmInstr.h **** #define __NOP                             __nop
  61:F4_CORE/core_cmInstr.h **** 
  62:F4_CORE/core_cmInstr.h **** 
  63:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:F4_CORE/core_cmInstr.h **** 
  65:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
  67:F4_CORE/core_cmInstr.h ****  */
  68:F4_CORE/core_cmInstr.h **** #define __WFI                             __wfi
  69:F4_CORE/core_cmInstr.h **** 
  70:F4_CORE/core_cmInstr.h **** 
  71:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
  72:F4_CORE/core_cmInstr.h **** 
  73:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:F4_CORE/core_cmInstr.h ****  */
  76:F4_CORE/core_cmInstr.h **** #define __WFE                             __wfe
  77:F4_CORE/core_cmInstr.h **** 
  78:F4_CORE/core_cmInstr.h **** 
  79:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
  80:F4_CORE/core_cmInstr.h **** 
  81:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:F4_CORE/core_cmInstr.h ****  */
  83:F4_CORE/core_cmInstr.h **** #define __SEV                             __sev
  84:F4_CORE/core_cmInstr.h **** 
  85:F4_CORE/core_cmInstr.h **** 
  86:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 9


  87:F4_CORE/core_cmInstr.h **** 
  88:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:F4_CORE/core_cmInstr.h ****  */
  92:F4_CORE/core_cmInstr.h **** #define __ISB() do {\
  93:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  94:F4_CORE/core_cmInstr.h ****                    __isb(0xF);\
  95:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  96:F4_CORE/core_cmInstr.h ****                 } while (0)
  97:F4_CORE/core_cmInstr.h **** 
  98:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:F4_CORE/core_cmInstr.h **** 
 100:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:F4_CORE/core_cmInstr.h ****  */
 103:F4_CORE/core_cmInstr.h **** #define __DSB() do {\
 104:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 105:F4_CORE/core_cmInstr.h ****                    __dsb(0xF);\
 106:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 107:F4_CORE/core_cmInstr.h ****                 } while (0)
 108:F4_CORE/core_cmInstr.h **** 
 109:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:F4_CORE/core_cmInstr.h **** 
 111:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:F4_CORE/core_cmInstr.h ****  */
 114:F4_CORE/core_cmInstr.h **** #define __DMB() do {\
 115:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 116:F4_CORE/core_cmInstr.h ****                    __dmb(0xF);\
 117:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 118:F4_CORE/core_cmInstr.h ****                 } while (0)
 119:F4_CORE/core_cmInstr.h **** 
 120:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:F4_CORE/core_cmInstr.h **** 
 122:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:F4_CORE/core_cmInstr.h **** 
 124:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 126:F4_CORE/core_cmInstr.h ****  */
 127:F4_CORE/core_cmInstr.h **** #define __REV                             __rev
 128:F4_CORE/core_cmInstr.h **** 
 129:F4_CORE/core_cmInstr.h **** 
 130:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:F4_CORE/core_cmInstr.h **** 
 132:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:F4_CORE/core_cmInstr.h **** 
 134:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 136:F4_CORE/core_cmInstr.h ****  */
 137:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:F4_CORE/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:F4_CORE/core_cmInstr.h **** {
 140:F4_CORE/core_cmInstr.h ****   rev16 r0, r0
 141:F4_CORE/core_cmInstr.h ****   bx lr
 142:F4_CORE/core_cmInstr.h **** }
 143:F4_CORE/core_cmInstr.h **** #endif
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 10


 144:F4_CORE/core_cmInstr.h **** 
 145:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:F4_CORE/core_cmInstr.h **** 
 147:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:F4_CORE/core_cmInstr.h **** 
 149:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 151:F4_CORE/core_cmInstr.h ****  */
 152:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:F4_CORE/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:F4_CORE/core_cmInstr.h **** {
 155:F4_CORE/core_cmInstr.h ****   revsh r0, r0
 156:F4_CORE/core_cmInstr.h ****   bx lr
 157:F4_CORE/core_cmInstr.h **** }
 158:F4_CORE/core_cmInstr.h **** #endif
 159:F4_CORE/core_cmInstr.h **** 
 160:F4_CORE/core_cmInstr.h **** 
 161:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:F4_CORE/core_cmInstr.h **** 
 163:F4_CORE/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:F4_CORE/core_cmInstr.h **** 
 165:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:F4_CORE/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 168:F4_CORE/core_cmInstr.h ****  */
 169:F4_CORE/core_cmInstr.h **** #define __ROR                             __ror
 170:F4_CORE/core_cmInstr.h **** 
 171:F4_CORE/core_cmInstr.h **** 
 172:F4_CORE/core_cmInstr.h **** /** \brief  Breakpoint
 173:F4_CORE/core_cmInstr.h **** 
 174:F4_CORE/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:F4_CORE/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:F4_CORE/core_cmInstr.h **** 
 177:F4_CORE/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:F4_CORE/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:F4_CORE/core_cmInstr.h ****  */
 180:F4_CORE/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:F4_CORE/core_cmInstr.h **** 
 182:F4_CORE/core_cmInstr.h **** 
 183:F4_CORE/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:F4_CORE/core_cmInstr.h **** 
 185:F4_CORE/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:F4_CORE/core_cmInstr.h **** 
 187:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 189:F4_CORE/core_cmInstr.h ****  */
 190:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:F4_CORE/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:F4_CORE/core_cmInstr.h **** #else
 193:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:F4_CORE/core_cmInstr.h **** {
 195:F4_CORE/core_cmInstr.h ****   uint32_t result;
 196:F4_CORE/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:F4_CORE/core_cmInstr.h **** 
 198:F4_CORE/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:F4_CORE/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:F4_CORE/core_cmInstr.h ****   {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 11


 201:F4_CORE/core_cmInstr.h ****     result <<= 1;
 202:F4_CORE/core_cmInstr.h ****     result |= value & 1;
 203:F4_CORE/core_cmInstr.h ****     s--;
 204:F4_CORE/core_cmInstr.h ****   }
 205:F4_CORE/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:F4_CORE/core_cmInstr.h ****   return(result);
 207:F4_CORE/core_cmInstr.h **** }
 208:F4_CORE/core_cmInstr.h **** #endif
 209:F4_CORE/core_cmInstr.h **** 
 210:F4_CORE/core_cmInstr.h **** 
 211:F4_CORE/core_cmInstr.h **** /** \brief  Count leading zeros
 212:F4_CORE/core_cmInstr.h **** 
 213:F4_CORE/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:F4_CORE/core_cmInstr.h **** 
 215:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:F4_CORE/core_cmInstr.h ****     \return             number of leading zeros in value
 217:F4_CORE/core_cmInstr.h ****  */
 218:F4_CORE/core_cmInstr.h **** #define __CLZ                             __clz
 219:F4_CORE/core_cmInstr.h **** 
 220:F4_CORE/core_cmInstr.h **** 
 221:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:F4_CORE/core_cmInstr.h **** 
 223:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:F4_CORE/core_cmInstr.h **** 
 225:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:F4_CORE/core_cmInstr.h **** 
 227:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:F4_CORE/core_cmInstr.h ****  */
 230:F4_CORE/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:F4_CORE/core_cmInstr.h **** 
 232:F4_CORE/core_cmInstr.h **** 
 233:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:F4_CORE/core_cmInstr.h **** 
 235:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:F4_CORE/core_cmInstr.h **** 
 237:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:F4_CORE/core_cmInstr.h ****  */
 240:F4_CORE/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:F4_CORE/core_cmInstr.h **** 
 242:F4_CORE/core_cmInstr.h **** 
 243:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:F4_CORE/core_cmInstr.h **** 
 245:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:F4_CORE/core_cmInstr.h **** 
 247:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:F4_CORE/core_cmInstr.h ****  */
 250:F4_CORE/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:F4_CORE/core_cmInstr.h **** 
 252:F4_CORE/core_cmInstr.h **** 
 253:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:F4_CORE/core_cmInstr.h **** 
 255:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:F4_CORE/core_cmInstr.h **** 
 257:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 12


 258:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 260:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 261:F4_CORE/core_cmInstr.h ****  */
 262:F4_CORE/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:F4_CORE/core_cmInstr.h **** 
 264:F4_CORE/core_cmInstr.h **** 
 265:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:F4_CORE/core_cmInstr.h **** 
 267:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:F4_CORE/core_cmInstr.h **** 
 269:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 270:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 272:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 273:F4_CORE/core_cmInstr.h ****  */
 274:F4_CORE/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:F4_CORE/core_cmInstr.h **** 
 276:F4_CORE/core_cmInstr.h **** 
 277:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:F4_CORE/core_cmInstr.h **** 
 279:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:F4_CORE/core_cmInstr.h **** 
 281:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 282:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 284:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 285:F4_CORE/core_cmInstr.h ****  */
 286:F4_CORE/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:F4_CORE/core_cmInstr.h **** 
 288:F4_CORE/core_cmInstr.h **** 
 289:F4_CORE/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:F4_CORE/core_cmInstr.h **** 
 291:F4_CORE/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:F4_CORE/core_cmInstr.h **** 
 293:F4_CORE/core_cmInstr.h ****  */
 294:F4_CORE/core_cmInstr.h **** #define __CLREX                           __clrex
 295:F4_CORE/core_cmInstr.h **** 
 296:F4_CORE/core_cmInstr.h **** 
 297:F4_CORE/core_cmInstr.h **** /** \brief  Signed Saturate
 298:F4_CORE/core_cmInstr.h **** 
 299:F4_CORE/core_cmInstr.h ****     This function saturates a signed value.
 300:F4_CORE/core_cmInstr.h **** 
 301:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 304:F4_CORE/core_cmInstr.h ****  */
 305:F4_CORE/core_cmInstr.h **** #define __SSAT                            __ssat
 306:F4_CORE/core_cmInstr.h **** 
 307:F4_CORE/core_cmInstr.h **** 
 308:F4_CORE/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:F4_CORE/core_cmInstr.h **** 
 310:F4_CORE/core_cmInstr.h ****     This function saturates an unsigned value.
 311:F4_CORE/core_cmInstr.h **** 
 312:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:F4_CORE/core_cmInstr.h ****     \return             Saturated value
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 13


 315:F4_CORE/core_cmInstr.h ****  */
 316:F4_CORE/core_cmInstr.h **** #define __USAT                            __usat
 317:F4_CORE/core_cmInstr.h **** 
 318:F4_CORE/core_cmInstr.h **** 
 319:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:F4_CORE/core_cmInstr.h **** 
 321:F4_CORE/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:F4_CORE/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:F4_CORE/core_cmInstr.h **** 
 324:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 326:F4_CORE/core_cmInstr.h ****  */
 327:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:F4_CORE/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:F4_CORE/core_cmInstr.h **** {
 330:F4_CORE/core_cmInstr.h ****   rrx r0, r0
 331:F4_CORE/core_cmInstr.h ****   bx lr
 332:F4_CORE/core_cmInstr.h **** }
 333:F4_CORE/core_cmInstr.h **** #endif
 334:F4_CORE/core_cmInstr.h **** 
 335:F4_CORE/core_cmInstr.h **** 
 336:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:F4_CORE/core_cmInstr.h **** 
 338:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:F4_CORE/core_cmInstr.h **** 
 340:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:F4_CORE/core_cmInstr.h ****  */
 343:F4_CORE/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:F4_CORE/core_cmInstr.h **** 
 345:F4_CORE/core_cmInstr.h **** 
 346:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:F4_CORE/core_cmInstr.h **** 
 348:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:F4_CORE/core_cmInstr.h **** 
 350:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:F4_CORE/core_cmInstr.h ****  */
 353:F4_CORE/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:F4_CORE/core_cmInstr.h **** 
 355:F4_CORE/core_cmInstr.h **** 
 356:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:F4_CORE/core_cmInstr.h **** 
 358:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:F4_CORE/core_cmInstr.h **** 
 360:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:F4_CORE/core_cmInstr.h ****  */
 363:F4_CORE/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:F4_CORE/core_cmInstr.h **** 
 365:F4_CORE/core_cmInstr.h **** 
 366:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:F4_CORE/core_cmInstr.h **** 
 368:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:F4_CORE/core_cmInstr.h **** 
 370:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 371:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 14


 372:F4_CORE/core_cmInstr.h ****  */
 373:F4_CORE/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:F4_CORE/core_cmInstr.h **** 
 375:F4_CORE/core_cmInstr.h **** 
 376:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:F4_CORE/core_cmInstr.h **** 
 378:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:F4_CORE/core_cmInstr.h **** 
 380:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 381:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:F4_CORE/core_cmInstr.h ****  */
 383:F4_CORE/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:F4_CORE/core_cmInstr.h **** 
 385:F4_CORE/core_cmInstr.h **** 
 386:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:F4_CORE/core_cmInstr.h **** 
 388:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:F4_CORE/core_cmInstr.h **** 
 390:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 391:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:F4_CORE/core_cmInstr.h ****  */
 393:F4_CORE/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:F4_CORE/core_cmInstr.h **** 
 395:F4_CORE/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:F4_CORE/core_cmInstr.h **** 
 397:F4_CORE/core_cmInstr.h **** 
 398:F4_CORE/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:F4_CORE/core_cmInstr.h **** /* GNU gcc specific functions */
 400:F4_CORE/core_cmInstr.h **** 
 401:F4_CORE/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:F4_CORE/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:F4_CORE/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:F4_CORE/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:F4_CORE/core_cmInstr.h **** #else
 408:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:F4_CORE/core_cmInstr.h **** #endif
 411:F4_CORE/core_cmInstr.h **** 
 412:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
 413:F4_CORE/core_cmInstr.h **** 
 414:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:F4_CORE/core_cmInstr.h ****  */
 416:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:F4_CORE/core_cmInstr.h **** {
 418:F4_CORE/core_cmInstr.h ****   __ASM volatile ("nop");
 419:F4_CORE/core_cmInstr.h **** }
 420:F4_CORE/core_cmInstr.h **** 
 421:F4_CORE/core_cmInstr.h **** 
 422:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:F4_CORE/core_cmInstr.h **** 
 424:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
 426:F4_CORE/core_cmInstr.h ****  */
 427:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:F4_CORE/core_cmInstr.h **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 15


 429:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:F4_CORE/core_cmInstr.h **** }
 431:F4_CORE/core_cmInstr.h **** 
 432:F4_CORE/core_cmInstr.h **** 
 433:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
 434:F4_CORE/core_cmInstr.h **** 
 435:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:F4_CORE/core_cmInstr.h ****  */
 438:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:F4_CORE/core_cmInstr.h **** {
 440:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:F4_CORE/core_cmInstr.h **** }
 442:F4_CORE/core_cmInstr.h **** 
 443:F4_CORE/core_cmInstr.h **** 
 444:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
 445:F4_CORE/core_cmInstr.h **** 
 446:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:F4_CORE/core_cmInstr.h ****  */
 448:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:F4_CORE/core_cmInstr.h **** {
 450:F4_CORE/core_cmInstr.h ****   __ASM volatile ("sev");
 451:F4_CORE/core_cmInstr.h **** }
 452:F4_CORE/core_cmInstr.h **** 
 453:F4_CORE/core_cmInstr.h **** 
 454:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:F4_CORE/core_cmInstr.h **** 
 456:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:F4_CORE/core_cmInstr.h ****  */
 460:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:F4_CORE/core_cmInstr.h **** {
 462:F4_CORE/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:F4_CORE/core_cmInstr.h **** }
 464:F4_CORE/core_cmInstr.h **** 
 465:F4_CORE/core_cmInstr.h **** 
 466:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:F4_CORE/core_cmInstr.h **** 
 468:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:F4_CORE/core_cmInstr.h ****  */
 471:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:F4_CORE/core_cmInstr.h **** {
 473:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:F4_CORE/core_cmInstr.h **** }
 475:F4_CORE/core_cmInstr.h **** 
 476:F4_CORE/core_cmInstr.h **** 
 477:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:F4_CORE/core_cmInstr.h **** 
 479:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 481:F4_CORE/core_cmInstr.h ****  */
 482:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:F4_CORE/core_cmInstr.h **** {
 484:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:F4_CORE/core_cmInstr.h **** }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 16


 486:F4_CORE/core_cmInstr.h **** 
 487:F4_CORE/core_cmInstr.h **** 
 488:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:F4_CORE/core_cmInstr.h **** 
 490:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:F4_CORE/core_cmInstr.h **** 
 492:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 493:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 494:F4_CORE/core_cmInstr.h ****  */
 495:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 165              		.loc 2 495 57 is_stmt 1 view .LVU48
 166              	.LBB231:
 496:F4_CORE/core_cmInstr.h **** {
 497:F4_CORE/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:F4_CORE/core_cmInstr.h ****   return __builtin_bswap32(value);
 167              		.loc 2 498 3 view .LVU49
 168              		.loc 2 498 10 is_stmt 0 view .LVU50
 169 0080 1BBA     		rev	r3, r3
 170              	.LVL15:
 171              		.loc 2 498 10 view .LVU51
 172              	.LBE231:
 173              	.LBE230:
 126:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 174              		.loc 1 126 45 view .LVU52
 175 0082 0693     		str	r3, [sp, #24]
 127:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 176              		.loc 1 127 5 is_stmt 1 view .LVU53
 177              	.LVL16:
 128:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 178              		.loc 1 128 5 view .LVU54
 128:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 179              		.loc 1 128 47 is_stmt 0 view .LVU55
 180 0084 6B68     		ldr	r3, [r5, #4]
 181              	.LVL17:
 182              	.LBB232:
 183              	.LBI232:
 495:F4_CORE/core_cmInstr.h **** {
 184              		.loc 2 495 57 is_stmt 1 view .LVU56
 185              	.LBB233:
 186              		.loc 2 498 3 view .LVU57
 187              		.loc 2 498 10 is_stmt 0 view .LVU58
 188 0086 1BBA     		rev	r3, r3
 189              	.LVL18:
 190              		.loc 2 498 10 view .LVU59
 191              	.LBE233:
 192              	.LBE232:
 128:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 193              		.loc 1 128 45 view .LVU60
 194 0088 0793     		str	r3, [sp, #28]
 129:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 195              		.loc 1 129 5 is_stmt 1 view .LVU61
 196              	.LVL19:
 130:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 197              		.loc 1 130 5 view .LVU62
 130:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 198              		.loc 1 130 47 is_stmt 0 view .LVU63
 199 008a AB68     		ldr	r3, [r5, #8]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 17


 200              	.LVL20:
 201              	.LBB234:
 202              	.LBI234:
 495:F4_CORE/core_cmInstr.h **** {
 203              		.loc 2 495 57 is_stmt 1 view .LVU64
 204              	.LBB235:
 205              		.loc 2 498 3 view .LVU65
 206              		.loc 2 498 10 is_stmt 0 view .LVU66
 207 008c 1BBA     		rev	r3, r3
 208              	.LVL21:
 209              		.loc 2 498 10 view .LVU67
 210              	.LBE235:
 211              	.LBE234:
 130:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 212              		.loc 1 130 45 view .LVU68
 213 008e 0893     		str	r3, [sp, #32]
 131:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 214              		.loc 1 131 5 is_stmt 1 view .LVU69
 215              	.LVL22:
 132:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 216              		.loc 1 132 5 view .LVU70
 132:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 217              		.loc 1 132 47 is_stmt 0 view .LVU71
 218 0090 EB68     		ldr	r3, [r5, #12]
 219              	.LVL23:
 220              	.LBB236:
 221              	.LBI236:
 495:F4_CORE/core_cmInstr.h **** {
 222              		.loc 2 495 57 is_stmt 1 view .LVU72
 223              	.LBB237:
 224              		.loc 2 498 3 view .LVU73
 225              		.loc 2 498 10 is_stmt 0 view .LVU74
 226 0092 1BBA     		rev	r3, r3
 227              	.LVL24:
 228              		.loc 2 498 10 view .LVU75
 229              	.LBE237:
 230              	.LBE236:
 132:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 231              		.loc 1 132 45 view .LVU76
 232 0094 0993     		str	r3, [sp, #36]
 133:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 233              		.loc 1 133 5 is_stmt 1 view .LVU77
 234 0096 CBE7     		b	.L4
 235              	.LVL25:
 236              	.L2:
 135:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 237              		.loc 1 135 5 view .LVU78
 135:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 238              		.loc 1 135 42 is_stmt 0 view .LVU79
 239 0098 4FF48073 		mov	r3, #256
 240 009c 0D93     		str	r3, [sp, #52]
 136:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 241              		.loc 1 136 5 is_stmt 1 view .LVU80
 136:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 242              		.loc 1 136 47 is_stmt 0 view .LVU81
 243 009e 2B68     		ldr	r3, [r5]
 244              	.LVL26:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 18


 245              	.LBB238:
 246              	.LBI238:
 495:F4_CORE/core_cmInstr.h **** {
 247              		.loc 2 495 57 is_stmt 1 view .LVU82
 248              	.LBB239:
 249              		.loc 2 498 3 view .LVU83
 250              		.loc 2 498 10 is_stmt 0 view .LVU84
 251 00a0 1BBA     		rev	r3, r3
 252              	.LVL27:
 253              		.loc 2 498 10 view .LVU85
 254              	.LBE239:
 255              	.LBE238:
 136:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 256              		.loc 1 136 45 view .LVU86
 257 00a2 0493     		str	r3, [sp, #16]
 137:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 258              		.loc 1 137 5 is_stmt 1 view .LVU87
 259              	.LVL28:
 138:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 260              		.loc 1 138 5 view .LVU88
 138:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 261              		.loc 1 138 47 is_stmt 0 view .LVU89
 262 00a4 6B68     		ldr	r3, [r5, #4]
 263              	.LVL29:
 264              	.LBB240:
 265              	.LBI240:
 495:F4_CORE/core_cmInstr.h **** {
 266              		.loc 2 495 57 is_stmt 1 view .LVU90
 267              	.LBB241:
 268              		.loc 2 498 3 view .LVU91
 269              		.loc 2 498 10 is_stmt 0 view .LVU92
 270 00a6 1BBA     		rev	r3, r3
 271              	.LVL30:
 272              		.loc 2 498 10 view .LVU93
 273              	.LBE241:
 274              	.LBE240:
 138:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 275              		.loc 1 138 45 view .LVU94
 276 00a8 0593     		str	r3, [sp, #20]
 139:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 277              		.loc 1 139 5 is_stmt 1 view .LVU95
 278              	.LVL31:
 140:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 279              		.loc 1 140 5 view .LVU96
 140:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 280              		.loc 1 140 47 is_stmt 0 view .LVU97
 281 00aa AB68     		ldr	r3, [r5, #8]
 282              	.LVL32:
 283              	.LBB242:
 284              	.LBI242:
 495:F4_CORE/core_cmInstr.h **** {
 285              		.loc 2 495 57 is_stmt 1 view .LVU98
 286              	.LBB243:
 287              		.loc 2 498 3 view .LVU99
 288              		.loc 2 498 10 is_stmt 0 view .LVU100
 289 00ac 1BBA     		rev	r3, r3
 290              	.LVL33:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 19


 291              		.loc 2 498 10 view .LVU101
 292              	.LBE243:
 293              	.LBE242:
 140:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 294              		.loc 1 140 45 view .LVU102
 295 00ae 0693     		str	r3, [sp, #24]
 141:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 296              		.loc 1 141 5 is_stmt 1 view .LVU103
 297              	.LVL34:
 142:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 298              		.loc 1 142 5 view .LVU104
 142:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 299              		.loc 1 142 47 is_stmt 0 view .LVU105
 300 00b0 EB68     		ldr	r3, [r5, #12]
 301              	.LVL35:
 302              	.LBB244:
 303              	.LBI244:
 495:F4_CORE/core_cmInstr.h **** {
 304              		.loc 2 495 57 is_stmt 1 view .LVU106
 305              	.LBB245:
 306              		.loc 2 498 3 view .LVU107
 307              		.loc 2 498 10 is_stmt 0 view .LVU108
 308 00b2 1BBA     		rev	r3, r3
 309              	.LVL36:
 310              		.loc 2 498 10 view .LVU109
 311              	.LBE245:
 312              	.LBE244:
 142:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 313              		.loc 1 142 45 view .LVU110
 314 00b4 0793     		str	r3, [sp, #28]
 143:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 315              		.loc 1 143 5 is_stmt 1 view .LVU111
 316              	.LVL37:
 144:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 317              		.loc 1 144 5 view .LVU112
 144:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 318              		.loc 1 144 47 is_stmt 0 view .LVU113
 319 00b6 2B69     		ldr	r3, [r5, #16]
 320              	.LVL38:
 321              	.LBB246:
 322              	.LBI246:
 495:F4_CORE/core_cmInstr.h **** {
 323              		.loc 2 495 57 is_stmt 1 view .LVU114
 324              	.LBB247:
 325              		.loc 2 498 3 view .LVU115
 326              		.loc 2 498 10 is_stmt 0 view .LVU116
 327 00b8 1BBA     		rev	r3, r3
 328              	.LVL39:
 329              		.loc 2 498 10 view .LVU117
 330              	.LBE247:
 331              	.LBE246:
 144:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 332              		.loc 1 144 45 view .LVU118
 333 00ba 0893     		str	r3, [sp, #32]
 145:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 334              		.loc 1 145 5 is_stmt 1 view .LVU119
 335              	.LVL40:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 20


 146:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 336              		.loc 1 146 5 view .LVU120
 146:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 337              		.loc 1 146 47 is_stmt 0 view .LVU121
 338 00bc 6B69     		ldr	r3, [r5, #20]
 339              	.LVL41:
 340              	.LBB248:
 341              	.LBI248:
 495:F4_CORE/core_cmInstr.h **** {
 342              		.loc 2 495 57 is_stmt 1 view .LVU122
 343              	.LBB249:
 344              		.loc 2 498 3 view .LVU123
 345              		.loc 2 498 10 is_stmt 0 view .LVU124
 346 00be 1BBA     		rev	r3, r3
 347              	.LVL42:
 348              		.loc 2 498 10 view .LVU125
 349              	.LBE249:
 350              	.LBE248:
 146:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 351              		.loc 1 146 45 view .LVU126
 352 00c0 0993     		str	r3, [sp, #36]
 147:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 353              		.loc 1 147 5 is_stmt 1 view .LVU127
 354 00c2 B5E7     		b	.L4
 355              	.LVL43:
 356              	.L3:
 149:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 357              		.loc 1 149 5 view .LVU128
 149:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 358              		.loc 1 149 42 is_stmt 0 view .LVU129
 359 00c4 4FF40073 		mov	r3, #512
 360 00c8 0D93     		str	r3, [sp, #52]
 150:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 361              		.loc 1 150 5 is_stmt 1 view .LVU130
 150:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 362              		.loc 1 150 47 is_stmt 0 view .LVU131
 363 00ca 2B68     		ldr	r3, [r5]
 364              	.LVL44:
 365              	.LBB250:
 366              	.LBI250:
 495:F4_CORE/core_cmInstr.h **** {
 367              		.loc 2 495 57 is_stmt 1 view .LVU132
 368              	.LBB251:
 369              		.loc 2 498 3 view .LVU133
 370              		.loc 2 498 10 is_stmt 0 view .LVU134
 371 00cc 1BBA     		rev	r3, r3
 372              	.LVL45:
 373              		.loc 2 498 10 view .LVU135
 374              	.LBE251:
 375              	.LBE250:
 150:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 376              		.loc 1 150 45 view .LVU136
 377 00ce 0293     		str	r3, [sp, #8]
 151:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 378              		.loc 1 151 5 is_stmt 1 view .LVU137
 379              	.LVL46:
 152:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 21


 380              		.loc 1 152 5 view .LVU138
 152:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 381              		.loc 1 152 47 is_stmt 0 view .LVU139
 382 00d0 6B68     		ldr	r3, [r5, #4]
 383              	.LVL47:
 384              	.LBB252:
 385              	.LBI252:
 495:F4_CORE/core_cmInstr.h **** {
 386              		.loc 2 495 57 is_stmt 1 view .LVU140
 387              	.LBB253:
 388              		.loc 2 498 3 view .LVU141
 389              		.loc 2 498 10 is_stmt 0 view .LVU142
 390 00d2 1BBA     		rev	r3, r3
 391              	.LVL48:
 392              		.loc 2 498 10 view .LVU143
 393              	.LBE253:
 394              	.LBE252:
 152:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 395              		.loc 1 152 45 view .LVU144
 396 00d4 0393     		str	r3, [sp, #12]
 153:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 397              		.loc 1 153 5 is_stmt 1 view .LVU145
 398              	.LVL49:
 154:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 399              		.loc 1 154 5 view .LVU146
 154:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 400              		.loc 1 154 47 is_stmt 0 view .LVU147
 401 00d6 AB68     		ldr	r3, [r5, #8]
 402              	.LVL50:
 403              	.LBB254:
 404              	.LBI254:
 495:F4_CORE/core_cmInstr.h **** {
 405              		.loc 2 495 57 is_stmt 1 view .LVU148
 406              	.LBB255:
 407              		.loc 2 498 3 view .LVU149
 408              		.loc 2 498 10 is_stmt 0 view .LVU150
 409 00d8 1BBA     		rev	r3, r3
 410              	.LVL51:
 411              		.loc 2 498 10 view .LVU151
 412              	.LBE255:
 413              	.LBE254:
 154:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 414              		.loc 1 154 45 view .LVU152
 415 00da 0493     		str	r3, [sp, #16]
 155:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 416              		.loc 1 155 5 is_stmt 1 view .LVU153
 417              	.LVL52:
 156:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 418              		.loc 1 156 5 view .LVU154
 156:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 419              		.loc 1 156 47 is_stmt 0 view .LVU155
 420 00dc EB68     		ldr	r3, [r5, #12]
 421              	.LVL53:
 422              	.LBB256:
 423              	.LBI256:
 495:F4_CORE/core_cmInstr.h **** {
 424              		.loc 2 495 57 is_stmt 1 view .LVU156
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 22


 425              	.LBB257:
 426              		.loc 2 498 3 view .LVU157
 427              		.loc 2 498 10 is_stmt 0 view .LVU158
 428 00de 1BBA     		rev	r3, r3
 429              	.LVL54:
 430              		.loc 2 498 10 view .LVU159
 431              	.LBE257:
 432              	.LBE256:
 156:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 433              		.loc 1 156 45 view .LVU160
 434 00e0 0593     		str	r3, [sp, #20]
 157:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 435              		.loc 1 157 5 is_stmt 1 view .LVU161
 436              	.LVL55:
 158:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 437              		.loc 1 158 5 view .LVU162
 158:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 438              		.loc 1 158 47 is_stmt 0 view .LVU163
 439 00e2 2B69     		ldr	r3, [r5, #16]
 440              	.LVL56:
 441              	.LBB258:
 442              	.LBI258:
 495:F4_CORE/core_cmInstr.h **** {
 443              		.loc 2 495 57 is_stmt 1 view .LVU164
 444              	.LBB259:
 445              		.loc 2 498 3 view .LVU165
 446              		.loc 2 498 10 is_stmt 0 view .LVU166
 447 00e4 1BBA     		rev	r3, r3
 448              	.LVL57:
 449              		.loc 2 498 10 view .LVU167
 450              	.LBE259:
 451              	.LBE258:
 158:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 452              		.loc 1 158 45 view .LVU168
 453 00e6 0693     		str	r3, [sp, #24]
 159:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 454              		.loc 1 159 5 is_stmt 1 view .LVU169
 455              	.LVL58:
 160:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 456              		.loc 1 160 5 view .LVU170
 160:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 457              		.loc 1 160 47 is_stmt 0 view .LVU171
 458 00e8 6B69     		ldr	r3, [r5, #20]
 459              	.LVL59:
 460              	.LBB260:
 461              	.LBI260:
 495:F4_CORE/core_cmInstr.h **** {
 462              		.loc 2 495 57 is_stmt 1 view .LVU172
 463              	.LBB261:
 464              		.loc 2 498 3 view .LVU173
 465              		.loc 2 498 10 is_stmt 0 view .LVU174
 466 00ea 1BBA     		rev	r3, r3
 467              	.LVL60:
 468              		.loc 2 498 10 view .LVU175
 469              	.LBE261:
 470              	.LBE260:
 160:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 23


 471              		.loc 1 160 45 view .LVU176
 472 00ec 0793     		str	r3, [sp, #28]
 161:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 473              		.loc 1 161 5 is_stmt 1 view .LVU177
 474              	.LVL61:
 162:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 475              		.loc 1 162 5 view .LVU178
 162:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 476              		.loc 1 162 47 is_stmt 0 view .LVU179
 477 00ee AB69     		ldr	r3, [r5, #24]
 478              	.LVL62:
 479              	.LBB262:
 480              	.LBI262:
 495:F4_CORE/core_cmInstr.h **** {
 481              		.loc 2 495 57 is_stmt 1 view .LVU180
 482              	.LBB263:
 483              		.loc 2 498 3 view .LVU181
 484              		.loc 2 498 10 is_stmt 0 view .LVU182
 485 00f0 1BBA     		rev	r3, r3
 486              	.LVL63:
 487              		.loc 2 498 10 view .LVU183
 488              	.LBE263:
 489              	.LBE262:
 162:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 490              		.loc 1 162 45 view .LVU184
 491 00f2 0893     		str	r3, [sp, #32]
 163:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 492              		.loc 1 163 5 is_stmt 1 view .LVU185
 493              	.LVL64:
 164:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 494              		.loc 1 164 5 view .LVU186
 164:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 495              		.loc 1 164 47 is_stmt 0 view .LVU187
 496 00f4 EB69     		ldr	r3, [r5, #28]
 497              	.LVL65:
 498              	.LBB264:
 499              	.LBI264:
 495:F4_CORE/core_cmInstr.h **** {
 500              		.loc 2 495 57 is_stmt 1 view .LVU188
 501              	.LBB265:
 502              		.loc 2 498 3 view .LVU189
 503              		.loc 2 498 10 is_stmt 0 view .LVU190
 504 00f6 1BBA     		rev	r3, r3
 505              	.LVL66:
 506              		.loc 2 498 10 view .LVU191
 507              	.LBE265:
 508              	.LBE264:
 164:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 509              		.loc 1 164 45 view .LVU192
 510 00f8 0993     		str	r3, [sp, #36]
 165:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 511              		.loc 1 165 5 is_stmt 1 view .LVU193
 512 00fa 99E7     		b	.L4
 513              	.LVL67:
 514              	.L5:
 203:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 204:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 24


 205:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 206:FWLIB/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 207:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 208:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 209:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 515              		.loc 1 209 5 view .LVU194
 516 00fc 02A8     		add	r0, sp, #8
 517 00fe FFF7FEFF 		bl	CRYP_KeyInit
 518              	.LVL68:
 210:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 211:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 212:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 519              		.loc 1 212 5 view .LVU195
 520              		.loc 1 212 42 is_stmt 0 view .LVU196
 521 0102 0023     		movs	r3, #0
 522 0104 0A93     		str	r3, [sp, #40]
 113:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 523              		.loc 1 113 15 view .LVU197
 524 0106 0126     		movs	r6, #1
 525              	.LVL69:
 526              	.L8:
 213:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 214:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 215:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 527              		.loc 1 215 3 is_stmt 1 view .LVU198
 528              		.loc 1 215 40 is_stmt 0 view .LVU199
 529 0108 2023     		movs	r3, #32
 530 010a 0B93     		str	r3, [sp, #44]
 216:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 531              		.loc 1 216 3 is_stmt 1 view .LVU200
 532              		.loc 1 216 40 is_stmt 0 view .LVU201
 533 010c 8023     		movs	r3, #128
 534 010e 0C93     		str	r3, [sp, #48]
 217:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 535              		.loc 1 217 3 is_stmt 1 view .LVU202
 536 0110 0AA8     		add	r0, sp, #40
 537 0112 FFF7FEFF 		bl	CRYP_Init
 538              	.LVL70:
 218:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 219:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 220:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 539              		.loc 1 220 3 view .LVU203
 540 0116 FFF7FEFF 		bl	CRYP_FIFOFlush
 541              	.LVL71:
 221:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 222:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 223:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 542              		.loc 1 223 3 view .LVU204
 543 011a 0120     		movs	r0, #1
 544 011c FFF7FEFF 		bl	CRYP_Cmd
 545              	.LVL72:
 224:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 225:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 546              		.loc 1 225 3 view .LVU205
 547              		.loc 1 225 6 is_stmt 0 view .LVU206
 548 0120 FFF7FEFF 		bl	CRYP_GetCmdStatus
 549              	.LVL73:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 25


 550              		.loc 1 225 5 view .LVU207
 551 0124 0028     		cmp	r0, #0
 552 0126 35D0     		beq	.L9
 226:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 227:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 228:FWLIB/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 229:FWLIB/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 230:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 231:FWLIB/src/stm32f4xx_cryp_aes.c ****   
 232:FWLIB/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 553              		.loc 1 232 8 view .LVU208
 554 0128 0025     		movs	r5, #0
 555              	.LVL74:
 556              		.loc 1 232 8 view .LVU209
 557 012a 02E0     		b	.L10
 558              	.LVL75:
 559              	.L11:
 233:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 234:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 235:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 236:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 237:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 238:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 239:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 240:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 241:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 242:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 243:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 244:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 245:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 246:FWLIB/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 247:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 248:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 249:FWLIB/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 250:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 251:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 252:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 253:FWLIB/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 560              		.loc 1 253 5 is_stmt 1 view .LVU210
 561              		.loc 1 253 8 is_stmt 0 view .LVU211
 562 012c 00B3     		cbz	r0, .L19
 254:FWLIB/src/stm32f4xx_cryp_aes.c ****    {
 255:FWLIB/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 563              		.loc 1 255 15 view .LVU212
 564 012e 0026     		movs	r6, #0
 565              	.LVL76:
 566              	.L13:
 232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 567              		.loc 1 232 48 is_stmt 1 discriminator 2 view .LVU213
 232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 568              		.loc 1 232 49 is_stmt 0 discriminator 2 view .LVU214
 569 0130 1035     		adds	r5, r5, #16
 570              	.LVL77:
 571              	.L10:
 232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 572              		.loc 1 232 12 is_stmt 1 discriminator 1 view .LVU215
 232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 26


 573              		.loc 1 232 3 is_stmt 0 discriminator 1 view .LVU216
 574 0132 4545     		cmp	r5, r8
 575 0134 2AD2     		bcs	.L14
 232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 576              		.loc 1 232 25 discriminator 3 view .LVU217
 577 0136 4EB3     		cbz	r6, .L14
 236:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 578              		.loc 1 236 5 is_stmt 1 view .LVU218
 579 0138 2068     		ldr	r0, [r4]
 580 013a FFF7FEFF 		bl	CRYP_DataIn
 581              	.LVL78:
 237:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 582              		.loc 1 237 5 view .LVU219
 238:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 583              		.loc 1 238 5 view .LVU220
 584 013e 6068     		ldr	r0, [r4, #4]
 585 0140 FFF7FEFF 		bl	CRYP_DataIn
 586              	.LVL79:
 239:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 587              		.loc 1 239 5 view .LVU221
 240:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 588              		.loc 1 240 5 view .LVU222
 589 0144 A068     		ldr	r0, [r4, #8]
 590 0146 FFF7FEFF 		bl	CRYP_DataIn
 591              	.LVL80:
 241:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 592              		.loc 1 241 5 view .LVU223
 242:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 593              		.loc 1 242 5 view .LVU224
 594 014a E068     		ldr	r0, [r4, #12]
 595 014c FFF7FEFF 		bl	CRYP_DataIn
 596              	.LVL81:
 243:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 597              		.loc 1 243 5 view .LVU225
 243:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 598              		.loc 1 243 14 is_stmt 0 view .LVU226
 599 0150 1034     		adds	r4, r4, #16
 600              	.LVL82:
 246:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 601              		.loc 1 246 5 is_stmt 1 view .LVU227
 246:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 602              		.loc 1 246 13 is_stmt 0 view .LVU228
 603 0152 0023     		movs	r3, #0
 604 0154 0193     		str	r3, [sp, #4]
 605              	.L12:
 247:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 606              		.loc 1 247 5 is_stmt 1 discriminator 2 view .LVU229
 249:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 607              		.loc 1 249 7 discriminator 2 view .LVU230
 249:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 608              		.loc 1 249 20 is_stmt 0 discriminator 2 view .LVU231
 609 0156 1020     		movs	r0, #16
 610 0158 FFF7FEFF 		bl	CRYP_GetFlagStatus
 611              	.LVL83:
 250:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 612              		.loc 1 250 7 is_stmt 1 discriminator 2 view .LVU232
 250:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 27


 613              		.loc 1 250 14 is_stmt 0 discriminator 2 view .LVU233
 614 015c 019A     		ldr	r2, [sp, #4]
 615 015e 0132     		adds	r2, r2, #1
 616 0160 0192     		str	r2, [sp, #4]
 251:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 617              		.loc 1 251 12 is_stmt 1 discriminator 2 view .LVU234
 251:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 618              		.loc 1 251 22 is_stmt 0 discriminator 2 view .LVU235
 619 0162 019B     		ldr	r3, [sp, #4]
 251:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 620              		.loc 1 251 5 discriminator 2 view .LVU236
 621 0164 B3F5803F 		cmp	r3, #65536
 622 0168 E0D0     		beq	.L11
 251:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 623              		.loc 1 251 42 discriminator 1 view .LVU237
 624 016a 0028     		cmp	r0, #0
 625 016c F3D1     		bne	.L12
 626 016e DDE7     		b	.L11
 627              	.L19:
 256:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 257:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
 258:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 259:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 260:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 261:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 628              		.loc 1 261 7 is_stmt 1 view .LVU238
 629              		.loc 1 261 34 is_stmt 0 view .LVU239
 630 0170 FFF7FEFF 		bl	CRYP_DataOut
 631              	.LVL84:
 632              		.loc 1 261 32 view .LVU240
 633 0174 3860     		str	r0, [r7]
 262:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 634              		.loc 1 262 7 is_stmt 1 view .LVU241
 635              	.LVL85:
 263:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 636              		.loc 1 263 7 view .LVU242
 637              		.loc 1 263 34 is_stmt 0 view .LVU243
 638 0176 FFF7FEFF 		bl	CRYP_DataOut
 639              	.LVL86:
 640              		.loc 1 263 32 view .LVU244
 641 017a 7860     		str	r0, [r7, #4]
 264:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 642              		.loc 1 264 7 is_stmt 1 view .LVU245
 643              	.LVL87:
 265:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 644              		.loc 1 265 7 view .LVU246
 645              		.loc 1 265 34 is_stmt 0 view .LVU247
 646 017c FFF7FEFF 		bl	CRYP_DataOut
 647              	.LVL88:
 648              		.loc 1 265 32 view .LVU248
 649 0180 B860     		str	r0, [r7, #8]
 266:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 650              		.loc 1 266 7 is_stmt 1 view .LVU249
 651              	.LVL89:
 267:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 652              		.loc 1 267 7 view .LVU250
 653              		.loc 1 267 34 is_stmt 0 view .LVU251
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 28


 654 0182 FFF7FEFF 		bl	CRYP_DataOut
 655              	.LVL90:
 656              		.loc 1 267 32 view .LVU252
 657 0186 F860     		str	r0, [r7, #12]
 268:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 658              		.loc 1 268 7 is_stmt 1 view .LVU253
 659              		.loc 1 268 17 is_stmt 0 view .LVU254
 660 0188 1037     		adds	r7, r7, #16
 661              	.LVL91:
 662              		.loc 1 268 17 view .LVU255
 663 018a D1E7     		b	.L13
 664              	.L14:
 269:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 270:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 271:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 272:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 273:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 665              		.loc 1 273 3 is_stmt 1 view .LVU256
 666 018c 0020     		movs	r0, #0
 667 018e FFF7FEFF 		bl	CRYP_Cmd
 668              	.LVL92:
 274:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 275:FWLIB/src/stm32f4xx_cryp_aes.c ****   return status; 
 669              		.loc 1 275 3 view .LVU257
 670              		.loc 1 275 10 is_stmt 0 view .LVU258
 671 0192 3046     		mov	r0, r6
 672              	.LVL93:
 673              	.L9:
 276:FWLIB/src/stm32f4xx_cryp_aes.c **** }
 674              		.loc 1 276 1 view .LVU259
 675 0194 0FB0     		add	sp, sp, #60
 676              	.LCFI2:
 677              		.cfi_def_cfa_offset 28
 678              		@ sp needed
 679 0196 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 680              		.loc 1 276 1 view .LVU260
 681              		.cfi_endproc
 682              	.LFE123:
 684              		.section	.text.CRYP_AES_CBC,"ax",%progbits
 685              		.align	1
 686              		.global	CRYP_AES_CBC
 687              		.syntax unified
 688              		.thumb
 689              		.thumb_func
 690              		.fpu fpv4-sp-d16
 692              	CRYP_AES_CBC:
 693              	.LVL94:
 694              	.LFB124:
 277:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 278:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
 279:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CBC Mode
 280:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 281:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 282:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 283:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 284:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 285:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 29


 286:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 287:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 288:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 289:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 290:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 291:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 292:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 293:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
 294:FWLIB/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
 295:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 296:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 297:FWLIB/src/stm32f4xx_cryp_aes.c **** {
 695              		.loc 1 297 1 is_stmt 1 view -0
 696              		.cfi_startproc
 697              		@ args = 12, pretend = 0, frame = 72
 698              		@ frame_needed = 0, uses_anonymous_args = 0
 699              		.loc 1 297 1 is_stmt 0 view .LVU262
 700 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 701              	.LCFI3:
 702              		.cfi_def_cfa_offset 32
 703              		.cfi_offset 4, -32
 704              		.cfi_offset 5, -28
 705              		.cfi_offset 6, -24
 706              		.cfi_offset 7, -20
 707              		.cfi_offset 8, -16
 708              		.cfi_offset 9, -12
 709              		.cfi_offset 10, -8
 710              		.cfi_offset 14, -4
 711 0004 92B0     		sub	sp, sp, #72
 712              	.LCFI4:
 713              		.cfi_def_cfa_offset 104
 714 0006 0646     		mov	r6, r0
 715 0008 0D46     		mov	r5, r1
 716 000a 9146     		mov	r9, r2
 717 000c 9A46     		mov	r10, r3
 718 000e DDF86C80 		ldr	r8, [sp, #108]
 298:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 719              		.loc 1 298 3 is_stmt 1 view .LVU263
 299:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 720              		.loc 1 299 3 view .LVU264
 300:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 721              		.loc 1 300 3 view .LVU265
 301:FWLIB/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 722              		.loc 1 301 3 view .LVU266
 723              		.loc 1 301 17 is_stmt 0 view .LVU267
 724 0012 0023     		movs	r3, #0
 725              	.LVL95:
 726              		.loc 1 301 17 view .LVU268
 727 0014 0193     		str	r3, [sp, #4]
 302:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 728              		.loc 1 302 3 is_stmt 1 view .LVU269
 729              	.LVL96:
 303:FWLIB/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 730              		.loc 1 303 3 view .LVU270
 304:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 731              		.loc 1 304 3 view .LVU271
 305:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 30


 732              		.loc 1 305 3 view .LVU272
 733              		.loc 1 305 12 is_stmt 0 view .LVU273
 734 0016 1A9C     		ldr	r4, [sp, #104]
 735              	.LVL97:
 306:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 736              		.loc 1 306 3 is_stmt 1 view .LVU274
 737              		.loc 1 306 12 is_stmt 0 view .LVU275
 738 0018 1C9F     		ldr	r7, [sp, #112]
 739              	.LVL98:
 307:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr = (uint32_t)InitVectors;
 740              		.loc 1 307 3 is_stmt 1 view .LVU276
 308:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 741              		.loc 1 308 3 view .LVU277
 309:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 310:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 311:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 742              		.loc 1 311 3 view .LVU278
 743 001a 06A8     		add	r0, sp, #24
 744              	.LVL99:
 745              		.loc 1 311 3 is_stmt 0 view .LVU279
 746 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 747              	.LVL100:
 312:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 313:FWLIB/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 748              		.loc 1 313 3 is_stmt 1 view .LVU280
 749 0020 BAF1C00F 		cmp	r10, #192
 750 0024 49D0     		beq	.L21
 751 0026 BAF5807F 		cmp	r10, #256
 752 002a 62D0     		beq	.L22
 753 002c BAF1800F 		cmp	r10, #128
 754 0030 30D0     		beq	.L37
 755              	.LVL101:
 756              	.L23:
 314:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 315:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 128:
 316:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 317:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 318:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 319:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 320:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 321:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 322:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 323:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 324:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 325:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 326:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 327:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 328:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 329:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 330:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 331:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 332:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 333:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 334:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 335:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 336:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 337:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 31


 338:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 339:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 340:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 341:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 342:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 343:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 344:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 345:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 346:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 347:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 348:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 349:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 350:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 351:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 352:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 353:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 354:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 355:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 356:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 357:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 358:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 359:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 360:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 361:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 362:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 757              		.loc 1 362 3 view .LVU281
 758              		.loc 1 362 43 is_stmt 0 view .LVU282
 759 0032 2B68     		ldr	r3, [r5]
 760              	.LVL102:
 761              	.LBB266:
 762              	.LBI266:
 495:F4_CORE/core_cmInstr.h **** {
 763              		.loc 2 495 57 is_stmt 1 view .LVU283
 764              	.LBB267:
 765              		.loc 2 498 3 view .LVU284
 766              		.loc 2 498 10 is_stmt 0 view .LVU285
 767 0034 1BBA     		rev	r3, r3
 768              	.LVL103:
 769              		.loc 2 498 10 view .LVU286
 770              	.LBE267:
 771              	.LBE266:
 772              		.loc 1 362 41 view .LVU287
 773 0036 0293     		str	r3, [sp, #8]
 363:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 774              		.loc 1 363 3 is_stmt 1 view .LVU288
 775              	.LVL104:
 364:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 776              		.loc 1 364 3 view .LVU289
 777              		.loc 1 364 43 is_stmt 0 view .LVU290
 778 0038 6B68     		ldr	r3, [r5, #4]
 779              	.LVL105:
 780              	.LBB268:
 781              	.LBI268:
 495:F4_CORE/core_cmInstr.h **** {
 782              		.loc 2 495 57 is_stmt 1 view .LVU291
 783              	.LBB269:
 784              		.loc 2 498 3 view .LVU292
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 32


 785              		.loc 2 498 10 is_stmt 0 view .LVU293
 786 003a 1BBA     		rev	r3, r3
 787              	.LVL106:
 788              		.loc 2 498 10 view .LVU294
 789              	.LBE269:
 790              	.LBE268:
 791              		.loc 1 364 41 view .LVU295
 792 003c 0393     		str	r3, [sp, #12]
 365:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 793              		.loc 1 365 3 is_stmt 1 view .LVU296
 794              	.LVL107:
 366:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 795              		.loc 1 366 3 view .LVU297
 796              		.loc 1 366 43 is_stmt 0 view .LVU298
 797 003e AB68     		ldr	r3, [r5, #8]
 798              	.LVL108:
 799              	.LBB270:
 800              	.LBI270:
 495:F4_CORE/core_cmInstr.h **** {
 801              		.loc 2 495 57 is_stmt 1 view .LVU299
 802              	.LBB271:
 803              		.loc 2 498 3 view .LVU300
 804              		.loc 2 498 10 is_stmt 0 view .LVU301
 805 0040 1BBA     		rev	r3, r3
 806              	.LVL109:
 807              		.loc 2 498 10 view .LVU302
 808              	.LBE271:
 809              	.LBE270:
 810              		.loc 1 366 41 view .LVU303
 811 0042 0493     		str	r3, [sp, #16]
 367:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 812              		.loc 1 367 3 is_stmt 1 view .LVU304
 813              	.LVL110:
 368:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 814              		.loc 1 368 3 view .LVU305
 815              		.loc 1 368 43 is_stmt 0 view .LVU306
 816 0044 EB68     		ldr	r3, [r5, #12]
 817              	.LVL111:
 818              	.LBB272:
 819              	.LBI272:
 495:F4_CORE/core_cmInstr.h **** {
 820              		.loc 2 495 57 is_stmt 1 view .LVU307
 821              	.LBB273:
 822              		.loc 2 498 3 view .LVU308
 823              		.loc 2 498 10 is_stmt 0 view .LVU309
 824 0046 1BBA     		rev	r3, r3
 825              	.LVL112:
 826              		.loc 2 498 10 view .LVU310
 827              	.LBE273:
 828              	.LBE272:
 829              		.loc 1 368 41 view .LVU311
 830 0048 0593     		str	r3, [sp, #20]
 369:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 370:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 371:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 372:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 831              		.loc 1 372 3 is_stmt 1 view .LVU312
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 33


 832              		.loc 1 372 5 is_stmt 0 view .LVU313
 833 004a 002E     		cmp	r6, #0
 834 004c 75D1     		bne	.L24
 373:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 374:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 375:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 835              		.loc 1 375 5 is_stmt 1 view .LVU314
 836 004e FFF7FEFF 		bl	CRYP_FIFOFlush
 837              	.LVL113:
 376:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 377:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 378:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 838              		.loc 1 378 5 view .LVU315
 839              		.loc 1 378 41 is_stmt 0 view .LVU316
 840 0052 0423     		movs	r3, #4
 841 0054 0E93     		str	r3, [sp, #56]
 379:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 842              		.loc 1 379 5 is_stmt 1 view .LVU317
 843              		.loc 1 379 42 is_stmt 0 view .LVU318
 844 0056 3823     		movs	r3, #56
 845 0058 0F93     		str	r3, [sp, #60]
 380:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 846              		.loc 1 380 5 is_stmt 1 view .LVU319
 847              		.loc 1 380 42 is_stmt 0 view .LVU320
 848 005a 0023     		movs	r3, #0
 849 005c 1093     		str	r3, [sp, #64]
 381:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 382:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 850              		.loc 1 382 5 is_stmt 1 view .LVU321
 851 005e 0EA8     		add	r0, sp, #56
 852 0060 FFF7FEFF 		bl	CRYP_Init
 853              	.LVL114:
 383:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 384:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 385:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 854              		.loc 1 385 5 view .LVU322
 855 0064 06A8     		add	r0, sp, #24
 856 0066 FFF7FEFF 		bl	CRYP_KeyInit
 857              	.LVL115:
 386:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 387:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 388:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 858              		.loc 1 388 5 view .LVU323
 859 006a 0120     		movs	r0, #1
 860 006c FFF7FEFF 		bl	CRYP_Cmd
 861              	.LVL116:
 862              	.L26:
 389:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 390:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 391:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 863              		.loc 1 391 5 discriminator 2 view .LVU324
 392:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 393:FWLIB/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 864              		.loc 1 393 7 discriminator 2 view .LVU325
 865              		.loc 1 393 20 is_stmt 0 discriminator 2 view .LVU326
 866 0070 1020     		movs	r0, #16
 867 0072 FFF7FEFF 		bl	CRYP_GetFlagStatus
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 34


 868              	.LVL117:
 394:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 869              		.loc 1 394 7 is_stmt 1 discriminator 2 view .LVU327
 870              		.loc 1 394 14 is_stmt 0 discriminator 2 view .LVU328
 871 0076 019B     		ldr	r3, [sp, #4]
 872 0078 0133     		adds	r3, r3, #1
 873 007a 0193     		str	r3, [sp, #4]
 395:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 874              		.loc 1 395 12 is_stmt 1 discriminator 2 view .LVU329
 875              		.loc 1 395 22 is_stmt 0 discriminator 2 view .LVU330
 876 007c 019B     		ldr	r3, [sp, #4]
 877              		.loc 1 395 5 discriminator 2 view .LVU331
 878 007e B3F5803F 		cmp	r3, #65536
 879 0082 01D0     		beq	.L25
 880              		.loc 1 395 42 discriminator 1 view .LVU332
 881 0084 0028     		cmp	r0, #0
 882 0086 F3D1     		bne	.L26
 883              	.L25:
 396:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 397:FWLIB/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 884              		.loc 1 397 5 is_stmt 1 view .LVU333
 885              		.loc 1 397 8 is_stmt 0 view .LVU334
 886 0088 0028     		cmp	r0, #0
 887 008a 5CD1     		bne	.L27
 398:FWLIB/src/stm32f4xx_cryp_aes.c ****    {
 399:FWLIB/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 400:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 401:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
 402:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 403:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 404:FWLIB/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 888              		.loc 1 404 7 is_stmt 1 view .LVU335
 889              		.loc 1 404 43 is_stmt 0 view .LVU336
 890 008c 0423     		movs	r3, #4
 891 008e 0E93     		str	r3, [sp, #56]
 303:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 892              		.loc 1 303 15 view .LVU337
 893 0090 0126     		movs	r6, #1
 894 0092 58E0     		b	.L27
 895              	.LVL118:
 896              	.L37:
 316:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 897              		.loc 1 316 5 is_stmt 1 view .LVU338
 316:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 898              		.loc 1 316 41 is_stmt 0 view .LVU339
 899 0094 0023     		movs	r3, #0
 900 0096 1193     		str	r3, [sp, #68]
 317:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 901              		.loc 1 317 5 is_stmt 1 view .LVU340
 317:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 902              		.loc 1 317 47 is_stmt 0 view .LVU341
 903 0098 D9F80030 		ldr	r3, [r9]
 904              	.LVL119:
 905              	.LBB274:
 906              	.LBI274:
 495:F4_CORE/core_cmInstr.h **** {
 907              		.loc 2 495 57 is_stmt 1 view .LVU342
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 35


 908              	.LBB275:
 909              		.loc 2 498 3 view .LVU343
 910              		.loc 2 498 10 is_stmt 0 view .LVU344
 911 009c 1BBA     		rev	r3, r3
 912              	.LVL120:
 913              		.loc 2 498 10 view .LVU345
 914              	.LBE275:
 915              	.LBE274:
 317:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 916              		.loc 1 317 45 view .LVU346
 917 009e 0A93     		str	r3, [sp, #40]
 318:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 918              		.loc 1 318 5 is_stmt 1 view .LVU347
 919              	.LVL121:
 319:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 920              		.loc 1 319 5 view .LVU348
 319:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 921              		.loc 1 319 47 is_stmt 0 view .LVU349
 922 00a0 D9F80430 		ldr	r3, [r9, #4]
 923              	.LVL122:
 924              	.LBB276:
 925              	.LBI276:
 495:F4_CORE/core_cmInstr.h **** {
 926              		.loc 2 495 57 is_stmt 1 view .LVU350
 927              	.LBB277:
 928              		.loc 2 498 3 view .LVU351
 929              		.loc 2 498 10 is_stmt 0 view .LVU352
 930 00a4 1BBA     		rev	r3, r3
 931              	.LVL123:
 932              		.loc 2 498 10 view .LVU353
 933              	.LBE277:
 934              	.LBE276:
 319:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 935              		.loc 1 319 45 view .LVU354
 936 00a6 0B93     		str	r3, [sp, #44]
 320:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 937              		.loc 1 320 5 is_stmt 1 view .LVU355
 938              	.LVL124:
 321:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 939              		.loc 1 321 5 view .LVU356
 321:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 940              		.loc 1 321 47 is_stmt 0 view .LVU357
 941 00a8 D9F80830 		ldr	r3, [r9, #8]
 942              	.LVL125:
 943              	.LBB278:
 944              	.LBI278:
 495:F4_CORE/core_cmInstr.h **** {
 945              		.loc 2 495 57 is_stmt 1 view .LVU358
 946              	.LBB279:
 947              		.loc 2 498 3 view .LVU359
 948              		.loc 2 498 10 is_stmt 0 view .LVU360
 949 00ac 1BBA     		rev	r3, r3
 950              	.LVL126:
 951              		.loc 2 498 10 view .LVU361
 952              	.LBE279:
 953              	.LBE278:
 321:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 36


 954              		.loc 1 321 45 view .LVU362
 955 00ae 0C93     		str	r3, [sp, #48]
 322:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 956              		.loc 1 322 5 is_stmt 1 view .LVU363
 957              	.LVL127:
 323:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 958              		.loc 1 323 5 view .LVU364
 323:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 959              		.loc 1 323 47 is_stmt 0 view .LVU365
 960 00b0 D9F80C30 		ldr	r3, [r9, #12]
 961              	.LVL128:
 962              	.LBB280:
 963              	.LBI280:
 495:F4_CORE/core_cmInstr.h **** {
 964              		.loc 2 495 57 is_stmt 1 view .LVU366
 965              	.LBB281:
 966              		.loc 2 498 3 view .LVU367
 967              		.loc 2 498 10 is_stmt 0 view .LVU368
 968 00b4 1BBA     		rev	r3, r3
 969              	.LVL129:
 970              		.loc 2 498 10 view .LVU369
 971              	.LBE281:
 972              	.LBE280:
 323:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 973              		.loc 1 323 45 view .LVU370
 974 00b6 0D93     		str	r3, [sp, #52]
 324:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 975              		.loc 1 324 5 is_stmt 1 view .LVU371
 976 00b8 BBE7     		b	.L23
 977              	.LVL130:
 978              	.L21:
 326:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 979              		.loc 1 326 5 view .LVU372
 326:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 980              		.loc 1 326 42 is_stmt 0 view .LVU373
 981 00ba 4FF48073 		mov	r3, #256
 982 00be 1193     		str	r3, [sp, #68]
 327:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 983              		.loc 1 327 5 is_stmt 1 view .LVU374
 327:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 984              		.loc 1 327 47 is_stmt 0 view .LVU375
 985 00c0 D9F80030 		ldr	r3, [r9]
 986              	.LVL131:
 987              	.LBB282:
 988              	.LBI282:
 495:F4_CORE/core_cmInstr.h **** {
 989              		.loc 2 495 57 is_stmt 1 view .LVU376
 990              	.LBB283:
 991              		.loc 2 498 3 view .LVU377
 992              		.loc 2 498 10 is_stmt 0 view .LVU378
 993 00c4 1BBA     		rev	r3, r3
 994              	.LVL132:
 995              		.loc 2 498 10 view .LVU379
 996              	.LBE283:
 997              	.LBE282:
 327:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 998              		.loc 1 327 45 view .LVU380
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 37


 999 00c6 0893     		str	r3, [sp, #32]
 328:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1000              		.loc 1 328 5 is_stmt 1 view .LVU381
 1001              	.LVL133:
 329:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1002              		.loc 1 329 5 view .LVU382
 329:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1003              		.loc 1 329 47 is_stmt 0 view .LVU383
 1004 00c8 D9F80430 		ldr	r3, [r9, #4]
 1005              	.LVL134:
 1006              	.LBB284:
 1007              	.LBI284:
 495:F4_CORE/core_cmInstr.h **** {
 1008              		.loc 2 495 57 is_stmt 1 view .LVU384
 1009              	.LBB285:
 1010              		.loc 2 498 3 view .LVU385
 1011              		.loc 2 498 10 is_stmt 0 view .LVU386
 1012 00cc 1BBA     		rev	r3, r3
 1013              	.LVL135:
 1014              		.loc 2 498 10 view .LVU387
 1015              	.LBE285:
 1016              	.LBE284:
 329:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1017              		.loc 1 329 45 view .LVU388
 1018 00ce 0993     		str	r3, [sp, #36]
 330:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1019              		.loc 1 330 5 is_stmt 1 view .LVU389
 1020              	.LVL136:
 331:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1021              		.loc 1 331 5 view .LVU390
 331:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1022              		.loc 1 331 47 is_stmt 0 view .LVU391
 1023 00d0 D9F80830 		ldr	r3, [r9, #8]
 1024              	.LVL137:
 1025              	.LBB286:
 1026              	.LBI286:
 495:F4_CORE/core_cmInstr.h **** {
 1027              		.loc 2 495 57 is_stmt 1 view .LVU392
 1028              	.LBB287:
 1029              		.loc 2 498 3 view .LVU393
 1030              		.loc 2 498 10 is_stmt 0 view .LVU394
 1031 00d4 1BBA     		rev	r3, r3
 1032              	.LVL138:
 1033              		.loc 2 498 10 view .LVU395
 1034              	.LBE287:
 1035              	.LBE286:
 331:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1036              		.loc 1 331 45 view .LVU396
 1037 00d6 0A93     		str	r3, [sp, #40]
 332:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1038              		.loc 1 332 5 is_stmt 1 view .LVU397
 1039              	.LVL139:
 333:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1040              		.loc 1 333 5 view .LVU398
 333:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1041              		.loc 1 333 47 is_stmt 0 view .LVU399
 1042 00d8 D9F80C30 		ldr	r3, [r9, #12]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 38


 1043              	.LVL140:
 1044              	.LBB288:
 1045              	.LBI288:
 495:F4_CORE/core_cmInstr.h **** {
 1046              		.loc 2 495 57 is_stmt 1 view .LVU400
 1047              	.LBB289:
 1048              		.loc 2 498 3 view .LVU401
 1049              		.loc 2 498 10 is_stmt 0 view .LVU402
 1050 00dc 1BBA     		rev	r3, r3
 1051              	.LVL141:
 1052              		.loc 2 498 10 view .LVU403
 1053              	.LBE289:
 1054              	.LBE288:
 333:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1055              		.loc 1 333 45 view .LVU404
 1056 00de 0B93     		str	r3, [sp, #44]
 334:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1057              		.loc 1 334 5 is_stmt 1 view .LVU405
 1058              	.LVL142:
 335:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1059              		.loc 1 335 5 view .LVU406
 335:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1060              		.loc 1 335 47 is_stmt 0 view .LVU407
 1061 00e0 D9F81030 		ldr	r3, [r9, #16]
 1062              	.LVL143:
 1063              	.LBB290:
 1064              	.LBI290:
 495:F4_CORE/core_cmInstr.h **** {
 1065              		.loc 2 495 57 is_stmt 1 view .LVU408
 1066              	.LBB291:
 1067              		.loc 2 498 3 view .LVU409
 1068              		.loc 2 498 10 is_stmt 0 view .LVU410
 1069 00e4 1BBA     		rev	r3, r3
 1070              	.LVL144:
 1071              		.loc 2 498 10 view .LVU411
 1072              	.LBE291:
 1073              	.LBE290:
 335:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1074              		.loc 1 335 45 view .LVU412
 1075 00e6 0C93     		str	r3, [sp, #48]
 336:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1076              		.loc 1 336 5 is_stmt 1 view .LVU413
 1077              	.LVL145:
 337:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1078              		.loc 1 337 5 view .LVU414
 337:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1079              		.loc 1 337 47 is_stmt 0 view .LVU415
 1080 00e8 D9F81430 		ldr	r3, [r9, #20]
 1081              	.LVL146:
 1082              	.LBB292:
 1083              	.LBI292:
 495:F4_CORE/core_cmInstr.h **** {
 1084              		.loc 2 495 57 is_stmt 1 view .LVU416
 1085              	.LBB293:
 1086              		.loc 2 498 3 view .LVU417
 1087              		.loc 2 498 10 is_stmt 0 view .LVU418
 1088 00ec 1BBA     		rev	r3, r3
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 39


 1089              	.LVL147:
 1090              		.loc 2 498 10 view .LVU419
 1091              	.LBE293:
 1092              	.LBE292:
 337:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1093              		.loc 1 337 45 view .LVU420
 1094 00ee 0D93     		str	r3, [sp, #52]
 338:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 1095              		.loc 1 338 5 is_stmt 1 view .LVU421
 1096 00f0 9FE7     		b	.L23
 1097              	.LVL148:
 1098              	.L22:
 340:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1099              		.loc 1 340 5 view .LVU422
 340:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1100              		.loc 1 340 42 is_stmt 0 view .LVU423
 1101 00f2 4FF40073 		mov	r3, #512
 1102 00f6 1193     		str	r3, [sp, #68]
 341:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1103              		.loc 1 341 5 is_stmt 1 view .LVU424
 341:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1104              		.loc 1 341 47 is_stmt 0 view .LVU425
 1105 00f8 D9F80030 		ldr	r3, [r9]
 1106              	.LVL149:
 1107              	.LBB294:
 1108              	.LBI294:
 495:F4_CORE/core_cmInstr.h **** {
 1109              		.loc 2 495 57 is_stmt 1 view .LVU426
 1110              	.LBB295:
 1111              		.loc 2 498 3 view .LVU427
 1112              		.loc 2 498 10 is_stmt 0 view .LVU428
 1113 00fc 1BBA     		rev	r3, r3
 1114              	.LVL150:
 1115              		.loc 2 498 10 view .LVU429
 1116              	.LBE295:
 1117              	.LBE294:
 341:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1118              		.loc 1 341 45 view .LVU430
 1119 00fe 0693     		str	r3, [sp, #24]
 342:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1120              		.loc 1 342 5 is_stmt 1 view .LVU431
 1121              	.LVL151:
 343:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1122              		.loc 1 343 5 view .LVU432
 343:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1123              		.loc 1 343 47 is_stmt 0 view .LVU433
 1124 0100 D9F80430 		ldr	r3, [r9, #4]
 1125              	.LVL152:
 1126              	.LBB296:
 1127              	.LBI296:
 495:F4_CORE/core_cmInstr.h **** {
 1128              		.loc 2 495 57 is_stmt 1 view .LVU434
 1129              	.LBB297:
 1130              		.loc 2 498 3 view .LVU435
 1131              		.loc 2 498 10 is_stmt 0 view .LVU436
 1132 0104 1BBA     		rev	r3, r3
 1133              	.LVL153:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 40


 1134              		.loc 2 498 10 view .LVU437
 1135              	.LBE297:
 1136              	.LBE296:
 343:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1137              		.loc 1 343 45 view .LVU438
 1138 0106 0793     		str	r3, [sp, #28]
 344:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1139              		.loc 1 344 5 is_stmt 1 view .LVU439
 1140              	.LVL154:
 345:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1141              		.loc 1 345 5 view .LVU440
 345:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1142              		.loc 1 345 47 is_stmt 0 view .LVU441
 1143 0108 D9F80830 		ldr	r3, [r9, #8]
 1144              	.LVL155:
 1145              	.LBB298:
 1146              	.LBI298:
 495:F4_CORE/core_cmInstr.h **** {
 1147              		.loc 2 495 57 is_stmt 1 view .LVU442
 1148              	.LBB299:
 1149              		.loc 2 498 3 view .LVU443
 1150              		.loc 2 498 10 is_stmt 0 view .LVU444
 1151 010c 1BBA     		rev	r3, r3
 1152              	.LVL156:
 1153              		.loc 2 498 10 view .LVU445
 1154              	.LBE299:
 1155              	.LBE298:
 345:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1156              		.loc 1 345 45 view .LVU446
 1157 010e 0893     		str	r3, [sp, #32]
 346:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1158              		.loc 1 346 5 is_stmt 1 view .LVU447
 1159              	.LVL157:
 347:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1160              		.loc 1 347 5 view .LVU448
 347:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1161              		.loc 1 347 47 is_stmt 0 view .LVU449
 1162 0110 D9F80C30 		ldr	r3, [r9, #12]
 1163              	.LVL158:
 1164              	.LBB300:
 1165              	.LBI300:
 495:F4_CORE/core_cmInstr.h **** {
 1166              		.loc 2 495 57 is_stmt 1 view .LVU450
 1167              	.LBB301:
 1168              		.loc 2 498 3 view .LVU451
 1169              		.loc 2 498 10 is_stmt 0 view .LVU452
 1170 0114 1BBA     		rev	r3, r3
 1171              	.LVL159:
 1172              		.loc 2 498 10 view .LVU453
 1173              	.LBE301:
 1174              	.LBE300:
 347:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1175              		.loc 1 347 45 view .LVU454
 1176 0116 0993     		str	r3, [sp, #36]
 348:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1177              		.loc 1 348 5 is_stmt 1 view .LVU455
 1178              	.LVL160:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 41


 349:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1179              		.loc 1 349 5 view .LVU456
 349:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1180              		.loc 1 349 47 is_stmt 0 view .LVU457
 1181 0118 D9F81030 		ldr	r3, [r9, #16]
 1182              	.LVL161:
 1183              	.LBB302:
 1184              	.LBI302:
 495:F4_CORE/core_cmInstr.h **** {
 1185              		.loc 2 495 57 is_stmt 1 view .LVU458
 1186              	.LBB303:
 1187              		.loc 2 498 3 view .LVU459
 1188              		.loc 2 498 10 is_stmt 0 view .LVU460
 1189 011c 1BBA     		rev	r3, r3
 1190              	.LVL162:
 1191              		.loc 2 498 10 view .LVU461
 1192              	.LBE303:
 1193              	.LBE302:
 349:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1194              		.loc 1 349 45 view .LVU462
 1195 011e 0A93     		str	r3, [sp, #40]
 350:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1196              		.loc 1 350 5 is_stmt 1 view .LVU463
 1197              	.LVL163:
 351:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1198              		.loc 1 351 5 view .LVU464
 351:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1199              		.loc 1 351 47 is_stmt 0 view .LVU465
 1200 0120 D9F81430 		ldr	r3, [r9, #20]
 1201              	.LVL164:
 1202              	.LBB304:
 1203              	.LBI304:
 495:F4_CORE/core_cmInstr.h **** {
 1204              		.loc 2 495 57 is_stmt 1 view .LVU466
 1205              	.LBB305:
 1206              		.loc 2 498 3 view .LVU467
 1207              		.loc 2 498 10 is_stmt 0 view .LVU468
 1208 0124 1BBA     		rev	r3, r3
 1209              	.LVL165:
 1210              		.loc 2 498 10 view .LVU469
 1211              	.LBE305:
 1212              	.LBE304:
 351:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1213              		.loc 1 351 45 view .LVU470
 1214 0126 0B93     		str	r3, [sp, #44]
 352:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1215              		.loc 1 352 5 is_stmt 1 view .LVU471
 1216              	.LVL166:
 353:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1217              		.loc 1 353 5 view .LVU472
 353:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1218              		.loc 1 353 47 is_stmt 0 view .LVU473
 1219 0128 D9F81830 		ldr	r3, [r9, #24]
 1220              	.LVL167:
 1221              	.LBB306:
 1222              	.LBI306:
 495:F4_CORE/core_cmInstr.h **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 42


 1223              		.loc 2 495 57 is_stmt 1 view .LVU474
 1224              	.LBB307:
 1225              		.loc 2 498 3 view .LVU475
 1226              		.loc 2 498 10 is_stmt 0 view .LVU476
 1227 012c 1BBA     		rev	r3, r3
 1228              	.LVL168:
 1229              		.loc 2 498 10 view .LVU477
 1230              	.LBE307:
 1231              	.LBE306:
 353:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1232              		.loc 1 353 45 view .LVU478
 1233 012e 0C93     		str	r3, [sp, #48]
 354:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1234              		.loc 1 354 5 is_stmt 1 view .LVU479
 1235              	.LVL169:
 355:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1236              		.loc 1 355 5 view .LVU480
 355:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1237              		.loc 1 355 47 is_stmt 0 view .LVU481
 1238 0130 D9F81C30 		ldr	r3, [r9, #28]
 1239              	.LVL170:
 1240              	.LBB308:
 1241              	.LBI308:
 495:F4_CORE/core_cmInstr.h **** {
 1242              		.loc 2 495 57 is_stmt 1 view .LVU482
 1243              	.LBB309:
 1244              		.loc 2 498 3 view .LVU483
 1245              		.loc 2 498 10 is_stmt 0 view .LVU484
 1246 0134 1BBA     		rev	r3, r3
 1247              	.LVL171:
 1248              		.loc 2 498 10 view .LVU485
 1249              	.LBE309:
 1250              	.LBE308:
 355:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1251              		.loc 1 355 45 view .LVU486
 1252 0136 0D93     		str	r3, [sp, #52]
 356:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 1253              		.loc 1 356 5 is_stmt 1 view .LVU487
 1254 0138 7BE7     		b	.L23
 1255              	.LVL172:
 1256              	.L24:
 405:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 406:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 407:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 408:FWLIB/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 409:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 410:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1257              		.loc 1 410 5 view .LVU488
 1258 013a 06A8     		add	r0, sp, #24
 1259 013c FFF7FEFF 		bl	CRYP_KeyInit
 1260              	.LVL173:
 411:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 412:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 413:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 1261              		.loc 1 413 5 view .LVU489
 1262              		.loc 1 413 42 is_stmt 0 view .LVU490
 1263 0140 0023     		movs	r3, #0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 43


 1264 0142 0E93     		str	r3, [sp, #56]
 303:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1265              		.loc 1 303 15 view .LVU491
 1266 0144 0126     		movs	r6, #1
 1267              	.LVL174:
 1268              	.L27:
 414:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 415:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 1269              		.loc 1 415 3 is_stmt 1 view .LVU492
 1270              		.loc 1 415 40 is_stmt 0 view .LVU493
 1271 0146 2823     		movs	r3, #40
 1272 0148 0F93     		str	r3, [sp, #60]
 416:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1273              		.loc 1 416 3 is_stmt 1 view .LVU494
 1274              		.loc 1 416 40 is_stmt 0 view .LVU495
 1275 014a 8023     		movs	r3, #128
 1276 014c 1093     		str	r3, [sp, #64]
 417:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1277              		.loc 1 417 3 is_stmt 1 view .LVU496
 1278 014e 0EA8     		add	r0, sp, #56
 1279 0150 FFF7FEFF 		bl	CRYP_Init
 1280              	.LVL175:
 418:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 419:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 420:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1281              		.loc 1 420 3 view .LVU497
 1282 0154 02A8     		add	r0, sp, #8
 1283 0156 FFF7FEFF 		bl	CRYP_IVInit
 1284              	.LVL176:
 421:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 422:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 423:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1285              		.loc 1 423 3 view .LVU498
 1286 015a FFF7FEFF 		bl	CRYP_FIFOFlush
 1287              	.LVL177:
 424:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 425:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 426:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1288              		.loc 1 426 3 view .LVU499
 1289 015e 0120     		movs	r0, #1
 1290 0160 FFF7FEFF 		bl	CRYP_Cmd
 1291              	.LVL178:
 427:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 428:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1292              		.loc 1 428 3 view .LVU500
 1293              		.loc 1 428 6 is_stmt 0 view .LVU501
 1294 0164 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1295              	.LVL179:
 1296              		.loc 1 428 5 view .LVU502
 1297 0168 0028     		cmp	r0, #0
 1298 016a 35D0     		beq	.L28
 429:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 430:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 431:FWLIB/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 432:FWLIB/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 433:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 434:FWLIB/src/stm32f4xx_cryp_aes.c ****   
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 44


 435:FWLIB/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1299              		.loc 1 435 8 view .LVU503
 1300 016c 0025     		movs	r5, #0
 1301              	.LVL180:
 1302              		.loc 1 435 8 view .LVU504
 1303 016e 02E0     		b	.L29
 1304              	.LVL181:
 1305              	.L30:
 436:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 437:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 438:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 439:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 440:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 441:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 442:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 443:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 444:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 445:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 446:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 447:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 448:FWLIB/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 449:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 450:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 451:FWLIB/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 452:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 453:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 454:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 455:FWLIB/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1306              		.loc 1 455 5 is_stmt 1 view .LVU505
 1307              		.loc 1 455 8 is_stmt 0 view .LVU506
 1308 0170 00B3     		cbz	r0, .L38
 456:FWLIB/src/stm32f4xx_cryp_aes.c ****    {
 457:FWLIB/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1309              		.loc 1 457 15 view .LVU507
 1310 0172 0026     		movs	r6, #0
 1311              	.LVL182:
 1312              	.L32:
 435:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 1313              		.loc 1 435 48 is_stmt 1 discriminator 2 view .LVU508
 435:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 1314              		.loc 1 435 49 is_stmt 0 discriminator 2 view .LVU509
 1315 0174 1035     		adds	r5, r5, #16
 1316              	.LVL183:
 1317              	.L29:
 435:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 1318              		.loc 1 435 12 is_stmt 1 discriminator 1 view .LVU510
 435:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 1319              		.loc 1 435 3 is_stmt 0 discriminator 1 view .LVU511
 1320 0176 4545     		cmp	r5, r8
 1321 0178 2AD2     		bcs	.L33
 435:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 1322              		.loc 1 435 25 discriminator 3 view .LVU512
 1323 017a 4EB3     		cbz	r6, .L33
 439:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1324              		.loc 1 439 5 is_stmt 1 view .LVU513
 1325 017c 2068     		ldr	r0, [r4]
 1326 017e FFF7FEFF 		bl	CRYP_DataIn
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 45


 1327              	.LVL184:
 440:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1328              		.loc 1 440 5 view .LVU514
 441:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1329              		.loc 1 441 5 view .LVU515
 1330 0182 6068     		ldr	r0, [r4, #4]
 1331 0184 FFF7FEFF 		bl	CRYP_DataIn
 1332              	.LVL185:
 442:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1333              		.loc 1 442 5 view .LVU516
 443:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1334              		.loc 1 443 5 view .LVU517
 1335 0188 A068     		ldr	r0, [r4, #8]
 1336 018a FFF7FEFF 		bl	CRYP_DataIn
 1337              	.LVL186:
 444:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1338              		.loc 1 444 5 view .LVU518
 445:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1339              		.loc 1 445 5 view .LVU519
 1340 018e E068     		ldr	r0, [r4, #12]
 1341 0190 FFF7FEFF 		bl	CRYP_DataIn
 1342              	.LVL187:
 446:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1343              		.loc 1 446 5 view .LVU520
 446:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1344              		.loc 1 446 14 is_stmt 0 view .LVU521
 1345 0194 1034     		adds	r4, r4, #16
 1346              	.LVL188:
 448:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 1347              		.loc 1 448 5 is_stmt 1 view .LVU522
 448:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 1348              		.loc 1 448 13 is_stmt 0 view .LVU523
 1349 0196 0023     		movs	r3, #0
 1350 0198 0193     		str	r3, [sp, #4]
 1351              	.L31:
 449:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 1352              		.loc 1 449 5 is_stmt 1 discriminator 2 view .LVU524
 451:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 1353              		.loc 1 451 7 discriminator 2 view .LVU525
 451:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 1354              		.loc 1 451 20 is_stmt 0 discriminator 2 view .LVU526
 1355 019a 1020     		movs	r0, #16
 1356 019c FFF7FEFF 		bl	CRYP_GetFlagStatus
 1357              	.LVL189:
 452:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1358              		.loc 1 452 7 is_stmt 1 discriminator 2 view .LVU527
 452:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1359              		.loc 1 452 14 is_stmt 0 discriminator 2 view .LVU528
 1360 01a0 019B     		ldr	r3, [sp, #4]
 1361 01a2 0133     		adds	r3, r3, #1
 1362 01a4 0193     		str	r3, [sp, #4]
 453:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 1363              		.loc 1 453 12 is_stmt 1 discriminator 2 view .LVU529
 453:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 1364              		.loc 1 453 22 is_stmt 0 discriminator 2 view .LVU530
 1365 01a6 019B     		ldr	r3, [sp, #4]
 453:FWLIB/src/stm32f4xx_cryp_aes.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 46


 1366              		.loc 1 453 5 discriminator 2 view .LVU531
 1367 01a8 B3F5803F 		cmp	r3, #65536
 1368 01ac E0D0     		beq	.L30
 453:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 1369              		.loc 1 453 42 discriminator 1 view .LVU532
 1370 01ae 0028     		cmp	r0, #0
 1371 01b0 F3D1     		bne	.L31
 1372 01b2 DDE7     		b	.L30
 1373              	.L38:
 458:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 459:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
 460:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 461:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 462:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 463:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1374              		.loc 1 463 7 is_stmt 1 view .LVU533
 1375              		.loc 1 463 34 is_stmt 0 view .LVU534
 1376 01b4 FFF7FEFF 		bl	CRYP_DataOut
 1377              	.LVL190:
 1378              		.loc 1 463 32 view .LVU535
 1379 01b8 3860     		str	r0, [r7]
 464:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1380              		.loc 1 464 7 is_stmt 1 view .LVU536
 1381              	.LVL191:
 465:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1382              		.loc 1 465 7 view .LVU537
 1383              		.loc 1 465 34 is_stmt 0 view .LVU538
 1384 01ba FFF7FEFF 		bl	CRYP_DataOut
 1385              	.LVL192:
 1386              		.loc 1 465 32 view .LVU539
 1387 01be 7860     		str	r0, [r7, #4]
 466:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1388              		.loc 1 466 7 is_stmt 1 view .LVU540
 1389              	.LVL193:
 467:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1390              		.loc 1 467 7 view .LVU541
 1391              		.loc 1 467 34 is_stmt 0 view .LVU542
 1392 01c0 FFF7FEFF 		bl	CRYP_DataOut
 1393              	.LVL194:
 1394              		.loc 1 467 32 view .LVU543
 1395 01c4 B860     		str	r0, [r7, #8]
 468:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1396              		.loc 1 468 7 is_stmt 1 view .LVU544
 1397              	.LVL195:
 469:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1398              		.loc 1 469 7 view .LVU545
 1399              		.loc 1 469 34 is_stmt 0 view .LVU546
 1400 01c6 FFF7FEFF 		bl	CRYP_DataOut
 1401              	.LVL196:
 1402              		.loc 1 469 32 view .LVU547
 1403 01ca F860     		str	r0, [r7, #12]
 470:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1404              		.loc 1 470 7 is_stmt 1 view .LVU548
 1405              		.loc 1 470 17 is_stmt 0 view .LVU549
 1406 01cc 1037     		adds	r7, r7, #16
 1407              	.LVL197:
 1408              		.loc 1 470 17 view .LVU550
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 47


 1409 01ce D1E7     		b	.L32
 1410              	.L33:
 471:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 472:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 473:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 474:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 475:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 1411              		.loc 1 475 3 is_stmt 1 view .LVU551
 1412 01d0 0020     		movs	r0, #0
 1413 01d2 FFF7FEFF 		bl	CRYP_Cmd
 1414              	.LVL198:
 476:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 477:FWLIB/src/stm32f4xx_cryp_aes.c ****   return status;
 1415              		.loc 1 477 3 view .LVU552
 1416              		.loc 1 477 10 is_stmt 0 view .LVU553
 1417 01d6 3046     		mov	r0, r6
 1418              	.LVL199:
 1419              	.L28:
 478:FWLIB/src/stm32f4xx_cryp_aes.c **** }
 1420              		.loc 1 478 1 view .LVU554
 1421 01d8 12B0     		add	sp, sp, #72
 1422              	.LCFI5:
 1423              		.cfi_def_cfa_offset 32
 1424              		@ sp needed
 1425 01da BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1426              		.loc 1 478 1 view .LVU555
 1427              		.cfi_endproc
 1428              	.LFE124:
 1430              		.section	.text.CRYP_AES_CTR,"ax",%progbits
 1431              		.align	1
 1432              		.global	CRYP_AES_CTR
 1433              		.syntax unified
 1434              		.thumb
 1435              		.thumb_func
 1436              		.fpu fpv4-sp-d16
 1438              	CRYP_AES_CTR:
 1439              	.LVL200:
 1440              	.LFB125:
 479:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 480:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
 481:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CTR Mode
 482:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 483:FWLIB/src/stm32f4xx_cryp_aes.c ****   *           This parameter can be one of the following values:
 484:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 485:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 486:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 487:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 488:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 489:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 490:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 491:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 492:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 493:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 494:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 495:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
 496:FWLIB/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
 497:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 48


 498:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 499:FWLIB/src/stm32f4xx_cryp_aes.c **** {
 1441              		.loc 1 499 1 is_stmt 1 view -0
 1442              		.cfi_startproc
 1443              		@ args = 12, pretend = 0, frame = 72
 1444              		@ frame_needed = 0, uses_anonymous_args = 0
 1445              		.loc 1 499 1 is_stmt 0 view .LVU557
 1446 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1447              	.LCFI6:
 1448              		.cfi_def_cfa_offset 32
 1449              		.cfi_offset 4, -32
 1450              		.cfi_offset 5, -28
 1451              		.cfi_offset 6, -24
 1452              		.cfi_offset 7, -20
 1453              		.cfi_offset 8, -16
 1454              		.cfi_offset 9, -12
 1455              		.cfi_offset 10, -8
 1456              		.cfi_offset 14, -4
 1457 0004 92B0     		sub	sp, sp, #72
 1458              	.LCFI7:
 1459              		.cfi_def_cfa_offset 104
 1460 0006 8246     		mov	r10, r0
 1461 0008 0D46     		mov	r5, r1
 1462 000a 1646     		mov	r6, r2
 1463 000c 9946     		mov	r9, r3
 1464 000e DDF86C80 		ldr	r8, [sp, #108]
 500:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 1465              		.loc 1 500 3 is_stmt 1 view .LVU558
 501:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 1466              		.loc 1 501 3 view .LVU559
 502:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 1467              		.loc 1 502 3 view .LVU560
 503:FWLIB/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 1468              		.loc 1 503 3 view .LVU561
 1469              		.loc 1 503 17 is_stmt 0 view .LVU562
 1470 0012 0023     		movs	r3, #0
 1471              	.LVL201:
 1472              		.loc 1 503 17 view .LVU563
 1473 0014 0193     		str	r3, [sp, #4]
 504:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1474              		.loc 1 504 3 is_stmt 1 view .LVU564
 1475              	.LVL202:
 505:FWLIB/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 1476              		.loc 1 505 3 view .LVU565
 506:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1477              		.loc 1 506 3 view .LVU566
 507:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 1478              		.loc 1 507 3 view .LVU567
 1479              		.loc 1 507 12 is_stmt 0 view .LVU568
 1480 0016 1A9C     		ldr	r4, [sp, #104]
 1481              	.LVL203:
 508:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 1482              		.loc 1 508 3 is_stmt 1 view .LVU569
 1483              		.loc 1 508 12 is_stmt 0 view .LVU570
 1484 0018 1C9F     		ldr	r7, [sp, #112]
 1485              	.LVL204:
 509:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 49


 1486              		.loc 1 509 3 is_stmt 1 view .LVU571
 510:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 1487              		.loc 1 510 3 view .LVU572
 511:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 512:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 513:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 1488              		.loc 1 513 3 view .LVU573
 1489 001a 06A8     		add	r0, sp, #24
 1490              	.LVL205:
 1491              		.loc 1 513 3 is_stmt 0 view .LVU574
 1492 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 1493              	.LVL206:
 514:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 515:FWLIB/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 1494              		.loc 1 515 3 is_stmt 1 view .LVU575
 1495 0020 B9F1C00F 		cmp	r9, #192
 1496 0024 3FD0     		beq	.L40
 1497 0026 B9F5807F 		cmp	r9, #256
 1498 002a 52D0     		beq	.L41
 1499 002c B9F1800F 		cmp	r9, #128
 1500 0030 2AD0     		beq	.L54
 1501              	.LVL207:
 1502              	.L42:
 516:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 517:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 128:
 518:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 519:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 520:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 521:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 522:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 523:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 524:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 525:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 526:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 527:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 528:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 529:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 530:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 531:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 532:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 533:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 534:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 535:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 536:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 537:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 538:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 539:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 540:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 541:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 542:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 543:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 544:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 545:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 546:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 547:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 548:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 549:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 50


 550:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 551:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 552:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 553:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 554:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 555:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 556:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 557:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 558:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 559:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 560:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 561:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 562:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 563:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1503              		.loc 1 563 3 view .LVU576
 1504              		.loc 1 563 43 is_stmt 0 view .LVU577
 1505 0032 2B68     		ldr	r3, [r5]
 1506              	.LVL208:
 1507              	.LBB310:
 1508              	.LBI310:
 495:F4_CORE/core_cmInstr.h **** {
 1509              		.loc 2 495 57 is_stmt 1 view .LVU578
 1510              	.LBB311:
 1511              		.loc 2 498 3 view .LVU579
 1512              		.loc 2 498 10 is_stmt 0 view .LVU580
 1513 0034 1BBA     		rev	r3, r3
 1514              	.LVL209:
 1515              		.loc 2 498 10 view .LVU581
 1516              	.LBE311:
 1517              	.LBE310:
 1518              		.loc 1 563 41 view .LVU582
 1519 0036 0293     		str	r3, [sp, #8]
 564:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1520              		.loc 1 564 3 is_stmt 1 view .LVU583
 1521              	.LVL210:
 565:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1522              		.loc 1 565 3 view .LVU584
 1523              		.loc 1 565 43 is_stmt 0 view .LVU585
 1524 0038 6B68     		ldr	r3, [r5, #4]
 1525              	.LVL211:
 1526              	.LBB312:
 1527              	.LBI312:
 495:F4_CORE/core_cmInstr.h **** {
 1528              		.loc 2 495 57 is_stmt 1 view .LVU586
 1529              	.LBB313:
 1530              		.loc 2 498 3 view .LVU587
 1531              		.loc 2 498 10 is_stmt 0 view .LVU588
 1532 003a 1BBA     		rev	r3, r3
 1533              	.LVL212:
 1534              		.loc 2 498 10 view .LVU589
 1535              	.LBE313:
 1536              	.LBE312:
 1537              		.loc 1 565 41 view .LVU590
 1538 003c 0393     		str	r3, [sp, #12]
 566:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1539              		.loc 1 566 3 is_stmt 1 view .LVU591
 1540              	.LVL213:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 51


 567:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1541              		.loc 1 567 3 view .LVU592
 1542              		.loc 1 567 43 is_stmt 0 view .LVU593
 1543 003e AB68     		ldr	r3, [r5, #8]
 1544              	.LVL214:
 1545              	.LBB314:
 1546              	.LBI314:
 495:F4_CORE/core_cmInstr.h **** {
 1547              		.loc 2 495 57 is_stmt 1 view .LVU594
 1548              	.LBB315:
 1549              		.loc 2 498 3 view .LVU595
 1550              		.loc 2 498 10 is_stmt 0 view .LVU596
 1551 0040 1BBA     		rev	r3, r3
 1552              	.LVL215:
 1553              		.loc 2 498 10 view .LVU597
 1554              	.LBE315:
 1555              	.LBE314:
 1556              		.loc 1 567 41 view .LVU598
 1557 0042 0493     		str	r3, [sp, #16]
 568:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1558              		.loc 1 568 3 is_stmt 1 view .LVU599
 1559              	.LVL216:
 569:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 1560              		.loc 1 569 3 view .LVU600
 1561              		.loc 1 569 43 is_stmt 0 view .LVU601
 1562 0044 EB68     		ldr	r3, [r5, #12]
 1563              	.LVL217:
 1564              	.LBB316:
 1565              	.LBI316:
 495:F4_CORE/core_cmInstr.h **** {
 1566              		.loc 2 495 57 is_stmt 1 view .LVU602
 1567              	.LBB317:
 1568              		.loc 2 498 3 view .LVU603
 1569              		.loc 2 498 10 is_stmt 0 view .LVU604
 1570 0046 1BBA     		rev	r3, r3
 1571              	.LVL218:
 1572              		.loc 2 498 10 view .LVU605
 1573              	.LBE317:
 1574              	.LBE316:
 1575              		.loc 1 569 41 view .LVU606
 1576 0048 0593     		str	r3, [sp, #20]
 570:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 571:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Key Initialisation */
 572:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1577              		.loc 1 572 3 is_stmt 1 view .LVU607
 1578 004a 06A8     		add	r0, sp, #24
 1579 004c FFF7FEFF 		bl	CRYP_KeyInit
 1580              	.LVL219:
 573:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 574:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 575:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 1581              		.loc 1 575 3 view .LVU608
 1582              		.loc 1 575 5 is_stmt 0 view .LVU609
 1583 0050 BAF1000F 		cmp	r10, #0
 1584 0054 59D1     		bne	.L43
 576:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 577:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for decryption process */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 52


 578:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1585              		.loc 1 578 5 is_stmt 1 view .LVU610
 1586              		.loc 1 578 41 is_stmt 0 view .LVU611
 1587 0056 0423     		movs	r3, #4
 1588 0058 0E93     		str	r3, [sp, #56]
 1589              	.L44:
 579:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 580:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 581:FWLIB/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 582:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 583:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 584:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 585:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 586:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 1590              		.loc 1 586 3 is_stmt 1 view .LVU612
 1591              		.loc 1 586 40 is_stmt 0 view .LVU613
 1592 005a 3023     		movs	r3, #48
 1593 005c 0F93     		str	r3, [sp, #60]
 587:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1594              		.loc 1 587 3 is_stmt 1 view .LVU614
 1595              		.loc 1 587 40 is_stmt 0 view .LVU615
 1596 005e 8023     		movs	r3, #128
 1597 0060 1093     		str	r3, [sp, #64]
 588:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1598              		.loc 1 588 3 is_stmt 1 view .LVU616
 1599 0062 0EA8     		add	r0, sp, #56
 1600 0064 FFF7FEFF 		bl	CRYP_Init
 1601              	.LVL220:
 589:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 590:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 591:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1602              		.loc 1 591 3 view .LVU617
 1603 0068 02A8     		add	r0, sp, #8
 1604 006a FFF7FEFF 		bl	CRYP_IVInit
 1605              	.LVL221:
 592:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 593:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 594:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1606              		.loc 1 594 3 view .LVU618
 1607 006e FFF7FEFF 		bl	CRYP_FIFOFlush
 1608              	.LVL222:
 595:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 596:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 597:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1609              		.loc 1 597 3 view .LVU619
 1610 0072 0120     		movs	r0, #1
 1611 0074 FFF7FEFF 		bl	CRYP_Cmd
 1612              	.LVL223:
 598:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 599:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1613              		.loc 1 599 3 view .LVU620
 1614              		.loc 1 599 6 is_stmt 0 view .LVU621
 1615 0078 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1616              	.LVL224:
 1617              		.loc 1 599 5 view .LVU622
 1618 007c 0646     		mov	r6, r0
 1619              	.LVL225:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 53


 1620              		.loc 1 599 5 view .LVU623
 1621 007e 0028     		cmp	r0, #0
 1622 0080 79D0     		beq	.L45
 600:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 601:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 602:FWLIB/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 603:FWLIB/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 604:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 605:FWLIB/src/stm32f4xx_cryp_aes.c ****   
 606:FWLIB/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1623              		.loc 1 606 8 view .LVU624
 1624 0082 0025     		movs	r5, #0
 1625              	.LVL226:
 505:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1626              		.loc 1 505 15 view .LVU625
 1627 0084 0126     		movs	r6, #1
 1628 0086 46E0     		b	.L46
 1629              	.LVL227:
 1630              	.L54:
 518:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1631              		.loc 1 518 5 is_stmt 1 view .LVU626
 518:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1632              		.loc 1 518 41 is_stmt 0 view .LVU627
 1633 0088 0023     		movs	r3, #0
 1634 008a 1193     		str	r3, [sp, #68]
 519:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1635              		.loc 1 519 5 is_stmt 1 view .LVU628
 519:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1636              		.loc 1 519 47 is_stmt 0 view .LVU629
 1637 008c 3368     		ldr	r3, [r6]
 1638              	.LVL228:
 1639              	.LBB318:
 1640              	.LBI318:
 495:F4_CORE/core_cmInstr.h **** {
 1641              		.loc 2 495 57 is_stmt 1 view .LVU630
 1642              	.LBB319:
 1643              		.loc 2 498 3 view .LVU631
 1644              		.loc 2 498 10 is_stmt 0 view .LVU632
 1645 008e 1BBA     		rev	r3, r3
 1646              	.LVL229:
 1647              		.loc 2 498 10 view .LVU633
 1648              	.LBE319:
 1649              	.LBE318:
 519:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1650              		.loc 1 519 45 view .LVU634
 1651 0090 0A93     		str	r3, [sp, #40]
 520:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1652              		.loc 1 520 5 is_stmt 1 view .LVU635
 1653              	.LVL230:
 521:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1654              		.loc 1 521 5 view .LVU636
 521:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1655              		.loc 1 521 47 is_stmt 0 view .LVU637
 1656 0092 7368     		ldr	r3, [r6, #4]
 1657              	.LVL231:
 1658              	.LBB320:
 1659              	.LBI320:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 54


 495:F4_CORE/core_cmInstr.h **** {
 1660              		.loc 2 495 57 is_stmt 1 view .LVU638
 1661              	.LBB321:
 1662              		.loc 2 498 3 view .LVU639
 1663              		.loc 2 498 10 is_stmt 0 view .LVU640
 1664 0094 1BBA     		rev	r3, r3
 1665              	.LVL232:
 1666              		.loc 2 498 10 view .LVU641
 1667              	.LBE321:
 1668              	.LBE320:
 521:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1669              		.loc 1 521 45 view .LVU642
 1670 0096 0B93     		str	r3, [sp, #44]
 522:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1671              		.loc 1 522 5 is_stmt 1 view .LVU643
 1672              	.LVL233:
 523:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1673              		.loc 1 523 5 view .LVU644
 523:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1674              		.loc 1 523 47 is_stmt 0 view .LVU645
 1675 0098 B368     		ldr	r3, [r6, #8]
 1676              	.LVL234:
 1677              	.LBB322:
 1678              	.LBI322:
 495:F4_CORE/core_cmInstr.h **** {
 1679              		.loc 2 495 57 is_stmt 1 view .LVU646
 1680              	.LBB323:
 1681              		.loc 2 498 3 view .LVU647
 1682              		.loc 2 498 10 is_stmt 0 view .LVU648
 1683 009a 1BBA     		rev	r3, r3
 1684              	.LVL235:
 1685              		.loc 2 498 10 view .LVU649
 1686              	.LBE323:
 1687              	.LBE322:
 523:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1688              		.loc 1 523 45 view .LVU650
 1689 009c 0C93     		str	r3, [sp, #48]
 524:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1690              		.loc 1 524 5 is_stmt 1 view .LVU651
 1691              	.LVL236:
 525:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1692              		.loc 1 525 5 view .LVU652
 525:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1693              		.loc 1 525 47 is_stmt 0 view .LVU653
 1694 009e F368     		ldr	r3, [r6, #12]
 1695              	.LVL237:
 1696              	.LBB324:
 1697              	.LBI324:
 495:F4_CORE/core_cmInstr.h **** {
 1698              		.loc 2 495 57 is_stmt 1 view .LVU654
 1699              	.LBB325:
 1700              		.loc 2 498 3 view .LVU655
 1701              		.loc 2 498 10 is_stmt 0 view .LVU656
 1702 00a0 1BBA     		rev	r3, r3
 1703              	.LVL238:
 1704              		.loc 2 498 10 view .LVU657
 1705              	.LBE325:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 55


 1706              	.LBE324:
 525:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1707              		.loc 1 525 45 view .LVU658
 1708 00a2 0D93     		str	r3, [sp, #52]
 526:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 1709              		.loc 1 526 5 is_stmt 1 view .LVU659
 1710 00a4 C5E7     		b	.L42
 1711              	.LVL239:
 1712              	.L40:
 528:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1713              		.loc 1 528 5 view .LVU660
 528:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1714              		.loc 1 528 42 is_stmt 0 view .LVU661
 1715 00a6 4FF48073 		mov	r3, #256
 1716 00aa 1193     		str	r3, [sp, #68]
 529:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1717              		.loc 1 529 5 is_stmt 1 view .LVU662
 529:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1718              		.loc 1 529 47 is_stmt 0 view .LVU663
 1719 00ac 3368     		ldr	r3, [r6]
 1720              	.LVL240:
 1721              	.LBB326:
 1722              	.LBI326:
 495:F4_CORE/core_cmInstr.h **** {
 1723              		.loc 2 495 57 is_stmt 1 view .LVU664
 1724              	.LBB327:
 1725              		.loc 2 498 3 view .LVU665
 1726              		.loc 2 498 10 is_stmt 0 view .LVU666
 1727 00ae 1BBA     		rev	r3, r3
 1728              	.LVL241:
 1729              		.loc 2 498 10 view .LVU667
 1730              	.LBE327:
 1731              	.LBE326:
 529:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1732              		.loc 1 529 45 view .LVU668
 1733 00b0 0893     		str	r3, [sp, #32]
 530:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1734              		.loc 1 530 5 is_stmt 1 view .LVU669
 1735              	.LVL242:
 531:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1736              		.loc 1 531 5 view .LVU670
 531:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1737              		.loc 1 531 47 is_stmt 0 view .LVU671
 1738 00b2 7368     		ldr	r3, [r6, #4]
 1739              	.LVL243:
 1740              	.LBB328:
 1741              	.LBI328:
 495:F4_CORE/core_cmInstr.h **** {
 1742              		.loc 2 495 57 is_stmt 1 view .LVU672
 1743              	.LBB329:
 1744              		.loc 2 498 3 view .LVU673
 1745              		.loc 2 498 10 is_stmt 0 view .LVU674
 1746 00b4 1BBA     		rev	r3, r3
 1747              	.LVL244:
 1748              		.loc 2 498 10 view .LVU675
 1749              	.LBE329:
 1750              	.LBE328:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 56


 531:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1751              		.loc 1 531 45 view .LVU676
 1752 00b6 0993     		str	r3, [sp, #36]
 532:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1753              		.loc 1 532 5 is_stmt 1 view .LVU677
 1754              	.LVL245:
 533:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1755              		.loc 1 533 5 view .LVU678
 533:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1756              		.loc 1 533 47 is_stmt 0 view .LVU679
 1757 00b8 B368     		ldr	r3, [r6, #8]
 1758              	.LVL246:
 1759              	.LBB330:
 1760              	.LBI330:
 495:F4_CORE/core_cmInstr.h **** {
 1761              		.loc 2 495 57 is_stmt 1 view .LVU680
 1762              	.LBB331:
 1763              		.loc 2 498 3 view .LVU681
 1764              		.loc 2 498 10 is_stmt 0 view .LVU682
 1765 00ba 1BBA     		rev	r3, r3
 1766              	.LVL247:
 1767              		.loc 2 498 10 view .LVU683
 1768              	.LBE331:
 1769              	.LBE330:
 533:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1770              		.loc 1 533 45 view .LVU684
 1771 00bc 0A93     		str	r3, [sp, #40]
 534:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1772              		.loc 1 534 5 is_stmt 1 view .LVU685
 1773              	.LVL248:
 535:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1774              		.loc 1 535 5 view .LVU686
 535:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1775              		.loc 1 535 47 is_stmt 0 view .LVU687
 1776 00be F368     		ldr	r3, [r6, #12]
 1777              	.LVL249:
 1778              	.LBB332:
 1779              	.LBI332:
 495:F4_CORE/core_cmInstr.h **** {
 1780              		.loc 2 495 57 is_stmt 1 view .LVU688
 1781              	.LBB333:
 1782              		.loc 2 498 3 view .LVU689
 1783              		.loc 2 498 10 is_stmt 0 view .LVU690
 1784 00c0 1BBA     		rev	r3, r3
 1785              	.LVL250:
 1786              		.loc 2 498 10 view .LVU691
 1787              	.LBE333:
 1788              	.LBE332:
 535:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1789              		.loc 1 535 45 view .LVU692
 1790 00c2 0B93     		str	r3, [sp, #44]
 536:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1791              		.loc 1 536 5 is_stmt 1 view .LVU693
 1792              	.LVL251:
 537:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1793              		.loc 1 537 5 view .LVU694
 537:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 57


 1794              		.loc 1 537 47 is_stmt 0 view .LVU695
 1795 00c4 3369     		ldr	r3, [r6, #16]
 1796              	.LVL252:
 1797              	.LBB334:
 1798              	.LBI334:
 495:F4_CORE/core_cmInstr.h **** {
 1799              		.loc 2 495 57 is_stmt 1 view .LVU696
 1800              	.LBB335:
 1801              		.loc 2 498 3 view .LVU697
 1802              		.loc 2 498 10 is_stmt 0 view .LVU698
 1803 00c6 1BBA     		rev	r3, r3
 1804              	.LVL253:
 1805              		.loc 2 498 10 view .LVU699
 1806              	.LBE335:
 1807              	.LBE334:
 537:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1808              		.loc 1 537 45 view .LVU700
 1809 00c8 0C93     		str	r3, [sp, #48]
 538:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1810              		.loc 1 538 5 is_stmt 1 view .LVU701
 1811              	.LVL254:
 539:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1812              		.loc 1 539 5 view .LVU702
 539:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1813              		.loc 1 539 47 is_stmt 0 view .LVU703
 1814 00ca 7369     		ldr	r3, [r6, #20]
 1815              	.LVL255:
 1816              	.LBB336:
 1817              	.LBI336:
 495:F4_CORE/core_cmInstr.h **** {
 1818              		.loc 2 495 57 is_stmt 1 view .LVU704
 1819              	.LBB337:
 1820              		.loc 2 498 3 view .LVU705
 1821              		.loc 2 498 10 is_stmt 0 view .LVU706
 1822 00cc 1BBA     		rev	r3, r3
 1823              	.LVL256:
 1824              		.loc 2 498 10 view .LVU707
 1825              	.LBE337:
 1826              	.LBE336:
 539:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1827              		.loc 1 539 45 view .LVU708
 1828 00ce 0D93     		str	r3, [sp, #52]
 540:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 1829              		.loc 1 540 5 is_stmt 1 view .LVU709
 1830 00d0 AFE7     		b	.L42
 1831              	.LVL257:
 1832              	.L41:
 542:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1833              		.loc 1 542 5 view .LVU710
 542:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1834              		.loc 1 542 42 is_stmt 0 view .LVU711
 1835 00d2 4FF40073 		mov	r3, #512
 1836 00d6 1193     		str	r3, [sp, #68]
 543:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1837              		.loc 1 543 5 is_stmt 1 view .LVU712
 543:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1838              		.loc 1 543 47 is_stmt 0 view .LVU713
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 58


 1839 00d8 3368     		ldr	r3, [r6]
 1840              	.LVL258:
 1841              	.LBB338:
 1842              	.LBI338:
 495:F4_CORE/core_cmInstr.h **** {
 1843              		.loc 2 495 57 is_stmt 1 view .LVU714
 1844              	.LBB339:
 1845              		.loc 2 498 3 view .LVU715
 1846              		.loc 2 498 10 is_stmt 0 view .LVU716
 1847 00da 1BBA     		rev	r3, r3
 1848              	.LVL259:
 1849              		.loc 2 498 10 view .LVU717
 1850              	.LBE339:
 1851              	.LBE338:
 543:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1852              		.loc 1 543 45 view .LVU718
 1853 00dc 0693     		str	r3, [sp, #24]
 544:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1854              		.loc 1 544 5 is_stmt 1 view .LVU719
 1855              	.LVL260:
 545:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1856              		.loc 1 545 5 view .LVU720
 545:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1857              		.loc 1 545 47 is_stmt 0 view .LVU721
 1858 00de 7368     		ldr	r3, [r6, #4]
 1859              	.LVL261:
 1860              	.LBB340:
 1861              	.LBI340:
 495:F4_CORE/core_cmInstr.h **** {
 1862              		.loc 2 495 57 is_stmt 1 view .LVU722
 1863              	.LBB341:
 1864              		.loc 2 498 3 view .LVU723
 1865              		.loc 2 498 10 is_stmt 0 view .LVU724
 1866 00e0 1BBA     		rev	r3, r3
 1867              	.LVL262:
 1868              		.loc 2 498 10 view .LVU725
 1869              	.LBE341:
 1870              	.LBE340:
 545:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1871              		.loc 1 545 45 view .LVU726
 1872 00e2 0793     		str	r3, [sp, #28]
 546:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1873              		.loc 1 546 5 is_stmt 1 view .LVU727
 1874              	.LVL263:
 547:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1875              		.loc 1 547 5 view .LVU728
 547:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1876              		.loc 1 547 47 is_stmt 0 view .LVU729
 1877 00e4 B368     		ldr	r3, [r6, #8]
 1878              	.LVL264:
 1879              	.LBB342:
 1880              	.LBI342:
 495:F4_CORE/core_cmInstr.h **** {
 1881              		.loc 2 495 57 is_stmt 1 view .LVU730
 1882              	.LBB343:
 1883              		.loc 2 498 3 view .LVU731
 1884              		.loc 2 498 10 is_stmt 0 view .LVU732
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 59


 1885 00e6 1BBA     		rev	r3, r3
 1886              	.LVL265:
 1887              		.loc 2 498 10 view .LVU733
 1888              	.LBE343:
 1889              	.LBE342:
 547:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1890              		.loc 1 547 45 view .LVU734
 1891 00e8 0893     		str	r3, [sp, #32]
 548:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1892              		.loc 1 548 5 is_stmt 1 view .LVU735
 1893              	.LVL266:
 549:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1894              		.loc 1 549 5 view .LVU736
 549:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1895              		.loc 1 549 47 is_stmt 0 view .LVU737
 1896 00ea F368     		ldr	r3, [r6, #12]
 1897              	.LVL267:
 1898              	.LBB344:
 1899              	.LBI344:
 495:F4_CORE/core_cmInstr.h **** {
 1900              		.loc 2 495 57 is_stmt 1 view .LVU738
 1901              	.LBB345:
 1902              		.loc 2 498 3 view .LVU739
 1903              		.loc 2 498 10 is_stmt 0 view .LVU740
 1904 00ec 1BBA     		rev	r3, r3
 1905              	.LVL268:
 1906              		.loc 2 498 10 view .LVU741
 1907              	.LBE345:
 1908              	.LBE344:
 549:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1909              		.loc 1 549 45 view .LVU742
 1910 00ee 0993     		str	r3, [sp, #36]
 550:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1911              		.loc 1 550 5 is_stmt 1 view .LVU743
 1912              	.LVL269:
 551:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1913              		.loc 1 551 5 view .LVU744
 551:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1914              		.loc 1 551 47 is_stmt 0 view .LVU745
 1915 00f0 3369     		ldr	r3, [r6, #16]
 1916              	.LVL270:
 1917              	.LBB346:
 1918              	.LBI346:
 495:F4_CORE/core_cmInstr.h **** {
 1919              		.loc 2 495 57 is_stmt 1 view .LVU746
 1920              	.LBB347:
 1921              		.loc 2 498 3 view .LVU747
 1922              		.loc 2 498 10 is_stmt 0 view .LVU748
 1923 00f2 1BBA     		rev	r3, r3
 1924              	.LVL271:
 1925              		.loc 2 498 10 view .LVU749
 1926              	.LBE347:
 1927              	.LBE346:
 551:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1928              		.loc 1 551 45 view .LVU750
 1929 00f4 0A93     		str	r3, [sp, #40]
 552:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 60


 1930              		.loc 1 552 5 is_stmt 1 view .LVU751
 1931              	.LVL272:
 553:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1932              		.loc 1 553 5 view .LVU752
 553:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1933              		.loc 1 553 47 is_stmt 0 view .LVU753
 1934 00f6 7369     		ldr	r3, [r6, #20]
 1935              	.LVL273:
 1936              	.LBB348:
 1937              	.LBI348:
 495:F4_CORE/core_cmInstr.h **** {
 1938              		.loc 2 495 57 is_stmt 1 view .LVU754
 1939              	.LBB349:
 1940              		.loc 2 498 3 view .LVU755
 1941              		.loc 2 498 10 is_stmt 0 view .LVU756
 1942 00f8 1BBA     		rev	r3, r3
 1943              	.LVL274:
 1944              		.loc 2 498 10 view .LVU757
 1945              	.LBE349:
 1946              	.LBE348:
 553:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1947              		.loc 1 553 45 view .LVU758
 1948 00fa 0B93     		str	r3, [sp, #44]
 554:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1949              		.loc 1 554 5 is_stmt 1 view .LVU759
 1950              	.LVL275:
 555:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1951              		.loc 1 555 5 view .LVU760
 555:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1952              		.loc 1 555 47 is_stmt 0 view .LVU761
 1953 00fc B369     		ldr	r3, [r6, #24]
 1954              	.LVL276:
 1955              	.LBB350:
 1956              	.LBI350:
 495:F4_CORE/core_cmInstr.h **** {
 1957              		.loc 2 495 57 is_stmt 1 view .LVU762
 1958              	.LBB351:
 1959              		.loc 2 498 3 view .LVU763
 1960              		.loc 2 498 10 is_stmt 0 view .LVU764
 1961 00fe 1BBA     		rev	r3, r3
 1962              	.LVL277:
 1963              		.loc 2 498 10 view .LVU765
 1964              	.LBE351:
 1965              	.LBE350:
 555:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1966              		.loc 1 555 45 view .LVU766
 1967 0100 0C93     		str	r3, [sp, #48]
 556:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1968              		.loc 1 556 5 is_stmt 1 view .LVU767
 1969              	.LVL278:
 557:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1970              		.loc 1 557 5 view .LVU768
 557:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1971              		.loc 1 557 47 is_stmt 0 view .LVU769
 1972 0102 F369     		ldr	r3, [r6, #28]
 1973              	.LVL279:
 1974              	.LBB352:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 61


 1975              	.LBI352:
 495:F4_CORE/core_cmInstr.h **** {
 1976              		.loc 2 495 57 is_stmt 1 view .LVU770
 1977              	.LBB353:
 1978              		.loc 2 498 3 view .LVU771
 1979              		.loc 2 498 10 is_stmt 0 view .LVU772
 1980 0104 1BBA     		rev	r3, r3
 1981              	.LVL280:
 1982              		.loc 2 498 10 view .LVU773
 1983              	.LBE353:
 1984              	.LBE352:
 557:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1985              		.loc 1 557 45 view .LVU774
 1986 0106 0D93     		str	r3, [sp, #52]
 558:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 1987              		.loc 1 558 5 is_stmt 1 view .LVU775
 1988 0108 93E7     		b	.L42
 1989              	.LVL281:
 1990              	.L43:
 584:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 1991              		.loc 1 584 5 view .LVU776
 584:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 1992              		.loc 1 584 41 is_stmt 0 view .LVU777
 1993 010a 0023     		movs	r3, #0
 1994 010c 0E93     		str	r3, [sp, #56]
 1995 010e A4E7     		b	.L44
 1996              	.LVL282:
 1997              	.L47:
 607:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 608:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 609:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 610:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 611:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 612:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 613:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 614:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 615:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 616:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 617:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 618:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 619:FWLIB/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 620:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 621:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 622:FWLIB/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 623:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 624:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 625:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 626:FWLIB/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1998              		.loc 1 626 5 is_stmt 1 view .LVU778
 1999              		.loc 1 626 8 is_stmt 0 view .LVU779
 2000 0110 00B3     		cbz	r0, .L55
 627:FWLIB/src/stm32f4xx_cryp_aes.c ****    {
 628:FWLIB/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 2001              		.loc 1 628 15 view .LVU780
 2002 0112 0026     		movs	r6, #0
 2003              	.LVL283:
 2004              	.L49:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 62


 606:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 2005              		.loc 1 606 48 is_stmt 1 discriminator 2 view .LVU781
 606:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 2006              		.loc 1 606 49 is_stmt 0 discriminator 2 view .LVU782
 2007 0114 1035     		adds	r5, r5, #16
 2008              	.LVL284:
 2009              	.L46:
 606:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 2010              		.loc 1 606 12 is_stmt 1 discriminator 1 view .LVU783
 606:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 2011              		.loc 1 606 3 is_stmt 0 discriminator 1 view .LVU784
 2012 0116 4545     		cmp	r5, r8
 2013 0118 2AD2     		bcs	.L50
 606:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 2014              		.loc 1 606 25 discriminator 3 view .LVU785
 2015 011a 4EB3     		cbz	r6, .L50
 610:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2016              		.loc 1 610 5 is_stmt 1 view .LVU786
 2017 011c 2068     		ldr	r0, [r4]
 2018 011e FFF7FEFF 		bl	CRYP_DataIn
 2019              	.LVL285:
 611:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2020              		.loc 1 611 5 view .LVU787
 612:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2021              		.loc 1 612 5 view .LVU788
 2022 0122 6068     		ldr	r0, [r4, #4]
 2023 0124 FFF7FEFF 		bl	CRYP_DataIn
 2024              	.LVL286:
 613:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2025              		.loc 1 613 5 view .LVU789
 614:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2026              		.loc 1 614 5 view .LVU790
 2027 0128 A068     		ldr	r0, [r4, #8]
 2028 012a FFF7FEFF 		bl	CRYP_DataIn
 2029              	.LVL287:
 615:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2030              		.loc 1 615 5 view .LVU791
 616:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2031              		.loc 1 616 5 view .LVU792
 2032 012e E068     		ldr	r0, [r4, #12]
 2033 0130 FFF7FEFF 		bl	CRYP_DataIn
 2034              	.LVL288:
 617:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2035              		.loc 1 617 5 view .LVU793
 617:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2036              		.loc 1 617 14 is_stmt 0 view .LVU794
 2037 0134 1034     		adds	r4, r4, #16
 2038              	.LVL289:
 619:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 2039              		.loc 1 619 5 is_stmt 1 view .LVU795
 619:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 2040              		.loc 1 619 13 is_stmt 0 view .LVU796
 2041 0136 0023     		movs	r3, #0
 2042 0138 0193     		str	r3, [sp, #4]
 2043              	.L48:
 620:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2044              		.loc 1 620 5 is_stmt 1 discriminator 2 view .LVU797
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 63


 622:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 2045              		.loc 1 622 7 discriminator 2 view .LVU798
 622:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 2046              		.loc 1 622 20 is_stmt 0 discriminator 2 view .LVU799
 2047 013a 1020     		movs	r0, #16
 2048 013c FFF7FEFF 		bl	CRYP_GetFlagStatus
 2049              	.LVL290:
 623:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2050              		.loc 1 623 7 is_stmt 1 discriminator 2 view .LVU800
 623:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2051              		.loc 1 623 14 is_stmt 0 discriminator 2 view .LVU801
 2052 0140 019B     		ldr	r3, [sp, #4]
 2053 0142 0133     		adds	r3, r3, #1
 2054 0144 0193     		str	r3, [sp, #4]
 624:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2055              		.loc 1 624 12 is_stmt 1 discriminator 2 view .LVU802
 624:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2056              		.loc 1 624 22 is_stmt 0 discriminator 2 view .LVU803
 2057 0146 019B     		ldr	r3, [sp, #4]
 624:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2058              		.loc 1 624 5 discriminator 2 view .LVU804
 2059 0148 B3F5803F 		cmp	r3, #65536
 2060 014c E0D0     		beq	.L47
 624:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2061              		.loc 1 624 42 discriminator 1 view .LVU805
 2062 014e 0028     		cmp	r0, #0
 2063 0150 F3D1     		bne	.L48
 2064 0152 DDE7     		b	.L47
 2065              	.L55:
 629:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 630:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
 631:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 632:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 633:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 634:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2066              		.loc 1 634 7 is_stmt 1 view .LVU806
 2067              		.loc 1 634 34 is_stmt 0 view .LVU807
 2068 0154 FFF7FEFF 		bl	CRYP_DataOut
 2069              	.LVL291:
 2070              		.loc 1 634 32 view .LVU808
 2071 0158 3860     		str	r0, [r7]
 635:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2072              		.loc 1 635 7 is_stmt 1 view .LVU809
 2073              	.LVL292:
 636:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2074              		.loc 1 636 7 view .LVU810
 2075              		.loc 1 636 34 is_stmt 0 view .LVU811
 2076 015a FFF7FEFF 		bl	CRYP_DataOut
 2077              	.LVL293:
 2078              		.loc 1 636 32 view .LVU812
 2079 015e 7860     		str	r0, [r7, #4]
 637:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2080              		.loc 1 637 7 is_stmt 1 view .LVU813
 2081              	.LVL294:
 638:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2082              		.loc 1 638 7 view .LVU814
 2083              		.loc 1 638 34 is_stmt 0 view .LVU815
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 64


 2084 0160 FFF7FEFF 		bl	CRYP_DataOut
 2085              	.LVL295:
 2086              		.loc 1 638 32 view .LVU816
 2087 0164 B860     		str	r0, [r7, #8]
 639:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2088              		.loc 1 639 7 is_stmt 1 view .LVU817
 2089              	.LVL296:
 640:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2090              		.loc 1 640 7 view .LVU818
 2091              		.loc 1 640 34 is_stmt 0 view .LVU819
 2092 0166 FFF7FEFF 		bl	CRYP_DataOut
 2093              	.LVL297:
 2094              		.loc 1 640 32 view .LVU820
 2095 016a F860     		str	r0, [r7, #12]
 641:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2096              		.loc 1 641 7 is_stmt 1 view .LVU821
 2097              		.loc 1 641 17 is_stmt 0 view .LVU822
 2098 016c 1037     		adds	r7, r7, #16
 2099              	.LVL298:
 2100              		.loc 1 641 17 view .LVU823
 2101 016e D1E7     		b	.L49
 2102              	.L50:
 642:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 643:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 644:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 645:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 2103              		.loc 1 645 3 is_stmt 1 view .LVU824
 2104 0170 0020     		movs	r0, #0
 2105 0172 FFF7FEFF 		bl	CRYP_Cmd
 2106              	.LVL299:
 646:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 647:FWLIB/src/stm32f4xx_cryp_aes.c ****   return status;
 2107              		.loc 1 647 3 view .LVU825
 2108              	.L45:
 648:FWLIB/src/stm32f4xx_cryp_aes.c **** }
 2109              		.loc 1 648 1 is_stmt 0 view .LVU826
 2110 0176 3046     		mov	r0, r6
 2111 0178 12B0     		add	sp, sp, #72
 2112              	.LCFI8:
 2113              		.cfi_def_cfa_offset 32
 2114              		@ sp needed
 2115 017a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2116              		.loc 1 648 1 view .LVU827
 2117              		.cfi_endproc
 2118              	.LFE125:
 2120              		.section	.text.CRYP_AES_GCM,"ax",%progbits
 2121              		.align	1
 2122              		.global	CRYP_AES_GCM
 2123              		.syntax unified
 2124              		.thumb
 2125              		.thumb_func
 2126              		.fpu fpv4-sp-d16
 2128              	CRYP_AES_GCM:
 2129              	.LVL300:
 2130              	.LFB126:
 649:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 650:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 65


 651:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in GCM Mode. The GCM and CCM modes
 652:FWLIB/src/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
 653:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 654:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 655:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 656:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 657:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 658:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 659:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 660:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 661:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
 662:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
 663:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes, must be a multiple of 16.  
 664:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 665:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
 666:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 667:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 668:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 669:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
 670:FWLIB/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_GCM(uint8_t Mode, uint8_t InitVectors[16],
 671:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
 672:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
 673:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength,
 674:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output, uint8_t *AuthTAG)
 675:FWLIB/src/stm32f4xx_cryp_aes.c **** {
 2131              		.loc 1 675 1 is_stmt 1 view -0
 2132              		.cfi_startproc
 2133              		@ args = 24, pretend = 0, frame = 88
 2134              		@ frame_needed = 0, uses_anonymous_args = 0
 2135              		.loc 1 675 1 is_stmt 0 view .LVU829
 2136 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2137              	.LCFI9:
 2138              		.cfi_def_cfa_offset 36
 2139              		.cfi_offset 4, -36
 2140              		.cfi_offset 5, -32
 2141              		.cfi_offset 6, -28
 2142              		.cfi_offset 7, -24
 2143              		.cfi_offset 8, -20
 2144              		.cfi_offset 9, -16
 2145              		.cfi_offset 10, -12
 2146              		.cfi_offset 11, -8
 2147              		.cfi_offset 14, -4
 2148 0004 97B0     		sub	sp, sp, #92
 2149              	.LCFI10:
 2150              		.cfi_def_cfa_offset 128
 2151 0006 0190     		str	r0, [sp, #4]
 2152 0008 0F46     		mov	r7, r1
 2153 000a 1646     		mov	r6, r2
 2154 000c 9846     		mov	r8, r3
 2155 000e DDF88490 		ldr	r9, [sp, #132]
 2156 0012 DDF88CA0 		ldr	r10, [sp, #140]
 676:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 2157              		.loc 1 676 3 is_stmt 1 view .LVU830
 677:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 2158              		.loc 1 677 3 view .LVU831
 678:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 2159              		.loc 1 678 3 view .LVU832
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 66


 679:FWLIB/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 2160              		.loc 1 679 3 view .LVU833
 2161              		.loc 1 679 17 is_stmt 0 view .LVU834
 2162 0016 0023     		movs	r3, #0
 2163              	.LVL301:
 2164              		.loc 1 679 17 view .LVU835
 2165 0018 0593     		str	r3, [sp, #20]
 680:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 2166              		.loc 1 680 3 is_stmt 1 view .LVU836
 2167              	.LVL302:
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 2168              		.loc 1 681 3 view .LVU837
 682:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2169              		.loc 1 682 3 view .LVU838
 683:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 2170              		.loc 1 683 3 view .LVU839
 2171              		.loc 1 683 12 is_stmt 0 view .LVU840
 2172 001a 209C     		ldr	r4, [sp, #128]
 2173              	.LVL303:
 684:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 2174              		.loc 1 684 3 is_stmt 1 view .LVU841
 2175              		.loc 1 684 12 is_stmt 0 view .LVU842
 2176 001c DDF890B0 		ldr	fp, [sp, #144]
 2177              	.LVL304:
 685:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 2178              		.loc 1 685 3 is_stmt 1 view .LVU843
 686:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 2179              		.loc 1 686 3 view .LVU844
 2180              		.loc 1 686 12 is_stmt 0 view .LVU845
 2181 0020 229D     		ldr	r5, [sp, #136]
 2182              	.LVL305:
 687:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 2183              		.loc 1 687 3 is_stmt 1 view .LVU846
 688:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint64_t headerlength = HLength * 8;/* header length in bits */
 2184              		.loc 1 688 3 view .LVU847
 2185              		.loc 1 688 35 is_stmt 0 view .LVU848
 2186 0022 4FEACA03 		lsl	r3, r10, #3
 2187 0026 0293     		str	r3, [sp, #8]
 2188              	.LVL306:
 689:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint64_t inputlength = ILength * 8;/* input length in bits */
 2189              		.loc 1 689 3 is_stmt 1 view .LVU849
 2190              		.loc 1 689 34 is_stmt 0 view .LVU850
 2191 0028 4FEAC903 		lsl	r3, r9, #3
 2192              	.LVL307:
 2193              		.loc 1 689 34 view .LVU851
 2194 002c 0393     		str	r3, [sp, #12]
 2195              	.LVL308:
 690:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 2196              		.loc 1 690 3 is_stmt 1 view .LVU852
 691:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 692:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 693:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 2197              		.loc 1 693 3 view .LVU853
 2198 002e 0AA8     		add	r0, sp, #40
 2199              	.LVL309:
 2200              		.loc 1 693 3 is_stmt 0 view .LVU854
 2201 0030 FFF7FEFF 		bl	CRYP_KeyStructInit
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 67


 2202              	.LVL310:
 694:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 695:FWLIB/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 2203              		.loc 1 695 3 is_stmt 1 view .LVU855
 2204 0034 B8F1C00F 		cmp	r8, #192
 2205 0038 57D0     		beq	.L57
 2206 003a B8F5807F 		cmp	r8, #256
 2207 003e 6AD0     		beq	.L58
 2208 0040 B8F1800F 		cmp	r8, #128
 2209 0044 42D0     		beq	.L99
 2210              	.LVL311:
 2211              	.L59:
 696:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 697:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 128:
 698:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 699:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 700:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 701:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 702:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 703:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 704:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 705:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 706:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 707:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 708:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 709:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 710:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 711:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 712:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 713:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 714:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 715:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 716:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 717:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 718:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 719:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 720:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 721:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 722:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 723:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 724:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 725:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 726:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 727:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 728:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 729:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 730:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 731:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 732:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 733:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 734:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 735:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 736:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 737:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 738:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 739:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 740:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 68


 741:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 742:FWLIB/src/stm32f4xx_cryp_aes.c ****   
 743:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 744:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 2212              		.loc 1 744 3 view .LVU856
 2213              		.loc 1 744 43 is_stmt 0 view .LVU857
 2214 0046 3B68     		ldr	r3, [r7]
 2215              	.LVL312:
 2216              	.LBB354:
 2217              	.LBI354:
 495:F4_CORE/core_cmInstr.h **** {
 2218              		.loc 2 495 57 is_stmt 1 view .LVU858
 2219              	.LBB355:
 2220              		.loc 2 498 3 view .LVU859
 2221              		.loc 2 498 10 is_stmt 0 view .LVU860
 2222 0048 1BBA     		rev	r3, r3
 2223              	.LVL313:
 2224              		.loc 2 498 10 view .LVU861
 2225              	.LBE355:
 2226              	.LBE354:
 2227              		.loc 1 744 41 view .LVU862
 2228 004a 0693     		str	r3, [sp, #24]
 745:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2229              		.loc 1 745 3 is_stmt 1 view .LVU863
 2230              	.LVL314:
 746:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 2231              		.loc 1 746 3 view .LVU864
 2232              		.loc 1 746 43 is_stmt 0 view .LVU865
 2233 004c 7B68     		ldr	r3, [r7, #4]
 2234              	.LVL315:
 2235              	.LBB356:
 2236              	.LBI356:
 495:F4_CORE/core_cmInstr.h **** {
 2237              		.loc 2 495 57 is_stmt 1 view .LVU866
 2238              	.LBB357:
 2239              		.loc 2 498 3 view .LVU867
 2240              		.loc 2 498 10 is_stmt 0 view .LVU868
 2241 004e 1BBA     		rev	r3, r3
 2242              	.LVL316:
 2243              		.loc 2 498 10 view .LVU869
 2244              	.LBE357:
 2245              	.LBE356:
 2246              		.loc 1 746 41 view .LVU870
 2247 0050 0793     		str	r3, [sp, #28]
 747:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2248              		.loc 1 747 3 is_stmt 1 view .LVU871
 2249              	.LVL317:
 748:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 2250              		.loc 1 748 3 view .LVU872
 2251              		.loc 1 748 43 is_stmt 0 view .LVU873
 2252 0052 BB68     		ldr	r3, [r7, #8]
 2253              	.LVL318:
 2254              	.LBB358:
 2255              	.LBI358:
 495:F4_CORE/core_cmInstr.h **** {
 2256              		.loc 2 495 57 is_stmt 1 view .LVU874
 2257              	.LBB359:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 69


 2258              		.loc 2 498 3 view .LVU875
 2259              		.loc 2 498 10 is_stmt 0 view .LVU876
 2260 0054 1BBA     		rev	r3, r3
 2261              	.LVL319:
 2262              		.loc 2 498 10 view .LVU877
 2263              	.LBE359:
 2264              	.LBE358:
 2265              		.loc 1 748 41 view .LVU878
 2266 0056 0893     		str	r3, [sp, #32]
 749:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2267              		.loc 1 749 3 is_stmt 1 view .LVU879
 2268              	.LVL320:
 750:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 2269              		.loc 1 750 3 view .LVU880
 2270              		.loc 1 750 43 is_stmt 0 view .LVU881
 2271 0058 FB68     		ldr	r3, [r7, #12]
 2272              	.LVL321:
 2273              	.LBB360:
 2274              	.LBI360:
 495:F4_CORE/core_cmInstr.h **** {
 2275              		.loc 2 495 57 is_stmt 1 view .LVU882
 2276              	.LBB361:
 2277              		.loc 2 498 3 view .LVU883
 2278              		.loc 2 498 10 is_stmt 0 view .LVU884
 2279 005a 1BBA     		rev	r3, r3
 2280              	.LVL322:
 2281              		.loc 2 498 10 view .LVU885
 2282              	.LBE361:
 2283              	.LBE360:
 2284              		.loc 1 750 41 view .LVU886
 2285 005c 0993     		str	r3, [sp, #36]
 751:FWLIB/src/stm32f4xx_cryp_aes.c ****   
 752:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 753:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 2286              		.loc 1 753 3 is_stmt 1 view .LVU887
 2287              		.loc 1 753 5 is_stmt 0 view .LVU888
 2288 005e 019B     		ldr	r3, [sp, #4]
 2289 0060 012B     		cmp	r3, #1
 2290 0062 74D0     		beq	.L100
 754:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 755:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 756:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 757:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 758:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 759:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 760:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 761:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 762:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 763:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 764:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 765:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 766:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 767:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 768:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 769:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 770:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 771:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 70


 772:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 773:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 774:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 775:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 776:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 777:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 778:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 779:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 780:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 781:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 782:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 783:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 784:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 785:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 786:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 787:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 788:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 789:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 790:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 791:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 792:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 793:FWLIB/src/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 794:FWLIB/src/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
 795:FWLIB/src/stm32f4xx_cryp_aes.c ****          return(ERROR);
 796:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 797:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 799:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 800:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 801:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 802:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 803:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 804:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 805:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 806:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 807:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 808:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 809:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 810:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 811:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 812:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 813:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 814:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 815:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 816:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 817:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter = 0;
 818:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 819:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 820:FWLIB/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 821:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 822:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 823:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 824:FWLIB/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 825:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 826:FWLIB/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
 827:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 828:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 71


 829:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 830:FWLIB/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
 831:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 832:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 833:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
 834:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 835:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 836:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 837:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 838:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 839:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 840:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 841:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 842:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 843:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
 844:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 845:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 847:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 848:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 849:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 850:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 851:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 852:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 853:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 854:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 855:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 856:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 857:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 858:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 859:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 860:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 861:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 862:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
 863:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter = 0;
 864:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 865:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 866:FWLIB/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 867:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 868:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 869:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 870:FWLIB/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 871:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 872:FWLIB/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
 873:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 874:FWLIB/src/stm32f4xx_cryp_aes.c ****         else
 875:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 876:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
 877:FWLIB/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 878:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 879:FWLIB/src/stm32f4xx_cryp_aes.c ****           }
 880:FWLIB/src/stm32f4xx_cryp_aes.c ****           
 881:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
 882:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 883:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 884:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 885:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 72


 886:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 887:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 888:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 889:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 890:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 891:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 892:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 893:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 894:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
 895:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
 896:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 897:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 898:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 899:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 900:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 901:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 902:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 903:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 904:FWLIB/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
 905:FWLIB/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
 906:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 907:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 908:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
 909:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 910:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 911:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 912:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 913:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 914:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 915:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 916:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 917:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 918:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 919:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 920:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 921:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 922:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 923:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 924:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 925:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 926:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 927:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 928:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 929:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 930:FWLIB/src/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
 931:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 932:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 933:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 2291              		.loc 1 933 5 is_stmt 1 view .LVU889
 2292 0064 FFF7FEFF 		bl	CRYP_FIFOFlush
 2293              	.LVL323:
 934:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 935:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 936:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 2294              		.loc 1 936 5 view .LVU890
 2295 0068 0AA8     		add	r0, sp, #40
 2296 006a FFF7FEFF 		bl	CRYP_KeyInit
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 73


 2297              	.LVL324:
 937:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 938:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 939:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 2298              		.loc 1 939 5 view .LVU891
 2299 006e 06A8     		add	r0, sp, #24
 2300 0070 FFF7FEFF 		bl	CRYP_IVInit
 2301              	.LVL325:
 940:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 941:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 942:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 2302              		.loc 1 942 5 view .LVU892
 2303              		.loc 1 942 41 is_stmt 0 view .LVU893
 2304 0074 0423     		movs	r3, #4
 2305 0076 1293     		str	r3, [sp, #72]
 943:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2306              		.loc 1 943 5 is_stmt 1 view .LVU894
 2307              		.loc 1 943 42 is_stmt 0 view .LVU895
 2308 0078 4FF40023 		mov	r3, #524288
 2309 007c 1393     		str	r3, [sp, #76]
 944:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2310              		.loc 1 944 5 is_stmt 1 view .LVU896
 2311              		.loc 1 944 42 is_stmt 0 view .LVU897
 2312 007e 8023     		movs	r3, #128
 2313 0080 1493     		str	r3, [sp, #80]
 945:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2314              		.loc 1 945 5 is_stmt 1 view .LVU898
 2315 0082 12A8     		add	r0, sp, #72
 2316 0084 FFF7FEFF 		bl	CRYP_Init
 2317              	.LVL326:
 946:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 947:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 948:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 949:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 2318              		.loc 1 949 5 view .LVU899
 2319 0088 0020     		movs	r0, #0
 2320 008a FFF7FEFF 		bl	CRYP_PhaseConfig
 2321              	.LVL327:
 950:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 951:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 952:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 2322              		.loc 1 952 5 view .LVU900
 2323 008e 0120     		movs	r0, #1
 2324 0090 FFF7FEFF 		bl	CRYP_Cmd
 2325              	.LVL328:
 953:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 954:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 955:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 2326              		.loc 1 955 5 view .LVU901
 2327              	.L77:
 956:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 957:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 2328              		.loc 1 957 5 discriminator 1 view .LVU902
 955:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2329              		.loc 1 955 10 discriminator 1 view .LVU903
 955:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2330              		.loc 1 955 11 is_stmt 0 discriminator 1 view .LVU904
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 74


 2331 0094 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2332              	.LVL329:
 955:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2333              		.loc 1 955 10 discriminator 1 view .LVU905
 2334 0098 0128     		cmp	r0, #1
 2335 009a FBD0     		beq	.L77
 958:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 959:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 960:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 2336              		.loc 1 960 5 is_stmt 1 view .LVU906
 2337              		.loc 1 960 7 is_stmt 0 view .LVU907
 2338 009c BAF1000F 		cmp	r10, #0
 2339 00a0 40F03481 		bne	.L101
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2340              		.loc 1 681 15 view .LVU908
 2341 00a4 0125     		movs	r5, #1
 2342              	.LVL330:
 2343              	.L78:
 961:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 962:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 963:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 964:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 965:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 966:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 967:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 968:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 969:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 970:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 971:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 972:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
 973:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 974:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 976:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 977:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 978:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 979:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 980:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 981:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 982:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 983:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 984:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 985:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 986:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 987:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 988:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 989:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 990:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 991:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 992:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 993:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 994:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter = 0;
 995:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 996:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 997:FWLIB/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 998:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 999:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 75


1000:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1001:FWLIB/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1002:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1003:FWLIB/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1004:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1005:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1006:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1007:FWLIB/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1008:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 2344              		.loc 1 1008 5 is_stmt 1 view .LVU909
 2345              		.loc 1 1008 7 is_stmt 0 view .LVU910
 2346 00a6 B9F1000F 		cmp	r9, #0
 2347 00aa 00F0A681 		beq	.L83
1009:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1010:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1011:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 2348              		.loc 1 1011 7 is_stmt 1 view .LVU911
 2349 00ae 4FF40030 		mov	r0, #131072
 2350 00b2 FFF7FEFF 		bl	CRYP_PhaseConfig
 2351              	.LVL331:
1012:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1013:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1014:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 2352              		.loc 1 1014 7 view .LVU912
 2353 00b6 0120     		movs	r0, #1
 2354 00b8 FFF7FEFF 		bl	CRYP_Cmd
 2355              	.LVL332:
1015:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1016:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 2356              		.loc 1 1016 7 view .LVU913
 2357              		.loc 1 1016 10 is_stmt 0 view .LVU914
 2358 00bc FFF7FEFF 		bl	CRYP_GetCmdStatus
 2359              	.LVL333:
 2360              		.loc 1 1016 9 view .LVU915
 2361 00c0 0646     		mov	r6, r0
 2362 00c2 0028     		cmp	r0, #0
 2363 00c4 00F0CB81 		beq	.L63
1017:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1018:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1019:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1020:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1021:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1022:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1023:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 2364              		.loc 1 1023 23 view .LVU916
 2365 00c8 0026     		movs	r6, #0
 2366              	.LVL334:
 2367              		.loc 1 1023 23 view .LVU917
 2368 00ca 59E1     		b	.L84
 2369              	.LVL335:
 2370              	.L99:
 698:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2371              		.loc 1 698 5 is_stmt 1 view .LVU918
 698:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2372              		.loc 1 698 41 is_stmt 0 view .LVU919
 2373 00cc 0023     		movs	r3, #0
 2374 00ce 1593     		str	r3, [sp, #84]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 76


 699:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2375              		.loc 1 699 5 is_stmt 1 view .LVU920
 699:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2376              		.loc 1 699 47 is_stmt 0 view .LVU921
 2377 00d0 3368     		ldr	r3, [r6]
 2378              	.LVL336:
 2379              	.LBB362:
 2380              	.LBI362:
 495:F4_CORE/core_cmInstr.h **** {
 2381              		.loc 2 495 57 is_stmt 1 view .LVU922
 2382              	.LBB363:
 2383              		.loc 2 498 3 view .LVU923
 2384              		.loc 2 498 10 is_stmt 0 view .LVU924
 2385 00d2 1BBA     		rev	r3, r3
 2386              	.LVL337:
 2387              		.loc 2 498 10 view .LVU925
 2388              	.LBE363:
 2389              	.LBE362:
 699:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2390              		.loc 1 699 45 view .LVU926
 2391 00d4 0E93     		str	r3, [sp, #56]
 700:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2392              		.loc 1 700 5 is_stmt 1 view .LVU927
 2393              	.LVL338:
 701:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2394              		.loc 1 701 5 view .LVU928
 701:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2395              		.loc 1 701 47 is_stmt 0 view .LVU929
 2396 00d6 7368     		ldr	r3, [r6, #4]
 2397              	.LVL339:
 2398              	.LBB364:
 2399              	.LBI364:
 495:F4_CORE/core_cmInstr.h **** {
 2400              		.loc 2 495 57 is_stmt 1 view .LVU930
 2401              	.LBB365:
 2402              		.loc 2 498 3 view .LVU931
 2403              		.loc 2 498 10 is_stmt 0 view .LVU932
 2404 00d8 1BBA     		rev	r3, r3
 2405              	.LVL340:
 2406              		.loc 2 498 10 view .LVU933
 2407              	.LBE365:
 2408              	.LBE364:
 701:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2409              		.loc 1 701 45 view .LVU934
 2410 00da 0F93     		str	r3, [sp, #60]
 702:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2411              		.loc 1 702 5 is_stmt 1 view .LVU935
 2412              	.LVL341:
 703:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2413              		.loc 1 703 5 view .LVU936
 703:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2414              		.loc 1 703 47 is_stmt 0 view .LVU937
 2415 00dc B368     		ldr	r3, [r6, #8]
 2416              	.LVL342:
 2417              	.LBB366:
 2418              	.LBI366:
 495:F4_CORE/core_cmInstr.h **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 77


 2419              		.loc 2 495 57 is_stmt 1 view .LVU938
 2420              	.LBB367:
 2421              		.loc 2 498 3 view .LVU939
 2422              		.loc 2 498 10 is_stmt 0 view .LVU940
 2423 00de 1BBA     		rev	r3, r3
 2424              	.LVL343:
 2425              		.loc 2 498 10 view .LVU941
 2426              	.LBE367:
 2427              	.LBE366:
 703:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2428              		.loc 1 703 45 view .LVU942
 2429 00e0 1093     		str	r3, [sp, #64]
 704:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2430              		.loc 1 704 5 is_stmt 1 view .LVU943
 2431              	.LVL344:
 705:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2432              		.loc 1 705 5 view .LVU944
 705:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2433              		.loc 1 705 47 is_stmt 0 view .LVU945
 2434 00e2 F368     		ldr	r3, [r6, #12]
 2435              	.LVL345:
 2436              	.LBB368:
 2437              	.LBI368:
 495:F4_CORE/core_cmInstr.h **** {
 2438              		.loc 2 495 57 is_stmt 1 view .LVU946
 2439              	.LBB369:
 2440              		.loc 2 498 3 view .LVU947
 2441              		.loc 2 498 10 is_stmt 0 view .LVU948
 2442 00e4 1BBA     		rev	r3, r3
 2443              	.LVL346:
 2444              		.loc 2 498 10 view .LVU949
 2445              	.LBE369:
 2446              	.LBE368:
 705:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2447              		.loc 1 705 45 view .LVU950
 2448 00e6 1193     		str	r3, [sp, #68]
 706:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 2449              		.loc 1 706 5 is_stmt 1 view .LVU951
 2450 00e8 ADE7     		b	.L59
 2451              	.LVL347:
 2452              	.L57:
 708:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2453              		.loc 1 708 5 view .LVU952
 708:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2454              		.loc 1 708 42 is_stmt 0 view .LVU953
 2455 00ea 4FF48073 		mov	r3, #256
 2456 00ee 1593     		str	r3, [sp, #84]
 709:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2457              		.loc 1 709 5 is_stmt 1 view .LVU954
 709:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2458              		.loc 1 709 47 is_stmt 0 view .LVU955
 2459 00f0 3368     		ldr	r3, [r6]
 2460              	.LVL348:
 2461              	.LBB370:
 2462              	.LBI370:
 495:F4_CORE/core_cmInstr.h **** {
 2463              		.loc 2 495 57 is_stmt 1 view .LVU956
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 78


 2464              	.LBB371:
 2465              		.loc 2 498 3 view .LVU957
 2466              		.loc 2 498 10 is_stmt 0 view .LVU958
 2467 00f2 1BBA     		rev	r3, r3
 2468              	.LVL349:
 2469              		.loc 2 498 10 view .LVU959
 2470              	.LBE371:
 2471              	.LBE370:
 709:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2472              		.loc 1 709 45 view .LVU960
 2473 00f4 0C93     		str	r3, [sp, #48]
 710:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2474              		.loc 1 710 5 is_stmt 1 view .LVU961
 2475              	.LVL350:
 711:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2476              		.loc 1 711 5 view .LVU962
 711:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2477              		.loc 1 711 47 is_stmt 0 view .LVU963
 2478 00f6 7368     		ldr	r3, [r6, #4]
 2479              	.LVL351:
 2480              	.LBB372:
 2481              	.LBI372:
 495:F4_CORE/core_cmInstr.h **** {
 2482              		.loc 2 495 57 is_stmt 1 view .LVU964
 2483              	.LBB373:
 2484              		.loc 2 498 3 view .LVU965
 2485              		.loc 2 498 10 is_stmt 0 view .LVU966
 2486 00f8 1BBA     		rev	r3, r3
 2487              	.LVL352:
 2488              		.loc 2 498 10 view .LVU967
 2489              	.LBE373:
 2490              	.LBE372:
 711:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2491              		.loc 1 711 45 view .LVU968
 2492 00fa 0D93     		str	r3, [sp, #52]
 712:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2493              		.loc 1 712 5 is_stmt 1 view .LVU969
 2494              	.LVL353:
 713:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2495              		.loc 1 713 5 view .LVU970
 713:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2496              		.loc 1 713 47 is_stmt 0 view .LVU971
 2497 00fc B368     		ldr	r3, [r6, #8]
 2498              	.LVL354:
 2499              	.LBB374:
 2500              	.LBI374:
 495:F4_CORE/core_cmInstr.h **** {
 2501              		.loc 2 495 57 is_stmt 1 view .LVU972
 2502              	.LBB375:
 2503              		.loc 2 498 3 view .LVU973
 2504              		.loc 2 498 10 is_stmt 0 view .LVU974
 2505 00fe 1BBA     		rev	r3, r3
 2506              	.LVL355:
 2507              		.loc 2 498 10 view .LVU975
 2508              	.LBE375:
 2509              	.LBE374:
 713:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 79


 2510              		.loc 1 713 45 view .LVU976
 2511 0100 0E93     		str	r3, [sp, #56]
 714:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2512              		.loc 1 714 5 is_stmt 1 view .LVU977
 2513              	.LVL356:
 715:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2514              		.loc 1 715 5 view .LVU978
 715:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2515              		.loc 1 715 47 is_stmt 0 view .LVU979
 2516 0102 F368     		ldr	r3, [r6, #12]
 2517              	.LVL357:
 2518              	.LBB376:
 2519              	.LBI376:
 495:F4_CORE/core_cmInstr.h **** {
 2520              		.loc 2 495 57 is_stmt 1 view .LVU980
 2521              	.LBB377:
 2522              		.loc 2 498 3 view .LVU981
 2523              		.loc 2 498 10 is_stmt 0 view .LVU982
 2524 0104 1BBA     		rev	r3, r3
 2525              	.LVL358:
 2526              		.loc 2 498 10 view .LVU983
 2527              	.LBE377:
 2528              	.LBE376:
 715:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2529              		.loc 1 715 45 view .LVU984
 2530 0106 0F93     		str	r3, [sp, #60]
 716:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2531              		.loc 1 716 5 is_stmt 1 view .LVU985
 2532              	.LVL359:
 717:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2533              		.loc 1 717 5 view .LVU986
 717:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2534              		.loc 1 717 47 is_stmt 0 view .LVU987
 2535 0108 3369     		ldr	r3, [r6, #16]
 2536              	.LVL360:
 2537              	.LBB378:
 2538              	.LBI378:
 495:F4_CORE/core_cmInstr.h **** {
 2539              		.loc 2 495 57 is_stmt 1 view .LVU988
 2540              	.LBB379:
 2541              		.loc 2 498 3 view .LVU989
 2542              		.loc 2 498 10 is_stmt 0 view .LVU990
 2543 010a 1BBA     		rev	r3, r3
 2544              	.LVL361:
 2545              		.loc 2 498 10 view .LVU991
 2546              	.LBE379:
 2547              	.LBE378:
 717:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2548              		.loc 1 717 45 view .LVU992
 2549 010c 1093     		str	r3, [sp, #64]
 718:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2550              		.loc 1 718 5 is_stmt 1 view .LVU993
 2551              	.LVL362:
 719:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2552              		.loc 1 719 5 view .LVU994
 719:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2553              		.loc 1 719 47 is_stmt 0 view .LVU995
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 80


 2554 010e 7369     		ldr	r3, [r6, #20]
 2555              	.LVL363:
 2556              	.LBB380:
 2557              	.LBI380:
 495:F4_CORE/core_cmInstr.h **** {
 2558              		.loc 2 495 57 is_stmt 1 view .LVU996
 2559              	.LBB381:
 2560              		.loc 2 498 3 view .LVU997
 2561              		.loc 2 498 10 is_stmt 0 view .LVU998
 2562 0110 1BBA     		rev	r3, r3
 2563              	.LVL364:
 2564              		.loc 2 498 10 view .LVU999
 2565              	.LBE381:
 2566              	.LBE380:
 719:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2567              		.loc 1 719 45 view .LVU1000
 2568 0112 1193     		str	r3, [sp, #68]
 720:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 2569              		.loc 1 720 5 is_stmt 1 view .LVU1001
 2570 0114 97E7     		b	.L59
 2571              	.LVL365:
 2572              	.L58:
 722:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2573              		.loc 1 722 5 view .LVU1002
 722:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2574              		.loc 1 722 42 is_stmt 0 view .LVU1003
 2575 0116 4FF40073 		mov	r3, #512
 2576 011a 1593     		str	r3, [sp, #84]
 723:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2577              		.loc 1 723 5 is_stmt 1 view .LVU1004
 723:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2578              		.loc 1 723 47 is_stmt 0 view .LVU1005
 2579 011c 3368     		ldr	r3, [r6]
 2580              	.LVL366:
 2581              	.LBB382:
 2582              	.LBI382:
 495:F4_CORE/core_cmInstr.h **** {
 2583              		.loc 2 495 57 is_stmt 1 view .LVU1006
 2584              	.LBB383:
 2585              		.loc 2 498 3 view .LVU1007
 2586              		.loc 2 498 10 is_stmt 0 view .LVU1008
 2587 011e 1BBA     		rev	r3, r3
 2588              	.LVL367:
 2589              		.loc 2 498 10 view .LVU1009
 2590              	.LBE383:
 2591              	.LBE382:
 723:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2592              		.loc 1 723 45 view .LVU1010
 2593 0120 0A93     		str	r3, [sp, #40]
 724:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 2594              		.loc 1 724 5 is_stmt 1 view .LVU1011
 2595              	.LVL368:
 725:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2596              		.loc 1 725 5 view .LVU1012
 725:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2597              		.loc 1 725 47 is_stmt 0 view .LVU1013
 2598 0122 7368     		ldr	r3, [r6, #4]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 81


 2599              	.LVL369:
 2600              	.LBB384:
 2601              	.LBI384:
 495:F4_CORE/core_cmInstr.h **** {
 2602              		.loc 2 495 57 is_stmt 1 view .LVU1014
 2603              	.LBB385:
 2604              		.loc 2 498 3 view .LVU1015
 2605              		.loc 2 498 10 is_stmt 0 view .LVU1016
 2606 0124 1BBA     		rev	r3, r3
 2607              	.LVL370:
 2608              		.loc 2 498 10 view .LVU1017
 2609              	.LBE385:
 2610              	.LBE384:
 725:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2611              		.loc 1 725 45 view .LVU1018
 2612 0126 0B93     		str	r3, [sp, #44]
 726:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2613              		.loc 1 726 5 is_stmt 1 view .LVU1019
 2614              	.LVL371:
 727:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2615              		.loc 1 727 5 view .LVU1020
 727:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2616              		.loc 1 727 47 is_stmt 0 view .LVU1021
 2617 0128 B368     		ldr	r3, [r6, #8]
 2618              	.LVL372:
 2619              	.LBB386:
 2620              	.LBI386:
 495:F4_CORE/core_cmInstr.h **** {
 2621              		.loc 2 495 57 is_stmt 1 view .LVU1022
 2622              	.LBB387:
 2623              		.loc 2 498 3 view .LVU1023
 2624              		.loc 2 498 10 is_stmt 0 view .LVU1024
 2625 012a 1BBA     		rev	r3, r3
 2626              	.LVL373:
 2627              		.loc 2 498 10 view .LVU1025
 2628              	.LBE387:
 2629              	.LBE386:
 727:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2630              		.loc 1 727 45 view .LVU1026
 2631 012c 0C93     		str	r3, [sp, #48]
 728:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2632              		.loc 1 728 5 is_stmt 1 view .LVU1027
 2633              	.LVL374:
 729:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2634              		.loc 1 729 5 view .LVU1028
 729:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2635              		.loc 1 729 47 is_stmt 0 view .LVU1029
 2636 012e F368     		ldr	r3, [r6, #12]
 2637              	.LVL375:
 2638              	.LBB388:
 2639              	.LBI388:
 495:F4_CORE/core_cmInstr.h **** {
 2640              		.loc 2 495 57 is_stmt 1 view .LVU1030
 2641              	.LBB389:
 2642              		.loc 2 498 3 view .LVU1031
 2643              		.loc 2 498 10 is_stmt 0 view .LVU1032
 2644 0130 1BBA     		rev	r3, r3
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 82


 2645              	.LVL376:
 2646              		.loc 2 498 10 view .LVU1033
 2647              	.LBE389:
 2648              	.LBE388:
 729:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2649              		.loc 1 729 45 view .LVU1034
 2650 0132 0D93     		str	r3, [sp, #52]
 730:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2651              		.loc 1 730 5 is_stmt 1 view .LVU1035
 2652              	.LVL377:
 731:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2653              		.loc 1 731 5 view .LVU1036
 731:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2654              		.loc 1 731 47 is_stmt 0 view .LVU1037
 2655 0134 3369     		ldr	r3, [r6, #16]
 2656              	.LVL378:
 2657              	.LBB390:
 2658              	.LBI390:
 495:F4_CORE/core_cmInstr.h **** {
 2659              		.loc 2 495 57 is_stmt 1 view .LVU1038
 2660              	.LBB391:
 2661              		.loc 2 498 3 view .LVU1039
 2662              		.loc 2 498 10 is_stmt 0 view .LVU1040
 2663 0136 1BBA     		rev	r3, r3
 2664              	.LVL379:
 2665              		.loc 2 498 10 view .LVU1041
 2666              	.LBE391:
 2667              	.LBE390:
 731:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2668              		.loc 1 731 45 view .LVU1042
 2669 0138 0E93     		str	r3, [sp, #56]
 732:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2670              		.loc 1 732 5 is_stmt 1 view .LVU1043
 2671              	.LVL380:
 733:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2672              		.loc 1 733 5 view .LVU1044
 733:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2673              		.loc 1 733 47 is_stmt 0 view .LVU1045
 2674 013a 7369     		ldr	r3, [r6, #20]
 2675              	.LVL381:
 2676              	.LBB392:
 2677              	.LBI392:
 495:F4_CORE/core_cmInstr.h **** {
 2678              		.loc 2 495 57 is_stmt 1 view .LVU1046
 2679              	.LBB393:
 2680              		.loc 2 498 3 view .LVU1047
 2681              		.loc 2 498 10 is_stmt 0 view .LVU1048
 2682 013c 1BBA     		rev	r3, r3
 2683              	.LVL382:
 2684              		.loc 2 498 10 view .LVU1049
 2685              	.LBE393:
 2686              	.LBE392:
 733:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2687              		.loc 1 733 45 view .LVU1050
 2688 013e 0F93     		str	r3, [sp, #60]
 734:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2689              		.loc 1 734 5 is_stmt 1 view .LVU1051
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 83


 2690              	.LVL383:
 735:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2691              		.loc 1 735 5 view .LVU1052
 735:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2692              		.loc 1 735 47 is_stmt 0 view .LVU1053
 2693 0140 B369     		ldr	r3, [r6, #24]
 2694              	.LVL384:
 2695              	.LBB394:
 2696              	.LBI394:
 495:F4_CORE/core_cmInstr.h **** {
 2697              		.loc 2 495 57 is_stmt 1 view .LVU1054
 2698              	.LBB395:
 2699              		.loc 2 498 3 view .LVU1055
 2700              		.loc 2 498 10 is_stmt 0 view .LVU1056
 2701 0142 1BBA     		rev	r3, r3
 2702              	.LVL385:
 2703              		.loc 2 498 10 view .LVU1057
 2704              	.LBE395:
 2705              	.LBE394:
 735:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2706              		.loc 1 735 45 view .LVU1058
 2707 0144 1093     		str	r3, [sp, #64]
 736:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2708              		.loc 1 736 5 is_stmt 1 view .LVU1059
 2709              	.LVL386:
 737:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2710              		.loc 1 737 5 view .LVU1060
 737:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2711              		.loc 1 737 47 is_stmt 0 view .LVU1061
 2712 0146 F369     		ldr	r3, [r6, #28]
 2713              	.LVL387:
 2714              	.LBB396:
 2715              	.LBI396:
 495:F4_CORE/core_cmInstr.h **** {
 2716              		.loc 2 495 57 is_stmt 1 view .LVU1062
 2717              	.LBB397:
 2718              		.loc 2 498 3 view .LVU1063
 2719              		.loc 2 498 10 is_stmt 0 view .LVU1064
 2720 0148 1BBA     		rev	r3, r3
 2721              	.LVL388:
 2722              		.loc 2 498 10 view .LVU1065
 2723              	.LBE397:
 2724              	.LBE396:
 737:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2725              		.loc 1 737 45 view .LVU1066
 2726 014a 1193     		str	r3, [sp, #68]
 738:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 2727              		.loc 1 738 5 is_stmt 1 view .LVU1067
 2728 014c 7BE7     		b	.L59
 2729              	.LVL389:
 2730              	.L100:
 756:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2731              		.loc 1 756 5 view .LVU1068
 2732 014e FFF7FEFF 		bl	CRYP_FIFOFlush
 2733              	.LVL390:
 759:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2734              		.loc 1 759 5 view .LVU1069
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 84


 2735 0152 0AA8     		add	r0, sp, #40
 2736 0154 FFF7FEFF 		bl	CRYP_KeyInit
 2737              	.LVL391:
 762:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2738              		.loc 1 762 5 view .LVU1070
 2739 0158 06A8     		add	r0, sp, #24
 2740 015a FFF7FEFF 		bl	CRYP_IVInit
 2741              	.LVL392:
 765:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2742              		.loc 1 765 5 view .LVU1071
 765:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2743              		.loc 1 765 41 is_stmt 0 view .LVU1072
 2744 015e 0026     		movs	r6, #0
 2745              	.LVL393:
 765:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2746              		.loc 1 765 41 view .LVU1073
 2747 0160 1296     		str	r6, [sp, #72]
 766:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2748              		.loc 1 766 5 is_stmt 1 view .LVU1074
 766:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2749              		.loc 1 766 42 is_stmt 0 view .LVU1075
 2750 0162 4FF40023 		mov	r3, #524288
 2751 0166 1393     		str	r3, [sp, #76]
 767:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2752              		.loc 1 767 5 is_stmt 1 view .LVU1076
 767:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2753              		.loc 1 767 42 is_stmt 0 view .LVU1077
 2754 0168 8023     		movs	r3, #128
 2755 016a 1493     		str	r3, [sp, #80]
 768:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2756              		.loc 1 768 5 is_stmt 1 view .LVU1078
 2757 016c 12A8     		add	r0, sp, #72
 2758 016e FFF7FEFF 		bl	CRYP_Init
 2759              	.LVL394:
 772:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2760              		.loc 1 772 5 view .LVU1079
 2761 0172 3046     		mov	r0, r6
 2762 0174 FFF7FEFF 		bl	CRYP_PhaseConfig
 2763              	.LVL395:
 775:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2764              		.loc 1 775 5 view .LVU1080
 2765 0178 0120     		movs	r0, #1
 2766 017a FFF7FEFF 		bl	CRYP_Cmd
 2767              	.LVL396:
 778:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2768              		.loc 1 778 5 view .LVU1081
 2769              	.L61:
 780:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2770              		.loc 1 780 5 discriminator 1 view .LVU1082
 778:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2771              		.loc 1 778 10 discriminator 1 view .LVU1083
 778:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2772              		.loc 1 778 11 is_stmt 0 discriminator 1 view .LVU1084
 2773 017e FFF7FEFF 		bl	CRYP_GetCmdStatus
 2774              	.LVL397:
 778:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2775              		.loc 1 778 10 discriminator 1 view .LVU1085
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 85


 2776 0182 0128     		cmp	r0, #1
 2777 0184 FBD0     		beq	.L61
 783:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2778              		.loc 1 783 5 is_stmt 1 view .LVU1086
 783:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2779              		.loc 1 783 7 is_stmt 0 view .LVU1087
 2780 0186 BAF1000F 		cmp	r10, #0
 2781 018a 13D1     		bne	.L102
 2782              	.LVL398:
 2783              	.L62:
 831:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2784              		.loc 1 831 5 is_stmt 1 view .LVU1088
 831:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2785              		.loc 1 831 7 is_stmt 0 view .LVU1089
 2786 018c B9F1000F 		cmp	r9, #0
 2787 0190 00F08A80 		beq	.L68
 834:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 2788              		.loc 1 834 7 is_stmt 1 view .LVU1090
 2789 0194 4FF40030 		mov	r0, #131072
 2790 0198 FFF7FEFF 		bl	CRYP_PhaseConfig
 2791              	.LVL399:
 837:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 2792              		.loc 1 837 7 view .LVU1091
 2793 019c 0120     		movs	r0, #1
 2794 019e FFF7FEFF 		bl	CRYP_Cmd
 2795              	.LVL400:
 839:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2796              		.loc 1 839 7 view .LVU1092
 839:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2797              		.loc 1 839 10 is_stmt 0 view .LVU1093
 2798 01a2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2799              	.LVL401:
 839:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2800              		.loc 1 839 9 view .LVU1094
 2801 01a6 0646     		mov	r6, r0
 2802 01a8 0028     		cmp	r0, #0
 2803 01aa 00F05881 		beq	.L63
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2804              		.loc 1 846 23 view .LVU1095
 2805 01ae 0025     		movs	r5, #0
 2806              	.LVL402:
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2807              		.loc 1 846 23 view .LVU1096
 2808 01b0 019E     		ldr	r6, [sp, #4]
 2809 01b2 39E0     		b	.L69
 2810              	.LVL403:
 2811              	.L102:
 786:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 2812              		.loc 1 786 7 is_stmt 1 view .LVU1097
 2813 01b4 4FF48030 		mov	r0, #65536
 2814 01b8 FFF7FEFF 		bl	CRYP_PhaseConfig
 2815              	.LVL404:
 789:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 2816              		.loc 1 789 7 view .LVU1098
 2817 01bc 0120     		movs	r0, #1
 2818 01be FFF7FEFF 		bl	CRYP_Cmd
 2819              	.LVL405:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 86


 791:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2820              		.loc 1 791 7 view .LVU1099
 791:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2821              		.loc 1 791 10 is_stmt 0 view .LVU1100
 2822 01c2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2823              	.LVL406:
 791:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2824              		.loc 1 791 9 view .LVU1101
 2825 01c6 0646     		mov	r6, r0
 2826              	.LVL407:
 791:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2827              		.loc 1 791 9 view .LVU1102
 2828 01c8 0028     		cmp	r0, #0
 2829 01ca 00F04881 		beq	.L63
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2830              		.loc 1 798 23 view .LVU1103
 2831 01ce 0026     		movs	r6, #0
 2832 01d0 12E0     		b	.L64
 2833              	.LVL408:
 2834              	.L65:
 803:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 2835              		.loc 1 803 9 is_stmt 1 discriminator 1 view .LVU1104
 801:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2836              		.loc 1 801 14 discriminator 1 view .LVU1105
 801:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2837              		.loc 1 801 15 is_stmt 0 discriminator 1 view .LVU1106
 2838 01d2 0120     		movs	r0, #1
 2839 01d4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2840              	.LVL409:
 801:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2841              		.loc 1 801 14 discriminator 1 view .LVU1107
 2842 01d8 0028     		cmp	r0, #0
 2843 01da FAD0     		beq	.L65
 806:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2844              		.loc 1 806 9 is_stmt 1 discriminator 2 view .LVU1108
 2845 01dc 2868     		ldr	r0, [r5]
 2846 01de FFF7FEFF 		bl	CRYP_DataIn
 2847              	.LVL410:
 807:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2848              		.loc 1 807 9 discriminator 2 view .LVU1109
 808:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2849              		.loc 1 808 9 discriminator 2 view .LVU1110
 2850 01e2 6868     		ldr	r0, [r5, #4]
 2851 01e4 FFF7FEFF 		bl	CRYP_DataIn
 2852              	.LVL411:
 809:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2853              		.loc 1 809 9 discriminator 2 view .LVU1111
 810:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2854              		.loc 1 810 9 discriminator 2 view .LVU1112
 2855 01e8 A868     		ldr	r0, [r5, #8]
 2856 01ea FFF7FEFF 		bl	CRYP_DataIn
 2857              	.LVL412:
 811:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2858              		.loc 1 811 9 discriminator 2 view .LVU1113
 812:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2859              		.loc 1 812 9 discriminator 2 view .LVU1114
 2860 01ee E868     		ldr	r0, [r5, #12]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 87


 2861 01f0 FFF7FEFF 		bl	CRYP_DataIn
 2862              	.LVL413:
 813:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 2863              		.loc 1 813 9 discriminator 2 view .LVU1115
 813:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 2864              		.loc 1 813 19 is_stmt 0 discriminator 2 view .LVU1116
 2865 01f4 1035     		adds	r5, r5, #16
 2866              	.LVL414:
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2867              		.loc 1 798 53 is_stmt 1 discriminator 2 view .LVU1117
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2868              		.loc 1 798 64 is_stmt 0 discriminator 2 view .LVU1118
 2869 01f6 1036     		adds	r6, r6, #16
 2870              	.LVL415:
 2871              	.L64:
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2872              		.loc 1 798 28 is_stmt 1 discriminator 1 view .LVU1119
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2873              		.loc 1 798 7 is_stmt 0 discriminator 1 view .LVU1120
 2874 01f8 5645     		cmp	r6, r10
 2875 01fa EAD3     		bcc	.L65
 817:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 2876              		.loc 1 817 7 is_stmt 1 view .LVU1121
 817:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 2877              		.loc 1 817 15 is_stmt 0 view .LVU1122
 2878 01fc 0023     		movs	r3, #0
 2879 01fe 0593     		str	r3, [sp, #20]
 2880              	.LVL416:
 2881              	.L67:
 818:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2882              		.loc 1 818 7 is_stmt 1 discriminator 2 view .LVU1123
 820:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 2883              		.loc 1 820 9 discriminator 2 view .LVU1124
 820:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 2884              		.loc 1 820 22 is_stmt 0 discriminator 2 view .LVU1125
 2885 0200 1020     		movs	r0, #16
 2886 0202 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2887              	.LVL417:
 821:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2888              		.loc 1 821 9 is_stmt 1 discriminator 2 view .LVU1126
 821:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2889              		.loc 1 821 16 is_stmt 0 discriminator 2 view .LVU1127
 2890 0206 059B     		ldr	r3, [sp, #20]
 2891 0208 0133     		adds	r3, r3, #1
 2892 020a 0593     		str	r3, [sp, #20]
 822:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2893              		.loc 1 822 14 is_stmt 1 discriminator 2 view .LVU1128
 822:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2894              		.loc 1 822 24 is_stmt 0 discriminator 2 view .LVU1129
 2895 020c 059B     		ldr	r3, [sp, #20]
 822:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2896              		.loc 1 822 7 discriminator 2 view .LVU1130
 2897 020e B3F5803F 		cmp	r3, #65536
 2898 0212 01D0     		beq	.L66
 822:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2899              		.loc 1 822 44 discriminator 1 view .LVU1131
 2900 0214 0028     		cmp	r0, #0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 88


 2901 0216 F3D1     		bne	.L67
 2902              	.L66:
 824:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2903              		.loc 1 824 7 is_stmt 1 view .LVU1132
 824:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2904              		.loc 1 824 10 is_stmt 0 view .LVU1133
 2905 0218 0028     		cmp	r0, #0
 2906 021a B7D0     		beq	.L62
 826:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 2907              		.loc 1 826 16 view .LVU1134
 2908 021c 0023     		movs	r3, #0
 2909              	.LVL418:
 826:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 2910              		.loc 1 826 16 view .LVU1135
 2911 021e 0193     		str	r3, [sp, #4]
 2912 0220 B4E7     		b	.L62
 2913              	.LVL419:
 2914              	.L71:
 870:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2915              		.loc 1 870 9 is_stmt 1 view .LVU1136
 870:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2916              		.loc 1 870 12 is_stmt 0 view .LVU1137
 2917 0222 30B3     		cbz	r0, .L74
 872:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 2918              		.loc 1 872 18 view .LVU1138
 2919 0224 0026     		movs	r6, #0
 2920              	.LVL420:
 2921              	.L73:
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2922              		.loc 1 846 76 is_stmt 1 discriminator 2 view .LVU1139
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2923              		.loc 1 846 87 is_stmt 0 discriminator 2 view .LVU1140
 2924 0226 1035     		adds	r5, r5, #16
 2925              	.LVL421:
 2926              	.L69:
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2927              		.loc 1 846 28 is_stmt 1 discriminator 1 view .LVU1141
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2928              		.loc 1 846 7 is_stmt 0 discriminator 1 view .LVU1142
 2929 0228 4D45     		cmp	r5, r9
 2930 022a 3CD2     		bcs	.L96
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2931              		.loc 1 846 53 discriminator 3 view .LVU1143
 2932 022c 002E     		cmp	r6, #0
 2933 022e 38D0     		beq	.L103
 2934              	.L70:
 851:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 2935              		.loc 1 851 9 is_stmt 1 discriminator 1 view .LVU1144
 849:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2936              		.loc 1 849 14 discriminator 1 view .LVU1145
 849:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2937              		.loc 1 849 15 is_stmt 0 discriminator 1 view .LVU1146
 2938 0230 0120     		movs	r0, #1
 2939 0232 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2940              	.LVL422:
 849:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2941              		.loc 1 849 14 discriminator 1 view .LVU1147
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 89


 2942 0236 0028     		cmp	r0, #0
 2943 0238 FAD0     		beq	.L70
 853:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2944              		.loc 1 853 9 is_stmt 1 view .LVU1148
 2945 023a 2068     		ldr	r0, [r4]
 2946 023c FFF7FEFF 		bl	CRYP_DataIn
 2947              	.LVL423:
 854:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2948              		.loc 1 854 9 view .LVU1149
 855:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2949              		.loc 1 855 9 view .LVU1150
 2950 0240 6068     		ldr	r0, [r4, #4]
 2951 0242 FFF7FEFF 		bl	CRYP_DataIn
 2952              	.LVL424:
 856:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2953              		.loc 1 856 9 view .LVU1151
 857:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2954              		.loc 1 857 9 view .LVU1152
 2955 0246 A068     		ldr	r0, [r4, #8]
 2956 0248 FFF7FEFF 		bl	CRYP_DataIn
 2957              	.LVL425:
 858:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2958              		.loc 1 858 9 view .LVU1153
 859:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2959              		.loc 1 859 9 view .LVU1154
 2960 024c E068     		ldr	r0, [r4, #12]
 2961 024e FFF7FEFF 		bl	CRYP_DataIn
 2962              	.LVL426:
 860:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 2963              		.loc 1 860 9 view .LVU1155
 860:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 2964              		.loc 1 860 18 is_stmt 0 view .LVU1156
 2965 0252 1034     		adds	r4, r4, #16
 2966              	.LVL427:
 863:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 2967              		.loc 1 863 9 is_stmt 1 view .LVU1157
 863:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 2968              		.loc 1 863 17 is_stmt 0 view .LVU1158
 2969 0254 0023     		movs	r3, #0
 2970              	.LVL428:
 863:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 2971              		.loc 1 863 17 view .LVU1159
 2972 0256 0593     		str	r3, [sp, #20]
 2973              	.LVL429:
 2974              	.L72:
 864:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2975              		.loc 1 864 9 is_stmt 1 discriminator 2 view .LVU1160
 866:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 2976              		.loc 1 866 11 discriminator 2 view .LVU1161
 866:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 2977              		.loc 1 866 24 is_stmt 0 discriminator 2 view .LVU1162
 2978 0258 1020     		movs	r0, #16
 2979 025a FFF7FEFF 		bl	CRYP_GetFlagStatus
 2980              	.LVL430:
 867:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2981              		.loc 1 867 11 is_stmt 1 discriminator 2 view .LVU1163
 867:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 90


 2982              		.loc 1 867 18 is_stmt 0 discriminator 2 view .LVU1164
 2983 025e 059B     		ldr	r3, [sp, #20]
 2984 0260 0133     		adds	r3, r3, #1
 2985 0262 0593     		str	r3, [sp, #20]
 868:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2986              		.loc 1 868 16 is_stmt 1 discriminator 2 view .LVU1165
 868:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2987              		.loc 1 868 26 is_stmt 0 discriminator 2 view .LVU1166
 2988 0264 059B     		ldr	r3, [sp, #20]
 868:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2989              		.loc 1 868 9 discriminator 2 view .LVU1167
 2990 0266 B3F5803F 		cmp	r3, #65536
 2991 026a DAD0     		beq	.L71
 868:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2992              		.loc 1 868 46 discriminator 1 view .LVU1168
 2993 026c 0028     		cmp	r0, #0
 2994 026e F3D1     		bne	.L72
 2995 0270 D7E7     		b	.L71
 2996              	.LVL431:
 2997              	.L74:
 879:FWLIB/src/stm32f4xx_cryp_aes.c ****           
 2998              		.loc 1 879 11 is_stmt 1 discriminator 1 view .LVU1169
 877:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 2999              		.loc 1 877 16 discriminator 1 view .LVU1170
 877:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 3000              		.loc 1 877 17 is_stmt 0 discriminator 1 view .LVU1171
 3001 0272 0420     		movs	r0, #4
 3002 0274 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3003              	.LVL432:
 877:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 3004              		.loc 1 877 16 discriminator 1 view .LVU1172
 3005 0278 0028     		cmp	r0, #0
 3006 027a FAD0     		beq	.L74
 882:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3007              		.loc 1 882 11 is_stmt 1 view .LVU1173
 882:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3008              		.loc 1 882 38 is_stmt 0 view .LVU1174
 3009 027c FFF7FEFF 		bl	CRYP_DataOut
 3010              	.LVL433:
 882:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3011              		.loc 1 882 36 view .LVU1175
 3012 0280 CBF80000 		str	r0, [fp]
 883:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3013              		.loc 1 883 11 is_stmt 1 view .LVU1176
 3014              	.LVL434:
 884:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3015              		.loc 1 884 11 view .LVU1177
 884:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3016              		.loc 1 884 38 is_stmt 0 view .LVU1178
 3017 0284 FFF7FEFF 		bl	CRYP_DataOut
 3018              	.LVL435:
 884:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3019              		.loc 1 884 36 view .LVU1179
 3020 0288 CBF80400 		str	r0, [fp, #4]
 885:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3021              		.loc 1 885 11 is_stmt 1 view .LVU1180
 3022              	.LVL436:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 91


 886:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3023              		.loc 1 886 11 view .LVU1181
 886:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3024              		.loc 1 886 38 is_stmt 0 view .LVU1182
 3025 028c FFF7FEFF 		bl	CRYP_DataOut
 3026              	.LVL437:
 886:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3027              		.loc 1 886 36 view .LVU1183
 3028 0290 CBF80800 		str	r0, [fp, #8]
 887:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3029              		.loc 1 887 11 is_stmt 1 view .LVU1184
 3030              	.LVL438:
 888:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3031              		.loc 1 888 11 view .LVU1185
 888:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3032              		.loc 1 888 38 is_stmt 0 view .LVU1186
 3033 0294 FFF7FEFF 		bl	CRYP_DataOut
 3034              	.LVL439:
 888:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3035              		.loc 1 888 36 view .LVU1187
 3036 0298 CBF80C00 		str	r0, [fp, #12]
 889:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 3037              		.loc 1 889 11 is_stmt 1 view .LVU1188
 889:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 3038              		.loc 1 889 21 is_stmt 0 view .LVU1189
 3039 029c 0BF1100B 		add	fp, fp, #16
 3040              	.LVL440:
 889:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 3041              		.loc 1 889 21 view .LVU1190
 3042 02a0 C1E7     		b	.L73
 3043              	.L103:
 889:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 3044              		.loc 1 889 21 view .LVU1191
 3045 02a2 0196     		str	r6, [sp, #4]
 3046 02a4 00E0     		b	.L68
 3047              	.L96:
 3048 02a6 0196     		str	r6, [sp, #4]
 3049              	.LVL441:
 3050              	.L68:
 896:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 3051              		.loc 1 896 5 is_stmt 1 view .LVU1192
 3052 02a8 4FF44030 		mov	r0, #196608
 3053 02ac FFF7FEFF 		bl	CRYP_PhaseConfig
 3054              	.LVL442:
 899:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 3055              		.loc 1 899 5 view .LVU1193
 3056 02b0 0120     		movs	r0, #1
 3057 02b2 FFF7FEFF 		bl	CRYP_Cmd
 3058              	.LVL443:
 901:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3059              		.loc 1 901 5 view .LVU1194
 901:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3060              		.loc 1 901 8 is_stmt 0 view .LVU1195
 3061 02b6 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3062              	.LVL444:
 901:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3063              		.loc 1 901 7 view .LVU1196
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 92


 3064 02ba 0646     		mov	r6, r0
 3065 02bc 0028     		cmp	r0, #0
 3066 02be 00F0CE80 		beq	.L63
 909:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3067              		.loc 1 909 5 is_stmt 1 view .LVU1197
 3068              	.LVL445:
 3069              	.LBB398:
 3070              	.LBI398:
 495:F4_CORE/core_cmInstr.h **** {
 3071              		.loc 2 495 57 view .LVU1198
 3072              	.LBB399:
 3073              		.loc 2 498 3 view .LVU1199
 3074              		.loc 2 498 3 is_stmt 0 view .LVU1200
 3075              	.LBE399:
 3076              	.LBE398:
 909:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3077              		.loc 1 909 5 view .LVU1201
 3078 02c2 0020     		movs	r0, #0
 3079              	.LVL446:
 909:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3080              		.loc 1 909 5 view .LVU1202
 3081 02c4 FFF7FEFF 		bl	CRYP_DataIn
 3082              	.LVL447:
 910:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3083              		.loc 1 910 5 is_stmt 1 view .LVU1203
 3084              	.LBB400:
 3085              	.LBI400:
 495:F4_CORE/core_cmInstr.h **** {
 3086              		.loc 2 495 57 view .LVU1204
 3087              	.LBB401:
 3088              		.loc 2 498 3 view .LVU1205
 3089              		.loc 2 498 3 is_stmt 0 view .LVU1206
 3090              	.LBE401:
 3091              	.LBE400:
 910:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3092              		.loc 1 910 5 view .LVU1207
 3093 02c8 029B     		ldr	r3, [sp, #8]
 3094 02ca 18BA     		rev	r0, r3
 3095 02cc FFF7FEFF 		bl	CRYP_DataIn
 3096              	.LVL448:
 911:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3097              		.loc 1 911 5 is_stmt 1 view .LVU1208
 3098              	.LBB402:
 3099              	.LBI402:
 495:F4_CORE/core_cmInstr.h **** {
 3100              		.loc 2 495 57 view .LVU1209
 3101              	.LBB403:
 3102              		.loc 2 498 3 view .LVU1210
 3103              		.loc 2 498 3 is_stmt 0 view .LVU1211
 3104              	.LBE403:
 3105              	.LBE402:
 911:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3106              		.loc 1 911 5 view .LVU1212
 3107 02d0 0020     		movs	r0, #0
 3108              	.LVL449:
 911:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3109              		.loc 1 911 5 view .LVU1213
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 93


 3110 02d2 FFF7FEFF 		bl	CRYP_DataIn
 3111              	.LVL450:
 912:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 3112              		.loc 1 912 5 is_stmt 1 view .LVU1214
 3113              	.LBB404:
 3114              	.LBI404:
 495:F4_CORE/core_cmInstr.h **** {
 3115              		.loc 2 495 57 view .LVU1215
 3116              	.LBB405:
 3117              		.loc 2 498 3 view .LVU1216
 3118              		.loc 2 498 3 is_stmt 0 view .LVU1217
 3119              	.LBE405:
 3120              	.LBE404:
 912:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 3121              		.loc 1 912 5 view .LVU1218
 3122 02d6 039B     		ldr	r3, [sp, #12]
 3123 02d8 18BA     		rev	r0, r3
 3124 02da FFF7FEFF 		bl	CRYP_DataIn
 3125              	.LVL451:
 914:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3126              		.loc 1 914 5 is_stmt 1 view .LVU1219
 3127              	.L75:
 916:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 3128              		.loc 1 916 5 discriminator 1 view .LVU1220
 914:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3129              		.loc 1 914 10 discriminator 1 view .LVU1221
 914:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3130              		.loc 1 914 11 is_stmt 0 discriminator 1 view .LVU1222
 3131 02de 0420     		movs	r0, #4
 3132 02e0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3133              	.LVL452:
 914:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3134              		.loc 1 914 10 discriminator 1 view .LVU1223
 3135 02e4 0028     		cmp	r0, #0
 3136 02e6 FAD0     		beq	.L75
 918:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 3137              		.loc 1 918 5 is_stmt 1 view .LVU1224
 920:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3138              		.loc 1 920 5 view .LVU1225
 920:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3139              		.loc 1 920 29 is_stmt 0 view .LVU1226
 3140 02e8 FFF7FEFF 		bl	CRYP_DataOut
 3141              	.LVL453:
 920:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3142              		.loc 1 920 27 view .LVU1227
 3143 02ec 259B     		ldr	r3, [sp, #148]
 3144 02ee 1860     		str	r0, [r3]
 921:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3145              		.loc 1 921 5 is_stmt 1 view .LVU1228
 3146              	.LVL454:
 922:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3147              		.loc 1 922 5 view .LVU1229
 922:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3148              		.loc 1 922 29 is_stmt 0 view .LVU1230
 3149 02f0 FFF7FEFF 		bl	CRYP_DataOut
 3150              	.LVL455:
 922:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 94


 3151              		.loc 1 922 27 view .LVU1231
 3152 02f4 259B     		ldr	r3, [sp, #148]
 3153 02f6 5860     		str	r0, [r3, #4]
 923:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3154              		.loc 1 923 5 is_stmt 1 view .LVU1232
 3155              	.LVL456:
 924:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3156              		.loc 1 924 5 view .LVU1233
 924:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3157              		.loc 1 924 29 is_stmt 0 view .LVU1234
 3158 02f8 FFF7FEFF 		bl	CRYP_DataOut
 3159              	.LVL457:
 924:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3160              		.loc 1 924 27 view .LVU1235
 3161 02fc 259B     		ldr	r3, [sp, #148]
 3162 02fe 9860     		str	r0, [r3, #8]
 925:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3163              		.loc 1 925 5 is_stmt 1 view .LVU1236
 3164              	.LVL458:
 926:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3165              		.loc 1 926 5 view .LVU1237
 926:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3166              		.loc 1 926 29 is_stmt 0 view .LVU1238
 3167 0300 FFF7FEFF 		bl	CRYP_DataOut
 3168              	.LVL459:
 926:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3169              		.loc 1 926 27 view .LVU1239
 3170 0304 259B     		ldr	r3, [sp, #148]
 3171 0306 D860     		str	r0, [r3, #12]
 927:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 3172              		.loc 1 927 5 is_stmt 1 view .LVU1240
 3173              	.LVL460:
 927:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 3174              		.loc 1 927 5 is_stmt 0 view .LVU1241
 3175 0308 019E     		ldr	r6, [sp, #4]
 3176 030a A5E0     		b	.L76
 3177              	.LVL461:
 3178              	.L101:
 963:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 3179              		.loc 1 963 7 is_stmt 1 view .LVU1242
 3180 030c 4FF48030 		mov	r0, #65536
 3181 0310 FFF7FEFF 		bl	CRYP_PhaseConfig
 3182              	.LVL462:
 966:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 3183              		.loc 1 966 7 view .LVU1243
 3184 0314 0120     		movs	r0, #1
 3185 0316 FFF7FEFF 		bl	CRYP_Cmd
 3186              	.LVL463:
 968:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3187              		.loc 1 968 7 view .LVU1244
 968:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3188              		.loc 1 968 10 is_stmt 0 view .LVU1245
 3189 031a FFF7FEFF 		bl	CRYP_GetCmdStatus
 3190              	.LVL464:
 968:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3191              		.loc 1 968 9 view .LVU1246
 3192 031e 0646     		mov	r6, r0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 95


 3193              	.LVL465:
 968:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3194              		.loc 1 968 9 view .LVU1247
 3195 0320 0028     		cmp	r0, #0
 3196 0322 00F09C80 		beq	.L63
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3197              		.loc 1 975 23 view .LVU1248
 3198 0326 0026     		movs	r6, #0
 3199 0328 12E0     		b	.L79
 3200              	.LVL466:
 3201              	.L80:
 980:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 3202              		.loc 1 980 9 is_stmt 1 discriminator 1 view .LVU1249
 978:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3203              		.loc 1 978 14 discriminator 1 view .LVU1250
 978:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3204              		.loc 1 978 15 is_stmt 0 discriminator 1 view .LVU1251
 3205 032a 0120     		movs	r0, #1
 3206 032c FFF7FEFF 		bl	CRYP_GetFlagStatus
 3207              	.LVL467:
 978:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3208              		.loc 1 978 14 discriminator 1 view .LVU1252
 3209 0330 0028     		cmp	r0, #0
 3210 0332 FAD0     		beq	.L80
 983:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3211              		.loc 1 983 9 is_stmt 1 discriminator 2 view .LVU1253
 3212 0334 2868     		ldr	r0, [r5]
 3213 0336 FFF7FEFF 		bl	CRYP_DataIn
 3214              	.LVL468:
 984:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3215              		.loc 1 984 9 discriminator 2 view .LVU1254
 985:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3216              		.loc 1 985 9 discriminator 2 view .LVU1255
 3217 033a 6868     		ldr	r0, [r5, #4]
 3218 033c FFF7FEFF 		bl	CRYP_DataIn
 3219              	.LVL469:
 986:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3220              		.loc 1 986 9 discriminator 2 view .LVU1256
 987:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3221              		.loc 1 987 9 discriminator 2 view .LVU1257
 3222 0340 A868     		ldr	r0, [r5, #8]
 3223 0342 FFF7FEFF 		bl	CRYP_DataIn
 3224              	.LVL470:
 988:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3225              		.loc 1 988 9 discriminator 2 view .LVU1258
 989:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3226              		.loc 1 989 9 discriminator 2 view .LVU1259
 3227 0346 E868     		ldr	r0, [r5, #12]
 3228 0348 FFF7FEFF 		bl	CRYP_DataIn
 3229              	.LVL471:
 990:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3230              		.loc 1 990 9 discriminator 2 view .LVU1260
 990:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3231              		.loc 1 990 19 is_stmt 0 discriminator 2 view .LVU1261
 3232 034c 1035     		adds	r5, r5, #16
 3233              	.LVL472:
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 96


 3234              		.loc 1 975 53 is_stmt 1 discriminator 2 view .LVU1262
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3235              		.loc 1 975 64 is_stmt 0 discriminator 2 view .LVU1263
 3236 034e 1036     		adds	r6, r6, #16
 3237              	.LVL473:
 3238              	.L79:
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3239              		.loc 1 975 28 is_stmt 1 discriminator 1 view .LVU1264
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3240              		.loc 1 975 7 is_stmt 0 discriminator 1 view .LVU1265
 3241 0350 5645     		cmp	r6, r10
 3242 0352 EAD3     		bcc	.L80
 994:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 3243              		.loc 1 994 7 is_stmt 1 view .LVU1266
 994:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 3244              		.loc 1 994 15 is_stmt 0 view .LVU1267
 3245 0354 0023     		movs	r3, #0
 3246 0356 0593     		str	r3, [sp, #20]
 3247              	.LVL474:
 3248              	.L82:
 995:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3249              		.loc 1 995 7 is_stmt 1 discriminator 2 view .LVU1268
 997:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 3250              		.loc 1 997 9 discriminator 2 view .LVU1269
 997:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 3251              		.loc 1 997 22 is_stmt 0 discriminator 2 view .LVU1270
 3252 0358 1020     		movs	r0, #16
 3253 035a FFF7FEFF 		bl	CRYP_GetFlagStatus
 3254              	.LVL475:
 998:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3255              		.loc 1 998 9 is_stmt 1 discriminator 2 view .LVU1271
 998:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3256              		.loc 1 998 16 is_stmt 0 discriminator 2 view .LVU1272
 3257 035e 059B     		ldr	r3, [sp, #20]
 3258 0360 0133     		adds	r3, r3, #1
 3259 0362 0593     		str	r3, [sp, #20]
 999:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3260              		.loc 1 999 14 is_stmt 1 discriminator 2 view .LVU1273
 999:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3261              		.loc 1 999 24 is_stmt 0 discriminator 2 view .LVU1274
 3262 0364 059B     		ldr	r3, [sp, #20]
 999:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3263              		.loc 1 999 7 discriminator 2 view .LVU1275
 3264 0366 B3F5803F 		cmp	r3, #65536
 3265 036a 01D0     		beq	.L81
 999:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3266              		.loc 1 999 44 discriminator 1 view .LVU1276
 3267 036c 0028     		cmp	r0, #0
 3268 036e F3D1     		bne	.L82
 3269              	.L81:
1001:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3270              		.loc 1 1001 7 is_stmt 1 view .LVU1277
1001:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3271              		.loc 1 1001 10 is_stmt 0 view .LVU1278
 3272 0370 08B9     		cbnz	r0, .L94
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3273              		.loc 1 681 15 view .LVU1279
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 97


 3274 0372 0125     		movs	r5, #1
 3275              	.LVL476:
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3276              		.loc 1 681 15 view .LVU1280
 3277 0374 97E6     		b	.L78
 3278              	.LVL477:
 3279              	.L94:
1003:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3280              		.loc 1 1003 16 view .LVU1281
 3281 0376 0025     		movs	r5, #0
 3282              	.LVL478:
1003:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3283              		.loc 1 1003 16 view .LVU1282
 3284 0378 95E6     		b	.L78
 3285              	.LVL479:
 3286              	.L86:
1024:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1025:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1026:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1027:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1028:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1029:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1030:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1031:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1032:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1033:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1034:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1035:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1036:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1037:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1038:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1039:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1040:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter = 0;
1041:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
1042:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1043:FWLIB/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1044:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
1045:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1046:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1047:FWLIB/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 3287              		.loc 1 1047 9 is_stmt 1 view .LVU1283
 3288              		.loc 1 1047 12 is_stmt 0 view .LVU1284
 3289 037a 30B3     		cbz	r0, .L89
1048:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1049:FWLIB/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
 3290              		.loc 1 1049 18 view .LVU1285
 3291 037c 0025     		movs	r5, #0
 3292              	.LVL480:
 3293              	.L88:
1023:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3294              		.loc 1 1023 76 is_stmt 1 discriminator 2 view .LVU1286
1023:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3295              		.loc 1 1023 87 is_stmt 0 discriminator 2 view .LVU1287
 3296 037e 1036     		adds	r6, r6, #16
 3297              	.LVL481:
 3298              	.L84:
1023:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 98


 3299              		.loc 1 1023 28 is_stmt 1 discriminator 1 view .LVU1288
1023:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3300              		.loc 1 1023 7 is_stmt 0 discriminator 1 view .LVU1289
 3301 0380 4E45     		cmp	r6, r9
 3302 0382 3AD2     		bcs	.L83
1023:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3303              		.loc 1 1023 53 discriminator 3 view .LVU1290
 3304 0384 002D     		cmp	r5, #0
 3305 0386 38D0     		beq	.L83
 3306              	.L85:
1028:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 3307              		.loc 1 1028 9 is_stmt 1 discriminator 1 view .LVU1291
1026:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3308              		.loc 1 1026 14 discriminator 1 view .LVU1292
1026:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3309              		.loc 1 1026 15 is_stmt 0 discriminator 1 view .LVU1293
 3310 0388 0120     		movs	r0, #1
 3311 038a FFF7FEFF 		bl	CRYP_GetFlagStatus
 3312              	.LVL482:
1026:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3313              		.loc 1 1026 14 discriminator 1 view .LVU1294
 3314 038e 0028     		cmp	r0, #0
 3315 0390 FAD0     		beq	.L85
1030:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3316              		.loc 1 1030 9 is_stmt 1 view .LVU1295
 3317 0392 2068     		ldr	r0, [r4]
 3318 0394 FFF7FEFF 		bl	CRYP_DataIn
 3319              	.LVL483:
1031:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3320              		.loc 1 1031 9 view .LVU1296
1032:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3321              		.loc 1 1032 9 view .LVU1297
 3322 0398 6068     		ldr	r0, [r4, #4]
 3323 039a FFF7FEFF 		bl	CRYP_DataIn
 3324              	.LVL484:
1033:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3325              		.loc 1 1033 9 view .LVU1298
1034:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3326              		.loc 1 1034 9 view .LVU1299
 3327 039e A068     		ldr	r0, [r4, #8]
 3328 03a0 FFF7FEFF 		bl	CRYP_DataIn
 3329              	.LVL485:
1035:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3330              		.loc 1 1035 9 view .LVU1300
1036:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3331              		.loc 1 1036 9 view .LVU1301
 3332 03a4 E068     		ldr	r0, [r4, #12]
 3333 03a6 FFF7FEFF 		bl	CRYP_DataIn
 3334              	.LVL486:
1037:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 3335              		.loc 1 1037 9 view .LVU1302
1037:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 3336              		.loc 1 1037 18 is_stmt 0 view .LVU1303
 3337 03aa 1034     		adds	r4, r4, #16
 3338              	.LVL487:
1040:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 3339              		.loc 1 1040 9 is_stmt 1 view .LVU1304
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 99


1040:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 3340              		.loc 1 1040 17 is_stmt 0 view .LVU1305
 3341 03ac 0023     		movs	r3, #0
 3342              	.LVL488:
1040:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 3343              		.loc 1 1040 17 view .LVU1306
 3344 03ae 0593     		str	r3, [sp, #20]
 3345              	.LVL489:
 3346              	.L87:
1041:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3347              		.loc 1 1041 9 is_stmt 1 discriminator 2 view .LVU1307
1043:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 3348              		.loc 1 1043 11 discriminator 2 view .LVU1308
1043:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 3349              		.loc 1 1043 24 is_stmt 0 discriminator 2 view .LVU1309
 3350 03b0 1020     		movs	r0, #16
 3351 03b2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3352              	.LVL490:
1044:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3353              		.loc 1 1044 11 is_stmt 1 discriminator 2 view .LVU1310
1044:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3354              		.loc 1 1044 18 is_stmt 0 discriminator 2 view .LVU1311
 3355 03b6 059B     		ldr	r3, [sp, #20]
 3356 03b8 0133     		adds	r3, r3, #1
 3357 03ba 0593     		str	r3, [sp, #20]
1045:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3358              		.loc 1 1045 16 is_stmt 1 discriminator 2 view .LVU1312
1045:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3359              		.loc 1 1045 26 is_stmt 0 discriminator 2 view .LVU1313
 3360 03bc 059B     		ldr	r3, [sp, #20]
1045:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3361              		.loc 1 1045 9 discriminator 2 view .LVU1314
 3362 03be B3F5803F 		cmp	r3, #65536
 3363 03c2 DAD0     		beq	.L86
1045:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3364              		.loc 1 1045 46 discriminator 1 view .LVU1315
 3365 03c4 0028     		cmp	r0, #0
 3366 03c6 F3D1     		bne	.L87
 3367 03c8 D7E7     		b	.L86
 3368              	.LVL491:
 3369              	.L89:
1050:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1051:FWLIB/src/stm32f4xx_cryp_aes.c ****         else
1052:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1053:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1054:FWLIB/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1055:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
1056:FWLIB/src/stm32f4xx_cryp_aes.c ****           }
 3370              		.loc 1 1056 11 is_stmt 1 discriminator 1 view .LVU1316
1054:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 3371              		.loc 1 1054 16 discriminator 1 view .LVU1317
1054:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 3372              		.loc 1 1054 17 is_stmt 0 discriminator 1 view .LVU1318
 3373 03ca 0420     		movs	r0, #4
 3374 03cc FFF7FEFF 		bl	CRYP_GetFlagStatus
 3375              	.LVL492:
1054:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 100


 3376              		.loc 1 1054 16 discriminator 1 view .LVU1319
 3377 03d0 0028     		cmp	r0, #0
 3378 03d2 FAD0     		beq	.L89
1057:FWLIB/src/stm32f4xx_cryp_aes.c ****           
1058:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1059:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3379              		.loc 1 1059 11 is_stmt 1 view .LVU1320
 3380              		.loc 1 1059 38 is_stmt 0 view .LVU1321
 3381 03d4 FFF7FEFF 		bl	CRYP_DataOut
 3382              	.LVL493:
 3383              		.loc 1 1059 36 view .LVU1322
 3384 03d8 CBF80000 		str	r0, [fp]
1060:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3385              		.loc 1 1060 11 is_stmt 1 view .LVU1323
 3386              	.LVL494:
1061:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3387              		.loc 1 1061 11 view .LVU1324
 3388              		.loc 1 1061 38 is_stmt 0 view .LVU1325
 3389 03dc FFF7FEFF 		bl	CRYP_DataOut
 3390              	.LVL495:
 3391              		.loc 1 1061 36 view .LVU1326
 3392 03e0 CBF80400 		str	r0, [fp, #4]
1062:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3393              		.loc 1 1062 11 is_stmt 1 view .LVU1327
 3394              	.LVL496:
1063:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3395              		.loc 1 1063 11 view .LVU1328
 3396              		.loc 1 1063 38 is_stmt 0 view .LVU1329
 3397 03e4 FFF7FEFF 		bl	CRYP_DataOut
 3398              	.LVL497:
 3399              		.loc 1 1063 36 view .LVU1330
 3400 03e8 CBF80800 		str	r0, [fp, #8]
1064:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3401              		.loc 1 1064 11 is_stmt 1 view .LVU1331
 3402              	.LVL498:
1065:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3403              		.loc 1 1065 11 view .LVU1332
 3404              		.loc 1 1065 38 is_stmt 0 view .LVU1333
 3405 03ec FFF7FEFF 		bl	CRYP_DataOut
 3406              	.LVL499:
 3407              		.loc 1 1065 36 view .LVU1334
 3408 03f0 CBF80C00 		str	r0, [fp, #12]
1066:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3409              		.loc 1 1066 11 is_stmt 1 view .LVU1335
 3410              		.loc 1 1066 21 is_stmt 0 view .LVU1336
 3411 03f4 0BF1100B 		add	fp, fp, #16
 3412              	.LVL500:
 3413              		.loc 1 1066 21 view .LVU1337
 3414 03f8 C1E7     		b	.L88
 3415              	.LVL501:
 3416              	.L83:
1067:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1068:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1069:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1070:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1071:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1072:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 101


1073:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 3417              		.loc 1 1073 5 is_stmt 1 view .LVU1338
 3418 03fa 4FF44030 		mov	r0, #196608
 3419 03fe FFF7FEFF 		bl	CRYP_PhaseConfig
 3420              	.LVL502:
1074:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1075:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1076:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 3421              		.loc 1 1076 5 view .LVU1339
 3422 0402 0120     		movs	r0, #1
 3423 0404 FFF7FEFF 		bl	CRYP_Cmd
 3424              	.LVL503:
1077:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1078:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 3425              		.loc 1 1078 5 view .LVU1340
 3426              		.loc 1 1078 8 is_stmt 0 view .LVU1341
 3427 0408 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3428              	.LVL504:
 3429              		.loc 1 1078 7 view .LVU1342
 3430 040c 0646     		mov	r6, r0
 3431 040e 30B3     		cbz	r0, .L63
1079:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1080:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1081:FWLIB/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1082:FWLIB/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
1083:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1084:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1085:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
1086:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 3432              		.loc 1 1086 5 is_stmt 1 view .LVU1343
 3433              	.LVL505:
 3434              	.LBB406:
 3435              	.LBI406:
 495:F4_CORE/core_cmInstr.h **** {
 3436              		.loc 2 495 57 view .LVU1344
 3437              	.LBB407:
 3438              		.loc 2 498 3 view .LVU1345
 3439              		.loc 2 498 3 is_stmt 0 view .LVU1346
 3440              	.LBE407:
 3441              	.LBE406:
 3442              		.loc 1 1086 5 view .LVU1347
 3443 0410 0020     		movs	r0, #0
 3444              	.LVL506:
 3445              		.loc 1 1086 5 view .LVU1348
 3446 0412 FFF7FEFF 		bl	CRYP_DataIn
 3447              	.LVL507:
1087:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3448              		.loc 1 1087 5 is_stmt 1 view .LVU1349
 3449              	.LBB408:
 3450              	.LBI408:
 495:F4_CORE/core_cmInstr.h **** {
 3451              		.loc 2 495 57 view .LVU1350
 3452              	.LBB409:
 3453              		.loc 2 498 3 view .LVU1351
 3454              		.loc 2 498 3 is_stmt 0 view .LVU1352
 3455              	.LBE409:
 3456              	.LBE408:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 102


 3457              		.loc 1 1087 5 view .LVU1353
 3458 0416 029B     		ldr	r3, [sp, #8]
 3459 0418 18BA     		rev	r0, r3
 3460 041a FFF7FEFF 		bl	CRYP_DataIn
 3461              	.LVL508:
1088:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3462              		.loc 1 1088 5 is_stmt 1 view .LVU1354
 3463              	.LBB410:
 3464              	.LBI410:
 495:F4_CORE/core_cmInstr.h **** {
 3465              		.loc 2 495 57 view .LVU1355
 3466              	.LBB411:
 3467              		.loc 2 498 3 view .LVU1356
 3468              		.loc 2 498 3 is_stmt 0 view .LVU1357
 3469              	.LBE411:
 3470              	.LBE410:
 3471              		.loc 1 1088 5 view .LVU1358
 3472 041e 0020     		movs	r0, #0
 3473              	.LVL509:
 3474              		.loc 1 1088 5 view .LVU1359
 3475 0420 FFF7FEFF 		bl	CRYP_DataIn
 3476              	.LVL510:
1089:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3477              		.loc 1 1089 5 is_stmt 1 view .LVU1360
 3478              	.LBB412:
 3479              	.LBI412:
 495:F4_CORE/core_cmInstr.h **** {
 3480              		.loc 2 495 57 view .LVU1361
 3481              	.LBB413:
 3482              		.loc 2 498 3 view .LVU1362
 3483              		.loc 2 498 3 is_stmt 0 view .LVU1363
 3484              	.LBE413:
 3485              	.LBE412:
 3486              		.loc 1 1089 5 view .LVU1364
 3487 0424 039B     		ldr	r3, [sp, #12]
 3488 0426 18BA     		rev	r0, r3
 3489 0428 FFF7FEFF 		bl	CRYP_DataIn
 3490              	.LVL511:
1090:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1091:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 3491              		.loc 1 1091 5 is_stmt 1 view .LVU1365
 3492              	.L90:
1092:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1093:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3493              		.loc 1 1093 5 discriminator 1 view .LVU1366
1091:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3494              		.loc 1 1091 10 discriminator 1 view .LVU1367
1091:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3495              		.loc 1 1091 11 is_stmt 0 discriminator 1 view .LVU1368
 3496 042c 0420     		movs	r0, #4
 3497 042e FFF7FEFF 		bl	CRYP_GetFlagStatus
 3498              	.LVL512:
1091:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3499              		.loc 1 1091 10 discriminator 1 view .LVU1369
 3500 0432 0028     		cmp	r0, #0
 3501 0434 FAD0     		beq	.L90
1094:FWLIB/src/stm32f4xx_cryp_aes.c ****     
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 103


1095:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 3502              		.loc 1 1095 5 is_stmt 1 view .LVU1370
1096:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1097:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3503              		.loc 1 1097 5 view .LVU1371
 3504              		.loc 1 1097 29 is_stmt 0 view .LVU1372
 3505 0436 FFF7FEFF 		bl	CRYP_DataOut
 3506              	.LVL513:
 3507              		.loc 1 1097 27 view .LVU1373
 3508 043a 259B     		ldr	r3, [sp, #148]
 3509 043c 1860     		str	r0, [r3]
1098:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3510              		.loc 1 1098 5 is_stmt 1 view .LVU1374
 3511              	.LVL514:
1099:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3512              		.loc 1 1099 5 view .LVU1375
 3513              		.loc 1 1099 29 is_stmt 0 view .LVU1376
 3514 043e FFF7FEFF 		bl	CRYP_DataOut
 3515              	.LVL515:
 3516              		.loc 1 1099 27 view .LVU1377
 3517 0442 259B     		ldr	r3, [sp, #148]
 3518 0444 5860     		str	r0, [r3, #4]
1100:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3519              		.loc 1 1100 5 is_stmt 1 view .LVU1378
 3520              	.LVL516:
1101:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3521              		.loc 1 1101 5 view .LVU1379
 3522              		.loc 1 1101 29 is_stmt 0 view .LVU1380
 3523 0446 FFF7FEFF 		bl	CRYP_DataOut
 3524              	.LVL517:
 3525              		.loc 1 1101 27 view .LVU1381
 3526 044a 259B     		ldr	r3, [sp, #148]
 3527 044c 9860     		str	r0, [r3, #8]
1102:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3528              		.loc 1 1102 5 is_stmt 1 view .LVU1382
 3529              	.LVL518:
1103:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3530              		.loc 1 1103 5 view .LVU1383
 3531              		.loc 1 1103 29 is_stmt 0 view .LVU1384
 3532 044e FFF7FEFF 		bl	CRYP_DataOut
 3533              	.LVL519:
 3534              		.loc 1 1103 27 view .LVU1385
 3535 0452 259B     		ldr	r3, [sp, #148]
 3536 0454 D860     		str	r0, [r3, #12]
1104:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3537              		.loc 1 1104 5 is_stmt 1 view .LVU1386
 3538              	.LVL520:
1103:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3539              		.loc 1 1103 27 is_stmt 0 view .LVU1387
 3540 0456 2E46     		mov	r6, r5
 3541              	.LVL521:
 3542              	.L76:
1105:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1106:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1107:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 3543              		.loc 1 1107 3 is_stmt 1 view .LVU1388
 3544 0458 0020     		movs	r0, #0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 104


 3545              	.LVL522:
 3546              		.loc 1 1107 3 is_stmt 0 view .LVU1389
 3547 045a FFF7FEFF 		bl	CRYP_Cmd
 3548              	.LVL523:
1108:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1109:FWLIB/src/stm32f4xx_cryp_aes.c ****   return status;
 3549              		.loc 1 1109 3 is_stmt 1 view .LVU1390
 3550              	.L63:
1110:FWLIB/src/stm32f4xx_cryp_aes.c **** }
 3551              		.loc 1 1110 1 is_stmt 0 view .LVU1391
 3552 045e 3046     		mov	r0, r6
 3553 0460 17B0     		add	sp, sp, #92
 3554              	.LCFI11:
 3555              		.cfi_def_cfa_offset 36
 3556              		@ sp needed
 3557 0462 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3558              		.loc 1 1110 1 view .LVU1392
 3559              		.cfi_endproc
 3560              	.LFE126:
 3562              		.section	.text.CRYP_AES_CCM,"ax",%progbits
 3563              		.align	1
 3564              		.global	CRYP_AES_CCM
 3565              		.syntax unified
 3566              		.thumb
 3567              		.thumb_func
 3568              		.fpu fpv4-sp-d16
 3570              	CRYP_AES_CCM:
 3571              	.LVL524:
 3572              	.LFB127:
1111:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1112:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
1113:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CCM Mode. The GCM and CCM modes
1114:FWLIB/src/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
1115:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
1116:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
1117:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
1118:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
1119:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Nonce: the nonce used for AES algorithm. It shall be unique for each processing.
1120:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
1121:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
1122:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
1123:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
1124:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
1125:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes.
1126:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  HBuffer: pointer to temporary buffer used to append the header
1127:FWLIB/src/stm32f4xx_cryp_aes.c ****   *         HBuffer size must be equal to Hlength + 21
1128:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
1129:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
1130:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  TAGSize: the size of the TAG (called also MAC).
1131:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
1132:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
1133:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
1134:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
1135:FWLIB/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CCM(uint8_t Mode, 
1136:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t* Nonce, uint32_t NonceSize,
1137:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
1138:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 105


1139:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength, uint8_t *HBuffer,
1140:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output,
1141:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *AuthTAG, uint32_t TAGSize)
1142:FWLIB/src/stm32f4xx_cryp_aes.c **** {
 3573              		.loc 1 1142 1 is_stmt 1 view -0
 3574              		.cfi_startproc
 3575              		@ args = 36, pretend = 0, frame = 128
 3576              		@ frame_needed = 0, uses_anonymous_args = 0
 3577              		.loc 1 1142 1 is_stmt 0 view .LVU1394
 3578 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3579              	.LCFI12:
 3580              		.cfi_def_cfa_offset 36
 3581              		.cfi_offset 4, -36
 3582              		.cfi_offset 5, -32
 3583              		.cfi_offset 6, -28
 3584              		.cfi_offset 7, -24
 3585              		.cfi_offset 8, -20
 3586              		.cfi_offset 9, -16
 3587              		.cfi_offset 10, -12
 3588              		.cfi_offset 11, -8
 3589              		.cfi_offset 14, -4
 3590 0004 A1B0     		sub	sp, sp, #132
 3591              	.LCFI13:
 3592              		.cfi_def_cfa_offset 168
 3593 0006 0190     		str	r0, [sp, #4]
 3594 0008 1F46     		mov	r7, r3
 3595 000a BDF8A8B0 		ldrh	fp, [sp, #168]
 3596 000e DDF8B080 		ldr	r8, [sp, #176]
 3597 0012 DDF8B4E0 		ldr	lr, [sp, #180]
 3598 0016 2E9C     		ldr	r4, [sp, #184]
 3599 0018 DDF8BCC0 		ldr	ip, [sp, #188]
 3600 001c DDF8C890 		ldr	r9, [sp, #200]
1143:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 3601              		.loc 1 1143 3 is_stmt 1 view .LVU1395
1144:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 3602              		.loc 1 1144 3 view .LVU1396
1145:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 3603              		.loc 1 1145 3 view .LVU1397
1146:FWLIB/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 3604              		.loc 1 1146 3 view .LVU1398
 3605              		.loc 1 1146 17 is_stmt 0 view .LVU1399
 3606 0020 0023     		movs	r3, #0
 3607              	.LVL525:
 3608              		.loc 1 1146 17 view .LVU1400
 3609 0022 0F93     		str	r3, [sp, #60]
1147:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 3610              		.loc 1 1147 3 is_stmt 1 view .LVU1401
 3611              	.LVL526:
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 3612              		.loc 1 1148 3 view .LVU1402
1149:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3613              		.loc 1 1149 3 view .LVU1403
1150:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 3614              		.loc 1 1150 3 view .LVU1404
 3615              		.loc 1 1150 12 is_stmt 0 view .LVU1405
 3616 0024 2B9D     		ldr	r5, [sp, #172]
 3617              	.LVL527:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 106


1151:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 3618              		.loc 1 1151 3 is_stmt 1 view .LVU1406
 3619              		.loc 1 1151 12 is_stmt 0 view .LVU1407
 3620 0026 DDF8C0A0 		ldr	r10, [sp, #192]
 3621              	.LVL528:
1152:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 3622              		.loc 1 1152 3 is_stmt 1 view .LVU1408
 3623              		.loc 1 1152 12 is_stmt 0 view .LVU1409
 3624 002a 7646     		mov	r6, lr
 3625              	.LVL529:
1153:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 3626              		.loc 1 1153 3 is_stmt 1 view .LVU1410
1154:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t headersize = HLength;
 3627              		.loc 1 1154 3 view .LVU1411
1155:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 3628              		.loc 1 1155 3 view .LVU1412
1156:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t bufferidx = 0;
 3629              		.loc 1 1156 3 view .LVU1413
1157:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint8_t blockb0[16] = {0};/* Block B0 */
 3630              		.loc 1 1157 3 view .LVU1414
 3631              		.loc 1 1157 11 is_stmt 0 view .LVU1415
 3632 002c 0B93     		str	r3, [sp, #44]
 3633 002e 0C93     		str	r3, [sp, #48]
 3634 0030 0D93     		str	r3, [sp, #52]
 3635 0032 0E93     		str	r3, [sp, #56]
1158:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint8_t ctr[16] = {0}; /* Counter */
 3636              		.loc 1 1158 3 is_stmt 1 view .LVU1416
 3637              		.loc 1 1158 11 is_stmt 0 view .LVU1417
 3638 0034 0793     		str	r3, [sp, #28]
 3639 0036 0893     		str	r3, [sp, #32]
 3640 0038 0993     		str	r3, [sp, #36]
 3641 003a 0A93     		str	r3, [sp, #40]
1159:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t temptag[4] = {0}; /* temporary TAG (MAC) */
 3642              		.loc 1 1159 3 is_stmt 1 view .LVU1418
 3643              		.loc 1 1159 12 is_stmt 0 view .LVU1419
 3644 003c 0393     		str	r3, [sp, #12]
 3645 003e 0493     		str	r3, [sp, #16]
 3646 0040 0593     		str	r3, [sp, #20]
 3647 0042 0693     		str	r3, [sp, #24]
1160:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t ctraddr = (uint32_t)ctr;
 3648              		.loc 1 1160 3 is_stmt 1 view .LVU1420
 3649              	.LVL530:
1161:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t b0addr = (uint32_t)blockb0;
 3650              		.loc 1 1161 3 view .LVU1421
1162:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1163:FWLIB/src/stm32f4xx_cryp_aes.c ****   /************************ Formatting the header block ***********************/
1164:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3651              		.loc 1 1164 3 view .LVU1422
 3652              		.loc 1 1164 5 is_stmt 0 view .LVU1423
 3653 0044 54B3     		cbz	r4, .L105
1165:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1166:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Check that the associated data (or header) length is lower than 2^16 - 2^8 = 65536 - 256 = 6
1167:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(headersize < 65280)
 3654              		.loc 1 1167 5 is_stmt 1 view .LVU1424
 3655              		.loc 1 1167 7 is_stmt 0 view .LVU1425
 3656 0046 B4F57F4F 		cmp	r4, #65280
 3657 004a 09D2     		bcs	.L106
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 107


1168:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1169:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize >> 8) & 0xFF);
 3658              		.loc 1 1169 7 is_stmt 1 view .LVU1426
 3659              	.LVL531:
 3660              		.loc 1 1169 30 is_stmt 0 view .LVU1427
 3661 004c C4F30723 		ubfx	r3, r4, #8, #8
 3662              		.loc 1 1169 28 view .LVU1428
 3663 0050 8CF80030 		strb	r3, [ip]
1170:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3664              		.loc 1 1170 7 is_stmt 1 view .LVU1429
 3665              	.LVL532:
 3666              		.loc 1 1170 28 is_stmt 0 view .LVU1430
 3667 0054 8CF80140 		strb	r4, [ip, #1]
1171:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 2;
 3668              		.loc 1 1171 7 is_stmt 1 view .LVU1431
 3669              		.loc 1 1171 18 is_stmt 0 view .LVU1432
 3670 0058 0234     		adds	r4, r4, #2
 3671              	.LVL533:
1170:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3672              		.loc 1 1170 24 view .LVU1433
 3673 005a 0220     		movs	r0, #2
 3674              	.LVL534:
 3675              	.L107:
1172:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1173:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
1174:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1175:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* header is encoded as 0xff || 0xfe || [headersize]32, i.e., six octets */
1176:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFF;
1177:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
1178:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
1179:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
1180:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
1181:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
1182:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
1183:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1184:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Copy the header buffer in internal buffer "HBuffer" */
1185:FWLIB/src/stm32f4xx_cryp_aes.c ****     for(loopcounter = 0; loopcounter < headersize; loopcounter++)
 3676              		.loc 1 1185 5 is_stmt 1 view .LVU1434
 3677              		.loc 1 1185 21 is_stmt 0 view .LVU1435
 3678 005c 0023     		movs	r3, #0
 3679              		.loc 1 1185 5 view .LVU1436
 3680 005e 17E0     		b	.L108
 3681              	.LVL535:
 3682              	.L106:
1176:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3683              		.loc 1 1176 7 is_stmt 1 view .LVU1437
1176:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3684              		.loc 1 1176 28 is_stmt 0 view .LVU1438
 3685 0060 FF23     		movs	r3, #255
 3686 0062 8CF80030 		strb	r3, [ip]
1177:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3687              		.loc 1 1177 7 is_stmt 1 view .LVU1439
 3688              	.LVL536:
1177:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3689              		.loc 1 1177 28 is_stmt 0 view .LVU1440
 3690 0066 FE23     		movs	r3, #254
 3691 0068 8CF80130 		strb	r3, [ip, #1]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 108


1178:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3692              		.loc 1 1178 7 is_stmt 1 view .LVU1441
 3693              	.LVL537:
1178:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3694              		.loc 1 1178 28 is_stmt 0 view .LVU1442
 3695 006c 0023     		movs	r3, #0
 3696 006e 8CF80230 		strb	r3, [ip, #2]
1179:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3697              		.loc 1 1179 7 is_stmt 1 view .LVU1443
 3698              	.LVL538:
1179:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3699              		.loc 1 1179 28 is_stmt 0 view .LVU1444
 3700 0072 8CF80330 		strb	r3, [ip, #3]
1180:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3701              		.loc 1 1180 7 is_stmt 1 view .LVU1445
 3702              	.LVL539:
1180:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3703              		.loc 1 1180 28 is_stmt 0 view .LVU1446
 3704 0076 8CF80430 		strb	r3, [ip, #4]
1181:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3705              		.loc 1 1181 7 is_stmt 1 view .LVU1447
 3706              	.LVL540:
1181:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3707              		.loc 1 1181 28 is_stmt 0 view .LVU1448
 3708 007a 8CF80540 		strb	r4, [ip, #5]
1182:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3709              		.loc 1 1182 7 is_stmt 1 view .LVU1449
1182:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3710              		.loc 1 1182 18 is_stmt 0 view .LVU1450
 3711 007e 0634     		adds	r4, r4, #6
 3712              	.LVL541:
1181:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3713              		.loc 1 1181 24 view .LVU1451
 3714 0080 0620     		movs	r0, #6
 3715              	.LVL542:
1181:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3716              		.loc 1 1181 24 view .LVU1452
 3717 0082 EBE7     		b	.L107
 3718              	.LVL543:
 3719              	.L109:
1186:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1187:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = Header[loopcounter];
 3720              		.loc 1 1187 7 is_stmt 1 discriminator 3 view .LVU1453
 3721              		.loc 1 1187 36 is_stmt 0 discriminator 3 view .LVU1454
 3722 0084 1EF80360 		ldrb	r6, [lr, r3]	@ zero_extendqisi2
 3723              		.loc 1 1187 28 discriminator 3 view .LVU1455
 3724 0088 0CF80060 		strb	r6, [ip, r0]
1185:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3725              		.loc 1 1185 52 is_stmt 1 discriminator 3 view .LVU1456
1185:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3726              		.loc 1 1185 63 is_stmt 0 discriminator 3 view .LVU1457
 3727 008c 0133     		adds	r3, r3, #1
 3728              	.LVL544:
 3729              		.loc 1 1187 24 discriminator 3 view .LVU1458
 3730 008e 0130     		adds	r0, r0, #1
 3731              	.LVL545:
 3732              	.L108:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 109


1185:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3733              		.loc 1 1185 26 is_stmt 1 discriminator 1 view .LVU1459
1185:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3734              		.loc 1 1185 5 is_stmt 0 discriminator 1 view .LVU1460
 3735 0090 9C42     		cmp	r4, r3
 3736 0092 F7D8     		bhi	.L109
1188:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1189:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Check if the header size is modulo 16 */
1190:FWLIB/src/stm32f4xx_cryp_aes.c ****     if ((headersize % 16) != 0)
 3737              		.loc 1 1190 5 is_stmt 1 view .LVU1461
 3738              		.loc 1 1190 8 is_stmt 0 view .LVU1462
 3739 0094 14F00F0F 		tst	r4, #15
 3740 0098 25D1     		bne	.L156
 3741              	.LVL546:
 3742              	.L111:
1191:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1192:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Padd the header buffer with 0s till the HBuffer length is modulo 16 */
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = headersize; loopcounter <= ((headersize/16) + 1) * 16; loopcounter++)
1194:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1195:FWLIB/src/stm32f4xx_cryp_aes.c ****         HBuffer[loopcounter] = 0;
1196:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1197:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Set the header size to modulo 16 */
1198:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize = ((headersize/16) + 1) * 16;
1199:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1200:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* set the pointer headeraddr to HBuffer */
1201:FWLIB/src/stm32f4xx_cryp_aes.c ****     headeraddr = (uint32_t)HBuffer;
 3743              		.loc 1 1201 5 is_stmt 1 view .LVU1463
 3744              		.loc 1 1201 16 is_stmt 0 view .LVU1464
 3745 009a 6646     		mov	r6, ip
 3746              	.LVL547:
 3747              	.L105:
1202:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1203:FWLIB/src/stm32f4xx_cryp_aes.c ****   /************************* Formatting the block B0 **************************/
1204:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3748              		.loc 1 1204 3 is_stmt 1 view .LVU1465
 3749              		.loc 1 1204 5 is_stmt 0 view .LVU1466
 3750 009c 14B1     		cbz	r4, .L113
1205:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1206:FWLIB/src/stm32f4xx_cryp_aes.c ****     blockb0[0] = 0x40;
 3751              		.loc 1 1206 5 is_stmt 1 view .LVU1467
 3752              		.loc 1 1206 16 is_stmt 0 view .LVU1468
 3753 009e 4023     		movs	r3, #64
 3754 00a0 8DF82C30 		strb	r3, [sp, #44]
 3755              	.L113:
1207:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1208:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Flags byte */
1209:FWLIB/src/stm32f4xx_cryp_aes.c ****   blockb0[0] |= 0u | (((( (uint8_t) TAGSize - 2) / 2) & 0x07 ) << 3 ) | ( ( (uint8_t) (15 - NonceSi
 3756              		.loc 1 1209 3 is_stmt 1 view .LVU1469
 3757              		.loc 1 1209 27 is_stmt 0 view .LVU1470
 3758 00a4 5FFA89F3 		uxtb	r3, r9
 3759              		.loc 1 1209 45 view .LVU1471
 3760 00a8 023B     		subs	r3, r3, #2
 3761              		.loc 1 1209 50 view .LVU1472
 3762 00aa 03EBD373 		add	r3, r3, r3, lsr #31
 3763 00ae 5B10     		asrs	r3, r3, #1
 3764              		.loc 1 1209 64 view .LVU1473
 3765 00b0 DB00     		lsls	r3, r3, #3
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 110


 3766              		.loc 1 1209 20 view .LVU1474
 3767 00b2 03F03803 		and	r3, r3, #56
 3768              		.loc 1 1209 104 view .LVU1475
 3769 00b6 C2F10E00 		rsb	r0, r2, #14
 3770              		.loc 1 1209 109 view .LVU1476
 3771 00ba 00F00700 		and	r0, r0, #7
 3772              		.loc 1 1209 71 view .LVU1477
 3773 00be 0343     		orrs	r3, r3, r0
 3774              		.loc 1 1209 14 view .LVU1478
 3775 00c0 9DF82C00 		ldrb	r0, [sp, #44]	@ zero_extendqisi2
 3776 00c4 0343     		orrs	r3, r3, r0
 3777 00c6 8DF82C30 		strb	r3, [sp, #44]
1210:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1211:FWLIB/src/stm32f4xx_cryp_aes.c ****   for (loopcounter = 0; loopcounter < NonceSize; loopcounter++)
 3778              		.loc 1 1211 3 is_stmt 1 view .LVU1479
 3779              	.LVL548:
 3780              		.loc 1 1211 20 is_stmt 0 view .LVU1480
 3781 00ca 0023     		movs	r3, #0
 3782              		.loc 1 1211 3 view .LVU1481
 3783 00cc 15E0     		b	.L114
 3784              	.LVL549:
 3785              	.L112:
1195:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3786              		.loc 1 1195 9 is_stmt 1 discriminator 3 view .LVU1482
1195:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3787              		.loc 1 1195 30 is_stmt 0 discriminator 3 view .LVU1483
 3788 00ce 0023     		movs	r3, #0
 3789 00d0 0CF80030 		strb	r3, [ip, r0]
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3790              		.loc 1 1193 80 is_stmt 1 discriminator 3 view .LVU1484
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3791              		.loc 1 1193 91 is_stmt 0 discriminator 3 view .LVU1485
 3792 00d4 0130     		adds	r0, r0, #1
 3793              	.LVL550:
 3794              	.L110:
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3795              		.loc 1 1193 37 is_stmt 1 discriminator 1 view .LVU1486
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3796              		.loc 1 1193 64 is_stmt 0 discriminator 1 view .LVU1487
 3797 00d6 2309     		lsrs	r3, r4, #4
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3798              		.loc 1 1193 69 discriminator 1 view .LVU1488
 3799 00d8 0133     		adds	r3, r3, #1
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3800              		.loc 1 1193 74 discriminator 1 view .LVU1489
 3801 00da 1E01     		lsls	r6, r3, #4
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3802              		.loc 1 1193 7 discriminator 1 view .LVU1490
 3803 00dc B0EB031F 		cmp	r0, r3, lsl #4
 3804 00e0 F5D9     		bls	.L112
1198:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3805              		.loc 1 1198 18 view .LVU1491
 3806 00e2 3446     		mov	r4, r6
 3807              	.LVL551:
1198:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3808              		.loc 1 1198 18 view .LVU1492
 3809 00e4 D9E7     		b	.L111
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 111


 3810              	.LVL552:
 3811              	.L156:
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3812              		.loc 1 1193 23 view .LVU1493
 3813 00e6 2046     		mov	r0, r4
 3814              	.LVL553:
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3815              		.loc 1 1193 23 view .LVU1494
 3816 00e8 F5E7     		b	.L110
 3817              	.LVL554:
 3818              	.L115:
1212:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1213:FWLIB/src/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = Nonce[loopcounter];
 3819              		.loc 1 1213 5 is_stmt 1 discriminator 3 view .LVU1495
 3820              		.loc 1 1213 35 is_stmt 0 discriminator 3 view .LVU1496
 3821 00ea C818     		adds	r0, r1, r3
 3822              		.loc 1 1213 24 discriminator 3 view .LVU1497
 3823 00ec 0133     		adds	r3, r3, #1
 3824              	.LVL555:
 3825              		.loc 1 1213 35 discriminator 3 view .LVU1498
 3826 00ee 90F800C0 		ldrb	ip, [r0]	@ zero_extendqisi2
 3827              		.loc 1 1213 28 discriminator 3 view .LVU1499
 3828 00f2 20A8     		add	r0, sp, #128
 3829 00f4 1844     		add	r0, r0, r3
 3830 00f6 00F854CC 		strb	ip, [r0, #-84]
1211:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3831              		.loc 1 1211 50 is_stmt 1 discriminator 3 view .LVU1500
 3832              	.LVL556:
 3833              	.L114:
1211:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3834              		.loc 1 1211 25 discriminator 1 view .LVU1501
1211:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3835              		.loc 1 1211 3 is_stmt 0 discriminator 1 view .LVU1502
 3836 00fa 9342     		cmp	r3, r2
 3837 00fc F5D3     		bcc	.L115
 3838 00fe 05E0     		b	.L116
 3839              	.LVL557:
 3840              	.L117:
1214:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1215:FWLIB/src/stm32f4xx_cryp_aes.c ****   for ( ; loopcounter < 13; loopcounter++)
1216:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1217:FWLIB/src/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = 0;
 3841              		.loc 1 1217 5 is_stmt 1 discriminator 2 view .LVU1503
 3842              		.loc 1 1217 24 is_stmt 0 discriminator 2 view .LVU1504
 3843 0100 0133     		adds	r3, r3, #1
 3844              	.LVL558:
 3845              		.loc 1 1217 28 discriminator 2 view .LVU1505
 3846 0102 20A9     		add	r1, sp, #128
 3847 0104 1944     		add	r1, r1, r3
 3848 0106 0020     		movs	r0, #0
 3849 0108 01F8540C 		strb	r0, [r1, #-84]
1215:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3850              		.loc 1 1215 29 is_stmt 1 discriminator 2 view .LVU1506
 3851              	.LVL559:
 3852              	.L116:
1215:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3853              		.loc 1 1215 11 discriminator 1 view .LVU1507
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 112


1215:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3854              		.loc 1 1215 3 is_stmt 0 discriminator 1 view .LVU1508
 3855 010c 0C2B     		cmp	r3, #12
 3856 010e F7D9     		bls	.L117
1218:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1219:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1220:FWLIB/src/stm32f4xx_cryp_aes.c ****   blockb0[14] = ((ILength >> 8) & 0xFF);
 3857              		.loc 1 1220 3 is_stmt 1 view .LVU1509
 3858              		.loc 1 1220 27 is_stmt 0 view .LVU1510
 3859 0110 4FEA1823 		lsr	r3, r8, #8
 3860              	.LVL560:
 3861              		.loc 1 1220 15 view .LVU1511
 3862 0114 8DF83A30 		strb	r3, [sp, #58]
1221:FWLIB/src/stm32f4xx_cryp_aes.c ****   blockb0[15] = (ILength & 0xFF);
 3863              		.loc 1 1221 3 is_stmt 1 view .LVU1512
 3864              		.loc 1 1221 15 is_stmt 0 view .LVU1513
 3865 0118 8DF83B80 		strb	r8, [sp, #59]
1222:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1223:FWLIB/src/stm32f4xx_cryp_aes.c ****   /************************* Formatting the initial counter *******************/
1224:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Byte 0:
1225:FWLIB/src/stm32f4xx_cryp_aes.c ****      Bits 7 and 6 are reserved and shall be set to 0
1226:FWLIB/src/stm32f4xx_cryp_aes.c ****      Bits 3, 4, and 5 shall also be set to 0, to ensure that all the counter blocks
1227:FWLIB/src/stm32f4xx_cryp_aes.c ****      are distinct from B0
1228:FWLIB/src/stm32f4xx_cryp_aes.c ****      Bits 0, 1, and 2 contain the same encoding of q as in B0
1229:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
1230:FWLIB/src/stm32f4xx_cryp_aes.c ****   ctr[0] = blockb0[0] & 0x07;
 3866              		.loc 1 1230 3 is_stmt 1 view .LVU1514
 3867              		.loc 1 1230 19 is_stmt 0 view .LVU1515
 3868 011c 9DF82C30 		ldrb	r3, [sp, #44]	@ zero_extendqisi2
 3869              		.loc 1 1230 23 view .LVU1516
 3870 0120 03F00703 		and	r3, r3, #7
 3871              		.loc 1 1230 10 view .LVU1517
 3872 0124 8DF81C30 		strb	r3, [sp, #28]
1231:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* byte 1 to NonceSize is the IV (Nonce) */
1232:FWLIB/src/stm32f4xx_cryp_aes.c ****   for(loopcounter = 1; loopcounter < NonceSize + 1; loopcounter++)
 3873              		.loc 1 1232 3 is_stmt 1 view .LVU1518
 3874              	.LVL561:
 3875              		.loc 1 1232 19 is_stmt 0 view .LVU1519
 3876 0128 0123     		movs	r3, #1
 3877              		.loc 1 1232 3 view .LVU1520
 3878 012a 06E0     		b	.L118
 3879              	.LVL562:
 3880              	.L119:
1233:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1234:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctr[loopcounter] = blockb0[loopcounter];
 3881              		.loc 1 1234 5 is_stmt 1 discriminator 3 view .LVU1521
 3882              		.loc 1 1234 31 is_stmt 0 discriminator 3 view .LVU1522
 3883 012c 20A9     		add	r1, sp, #128
 3884 012e 1944     		add	r1, r1, r3
 3885 0130 11F8540C 		ldrb	r0, [r1, #-84]	@ zero_extendqisi2
 3886              		.loc 1 1234 22 discriminator 3 view .LVU1523
 3887 0134 01F8640C 		strb	r0, [r1, #-100]
1232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3888              		.loc 1 1232 53 is_stmt 1 discriminator 3 view .LVU1524
1232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3889              		.loc 1 1232 64 is_stmt 0 discriminator 3 view .LVU1525
 3890 0138 0133     		adds	r3, r3, #1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 113


 3891              	.LVL563:
 3892              	.L118:
1232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3893              		.loc 1 1232 24 is_stmt 1 discriminator 1 view .LVU1526
1232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3894              		.loc 1 1232 48 is_stmt 0 discriminator 1 view .LVU1527
 3895 013a 511C     		adds	r1, r2, #1
1232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3896              		.loc 1 1232 3 discriminator 1 view .LVU1528
 3897 013c 9942     		cmp	r1, r3
 3898 013e F5D8     		bhi	.L119
1235:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1236:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Set the LSB to 1 */
1237:FWLIB/src/stm32f4xx_cryp_aes.c ****   ctr[15] |= 0x01;
 3899              		.loc 1 1237 3 is_stmt 1 view .LVU1529
 3900              		.loc 1 1237 11 is_stmt 0 view .LVU1530
 3901 0140 9DF82B30 		ldrb	r3, [sp, #43]	@ zero_extendqisi2
 3902              	.LVL564:
 3903              		.loc 1 1237 11 view .LVU1531
 3904 0144 43F00103 		orr	r3, r3, #1
 3905 0148 8DF82B30 		strb	r3, [sp, #43]
1238:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1239:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
1240:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 3906              		.loc 1 1240 3 is_stmt 1 view .LVU1532
 3907 014c 14A8     		add	r0, sp, #80
 3908 014e FFF7FEFF 		bl	CRYP_KeyStructInit
 3909              	.LVL565:
1241:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1242:FWLIB/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 3910              		.loc 1 1242 3 view .LVU1533
 3911 0152 BBF1C00F 		cmp	fp, #192
 3912 0156 62D0     		beq	.L120
 3913 0158 BBF5807F 		cmp	fp, #256
 3914 015c 75D0     		beq	.L121
 3915 015e BBF1800F 		cmp	fp, #128
 3916 0162 4DD0     		beq	.L165
 3917              	.LVL566:
 3918              	.L122:
1243:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1244:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 128:
1245:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
1246:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1247:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1248:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1249:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1250:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1251:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1252:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1253:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
1254:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
1255:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
1256:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1257:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1258:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1259:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1260:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 114


1261:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1262:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1263:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1264:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1265:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1266:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1267:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
1268:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
1269:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
1270:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
1271:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1272:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
1273:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1274:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1275:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1276:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1277:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1278:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1279:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1280:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1281:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1282:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1283:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1284:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1285:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
1286:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
1287:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
1288:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1289:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1290:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
1291:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = (__REV(*(uint32_t*)(ctraddr)));
 3919              		.loc 1 1291 3 view .LVU1534
 3920              		.loc 1 1291 44 is_stmt 0 view .LVU1535
 3921 0164 079B     		ldr	r3, [sp, #28]
 3922              	.LVL567:
 3923              	.LBB414:
 3924              	.LBI414:
 495:F4_CORE/core_cmInstr.h **** {
 3925              		.loc 2 495 57 is_stmt 1 view .LVU1536
 3926              	.LBB415:
 3927              		.loc 2 498 3 view .LVU1537
 3928              		.loc 2 498 10 is_stmt 0 view .LVU1538
 3929 0166 1BBA     		rev	r3, r3
 3930              	.LVL568:
 3931              		.loc 2 498 10 view .LVU1539
 3932              	.LBE415:
 3933              	.LBE414:
 3934              		.loc 1 1291 41 view .LVU1540
 3935 0168 1093     		str	r3, [sp, #64]
1292:FWLIB/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3936              		.loc 1 1292 3 is_stmt 1 view .LVU1541
 3937              	.LVL569:
1293:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= (__REV(*(uint32_t*)(ctraddr)));
 3938              		.loc 1 1293 3 view .LVU1542
 3939              		.loc 1 1293 44 is_stmt 0 view .LVU1543
 3940 016a 089B     		ldr	r3, [sp, #32]
 3941              	.LVL570:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 115


 3942              	.LBB416:
 3943              	.LBI416:
 495:F4_CORE/core_cmInstr.h **** {
 3944              		.loc 2 495 57 is_stmt 1 view .LVU1544
 3945              	.LBB417:
 3946              		.loc 2 498 3 view .LVU1545
 3947              		.loc 2 498 10 is_stmt 0 view .LVU1546
 3948 016c 1BBA     		rev	r3, r3
 3949              	.LVL571:
 3950              		.loc 2 498 10 view .LVU1547
 3951              	.LBE417:
 3952              	.LBE416:
 3953              		.loc 1 1293 41 view .LVU1548
 3954 016e 1193     		str	r3, [sp, #68]
1294:FWLIB/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3955              		.loc 1 1294 3 is_stmt 1 view .LVU1549
 3956              	.LVL572:
1295:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = (__REV(*(uint32_t*)(ctraddr)));
 3957              		.loc 1 1295 3 view .LVU1550
 3958              		.loc 1 1295 44 is_stmt 0 view .LVU1551
 3959 0170 099B     		ldr	r3, [sp, #36]
 3960              	.LVL573:
 3961              	.LBB418:
 3962              	.LBI418:
 495:F4_CORE/core_cmInstr.h **** {
 3963              		.loc 2 495 57 is_stmt 1 view .LVU1552
 3964              	.LBB419:
 3965              		.loc 2 498 3 view .LVU1553
 3966              		.loc 2 498 10 is_stmt 0 view .LVU1554
 3967 0172 1BBA     		rev	r3, r3
 3968              	.LVL574:
 3969              		.loc 2 498 10 view .LVU1555
 3970              	.LBE419:
 3971              	.LBE418:
 3972              		.loc 1 1295 41 view .LVU1556
 3973 0174 1293     		str	r3, [sp, #72]
1296:FWLIB/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3974              		.loc 1 1296 3 is_stmt 1 view .LVU1557
 3975              	.LVL575:
1297:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= (__REV(*(uint32_t*)(ctraddr)));
 3976              		.loc 1 1297 3 view .LVU1558
 3977              		.loc 1 1297 44 is_stmt 0 view .LVU1559
 3978 0176 0A9B     		ldr	r3, [sp, #40]
 3979              	.LVL576:
 3980              	.LBB420:
 3981              	.LBI420:
 495:F4_CORE/core_cmInstr.h **** {
 3982              		.loc 2 495 57 is_stmt 1 view .LVU1560
 3983              	.LBB421:
 3984              		.loc 2 498 3 view .LVU1561
 3985              		.loc 2 498 10 is_stmt 0 view .LVU1562
 3986 0178 1BBA     		rev	r3, r3
 3987              	.LVL577:
 3988              		.loc 2 498 10 view .LVU1563
 3989              	.LBE421:
 3990              	.LBE420:
 3991              		.loc 1 1297 41 view .LVU1564
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 116


 3992 017a 1393     		str	r3, [sp, #76]
1298:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1299:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
1300:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 3993              		.loc 1 1300 3 is_stmt 1 view .LVU1565
 3994              		.loc 1 1300 5 is_stmt 0 view .LVU1566
 3995 017c 019B     		ldr	r3, [sp, #4]
 3996 017e 012B     		cmp	r3, #1
 3997 0180 7FD0     		beq	.L166
1301:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1302:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1303:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
1304:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1305:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1306:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
1307:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1308:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1309:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
1310:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1311:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1312:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
1313:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
1314:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
1315:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
1316:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1317:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1318:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1319:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
1320:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1321:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
1322:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1323:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1324:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1325:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1326:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1327:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1328:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1329:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1330:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1331:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1332:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1333:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1334:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1335:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
1336:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1337:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1338:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1339:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
1340:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1341:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1342:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1343:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1344:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1345:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1346:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1347:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1348:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 117


1349:FWLIB/src/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1350:FWLIB/src/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
1351:FWLIB/src/stm32f4xx_cryp_aes.c ****          return(ERROR);
1352:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1353:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1354:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1355:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1356:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1357:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1358:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1359:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1360:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1361:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1362:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1363:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1364:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1365:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1366:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1367:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1368:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1369:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1370:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1371:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1372:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1373:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter = 0;
1374:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
1375:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1376:FWLIB/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1377:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
1378:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1379:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1380:FWLIB/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1381:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1382:FWLIB/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1383:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1384:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1385:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1386:FWLIB/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1387:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
1388:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1389:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1390:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
1391:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1392:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1393:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1394:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1395:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1396:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1397:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1398:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1399:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1400:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1401:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
1403:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1404:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1405:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 118


1406:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1407:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1408:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1409:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1410:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1411:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1412:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1413:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1414:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1415:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1416:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1417:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1418:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1419:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1420:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter = 0;
1421:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
1422:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1423:FWLIB/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1424:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
1425:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1426:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1427:FWLIB/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
1428:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1429:FWLIB/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
1430:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1431:FWLIB/src/stm32f4xx_cryp_aes.c ****         else
1432:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1433:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1434:FWLIB/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1435:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
1436:FWLIB/src/stm32f4xx_cryp_aes.c ****           }
1437:FWLIB/src/stm32f4xx_cryp_aes.c ****           
1438:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1439:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1440:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1441:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1442:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1443:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1444:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1445:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1446:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1447:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1448:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1449:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1450:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1451:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1452:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1453:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
1454:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1455:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1456:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1457:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1458:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
1459:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1460:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1461:FWLIB/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1462:FWLIB/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 119


1463:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1464:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1465:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
1466:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1467:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1468:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1469:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1470:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1471:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1472:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1473:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1474:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
1475:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1476:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1477:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1478:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1479:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1480:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1481:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1482:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
1483:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
1484:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
1485:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
1486:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1487:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
1488:FWLIB/src/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
1489:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1490:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1491:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 3998              		.loc 1 1491 5 is_stmt 1 view .LVU1567
 3999 0182 FFF7FEFF 		bl	CRYP_FIFOFlush
 4000              	.LVL578:
1492:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1493:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1494:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 4001              		.loc 1 1494 5 view .LVU1568
 4002 0186 14A8     		add	r0, sp, #80
 4003 0188 FFF7FEFF 		bl	CRYP_KeyInit
 4004              	.LVL579:
1495:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1496:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1497:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 4005              		.loc 1 1497 5 view .LVU1569
 4006 018c 10A8     		add	r0, sp, #64
 4007 018e FFF7FEFF 		bl	CRYP_IVInit
 4008              	.LVL580:
1498:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1499:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1500:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 4009              		.loc 1 1500 5 view .LVU1570
 4010              		.loc 1 1500 41 is_stmt 0 view .LVU1571
 4011 0192 0423     		movs	r3, #4
 4012 0194 1C93     		str	r3, [sp, #112]
1501:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4013              		.loc 1 1501 5 is_stmt 1 view .LVU1572
 4014              		.loc 1 1501 42 is_stmt 0 view .LVU1573
 4015 0196 4FF00813 		mov	r3, #524296
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 120


 4016 019a 1D93     		str	r3, [sp, #116]
1502:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4017              		.loc 1 1502 5 is_stmt 1 view .LVU1574
 4018              		.loc 1 1502 42 is_stmt 0 view .LVU1575
 4019 019c 8023     		movs	r3, #128
 4020 019e 1E93     		str	r3, [sp, #120]
1503:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4021              		.loc 1 1503 5 is_stmt 1 view .LVU1576
 4022 01a0 1CA8     		add	r0, sp, #112
 4023 01a2 FFF7FEFF 		bl	CRYP_Init
 4024              	.LVL581:
1504:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1505:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1506:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1507:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 4025              		.loc 1 1507 5 view .LVU1577
 4026 01a6 0020     		movs	r0, #0
 4027 01a8 FFF7FEFF 		bl	CRYP_PhaseConfig
 4028              	.LVL582:
1508:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1509:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
 4029              		.loc 1 1509 5 view .LVU1578
1510:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1511:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4030              		.loc 1 1511 5 view .LVU1579
 4031 01ac 0B98     		ldr	r0, [sp, #44]
 4032 01ae FFF7FEFF 		bl	CRYP_DataIn
 4033              	.LVL583:
1512:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4034              		.loc 1 1512 5 view .LVU1580
1513:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4035              		.loc 1 1513 5 view .LVU1581
 4036 01b2 0C98     		ldr	r0, [sp, #48]
 4037 01b4 FFF7FEFF 		bl	CRYP_DataIn
 4038              	.LVL584:
1514:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4039              		.loc 1 1514 5 view .LVU1582
1515:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4040              		.loc 1 1515 5 view .LVU1583
 4041 01b8 0D98     		ldr	r0, [sp, #52]
 4042 01ba FFF7FEFF 		bl	CRYP_DataIn
 4043              	.LVL585:
1516:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4044              		.loc 1 1516 5 view .LVU1584
1517:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4045              		.loc 1 1517 5 view .LVU1585
 4046 01be 0E98     		ldr	r0, [sp, #56]
 4047 01c0 FFF7FEFF 		bl	CRYP_DataIn
 4048              	.LVL586:
1518:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1519:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1520:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 4049              		.loc 1 1520 5 view .LVU1586
 4050 01c4 0120     		movs	r0, #1
 4051 01c6 FFF7FEFF 		bl	CRYP_Cmd
 4052              	.LVL587:
1521:FWLIB/src/stm32f4xx_cryp_aes.c ****     
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 121


1522:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1523:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 4053              		.loc 1 1523 5 view .LVU1587
 4054              	.L140:
1524:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1525:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 4055              		.loc 1 1525 5 discriminator 1 view .LVU1588
1523:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4056              		.loc 1 1523 10 discriminator 1 view .LVU1589
1523:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4057              		.loc 1 1523 11 is_stmt 0 discriminator 1 view .LVU1590
 4058 01ca FFF7FEFF 		bl	CRYP_GetCmdStatus
 4059              	.LVL588:
1523:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4060              		.loc 1 1523 10 discriminator 1 view .LVU1591
 4061 01ce 0128     		cmp	r0, #1
 4062 01d0 FBD0     		beq	.L140
1526:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1527:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1528:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
 4063              		.loc 1 1528 5 is_stmt 1 view .LVU1592
 4064              		.loc 1 1528 7 is_stmt 0 view .LVU1593
 4065 01d2 002C     		cmp	r4, #0
 4066 01d4 40F03A81 		bne	.L167
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4067              		.loc 1 1148 15 view .LVU1594
 4068 01d8 0124     		movs	r4, #1
 4069              	.LVL589:
 4070              	.L141:
1529:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1530:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1531:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1532:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1533:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1534:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1535:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1536:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1537:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1538:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1539:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1540:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1541:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1542:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1544:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1545:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1546:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1547:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1548:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1549:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1550:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1551:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1552:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1553:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1554:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1555:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1556:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 122


1557:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1558:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1559:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1560:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1561:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1562:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter = 0;
1563:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
1564:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1565:FWLIB/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1566:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
1567:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1568:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1569:FWLIB/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1570:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1571:FWLIB/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1572:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1573:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1574:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1575:FWLIB/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1576:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 4071              		.loc 1 1576 5 is_stmt 1 view .LVU1595
 4072              		.loc 1 1576 7 is_stmt 0 view .LVU1596
 4073 01da B8F1000F 		cmp	r8, #0
 4074 01de 00F0AC81 		beq	.L146
1577:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1578:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1579:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 4075              		.loc 1 1579 7 is_stmt 1 view .LVU1597
 4076 01e2 4FF40030 		mov	r0, #131072
 4077 01e6 FFF7FEFF 		bl	CRYP_PhaseConfig
 4078              	.LVL590:
1580:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1581:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1582:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 4079              		.loc 1 1582 7 view .LVU1598
 4080 01ea 0120     		movs	r0, #1
 4081 01ec FFF7FEFF 		bl	CRYP_Cmd
 4082              	.LVL591:
1583:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1584:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 4083              		.loc 1 1584 7 view .LVU1599
 4084              		.loc 1 1584 10 is_stmt 0 view .LVU1600
 4085 01f0 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4086              	.LVL592:
 4087              		.loc 1 1584 9 view .LVU1601
 4088 01f4 0746     		mov	r7, r0
 4089 01f6 0028     		cmp	r0, #0
 4090 01f8 00F0D681 		beq	.L126
1585:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1586:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1587:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1588:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1589:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1590:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1591:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 4091              		.loc 1 1591 23 view .LVU1602
 4092 01fc 0026     		movs	r6, #0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 123


 4093              	.LVL593:
 4094              		.loc 1 1591 23 view .LVU1603
 4095 01fe 5FE1     		b	.L147
 4096              	.LVL594:
 4097              	.L165:
1245:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4098              		.loc 1 1245 5 is_stmt 1 view .LVU1604
1245:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4099              		.loc 1 1245 41 is_stmt 0 view .LVU1605
 4100 0200 0023     		movs	r3, #0
 4101 0202 1F93     		str	r3, [sp, #124]
1246:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4102              		.loc 1 1246 5 is_stmt 1 view .LVU1606
1246:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4103              		.loc 1 1246 47 is_stmt 0 view .LVU1607
 4104 0204 3B68     		ldr	r3, [r7]
 4105              	.LVL595:
 4106              	.LBB422:
 4107              	.LBI422:
 495:F4_CORE/core_cmInstr.h **** {
 4108              		.loc 2 495 57 is_stmt 1 view .LVU1608
 4109              	.LBB423:
 4110              		.loc 2 498 3 view .LVU1609
 4111              		.loc 2 498 10 is_stmt 0 view .LVU1610
 4112 0206 1BBA     		rev	r3, r3
 4113              	.LVL596:
 4114              		.loc 2 498 10 view .LVU1611
 4115              	.LBE423:
 4116              	.LBE422:
1246:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4117              		.loc 1 1246 45 view .LVU1612
 4118 0208 1893     		str	r3, [sp, #96]
1247:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4119              		.loc 1 1247 5 is_stmt 1 view .LVU1613
 4120              	.LVL597:
1248:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4121              		.loc 1 1248 5 view .LVU1614
1248:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4122              		.loc 1 1248 47 is_stmt 0 view .LVU1615
 4123 020a 7B68     		ldr	r3, [r7, #4]
 4124              	.LVL598:
 4125              	.LBB424:
 4126              	.LBI424:
 495:F4_CORE/core_cmInstr.h **** {
 4127              		.loc 2 495 57 is_stmt 1 view .LVU1616
 4128              	.LBB425:
 4129              		.loc 2 498 3 view .LVU1617
 4130              		.loc 2 498 10 is_stmt 0 view .LVU1618
 4131 020c 1BBA     		rev	r3, r3
 4132              	.LVL599:
 4133              		.loc 2 498 10 view .LVU1619
 4134              	.LBE425:
 4135              	.LBE424:
1248:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4136              		.loc 1 1248 45 view .LVU1620
 4137 020e 1993     		str	r3, [sp, #100]
1249:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 124


 4138              		.loc 1 1249 5 is_stmt 1 view .LVU1621
 4139              	.LVL600:
1250:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4140              		.loc 1 1250 5 view .LVU1622
1250:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4141              		.loc 1 1250 47 is_stmt 0 view .LVU1623
 4142 0210 BB68     		ldr	r3, [r7, #8]
 4143              	.LVL601:
 4144              	.LBB426:
 4145              	.LBI426:
 495:F4_CORE/core_cmInstr.h **** {
 4146              		.loc 2 495 57 is_stmt 1 view .LVU1624
 4147              	.LBB427:
 4148              		.loc 2 498 3 view .LVU1625
 4149              		.loc 2 498 10 is_stmt 0 view .LVU1626
 4150 0212 1BBA     		rev	r3, r3
 4151              	.LVL602:
 4152              		.loc 2 498 10 view .LVU1627
 4153              	.LBE427:
 4154              	.LBE426:
1250:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4155              		.loc 1 1250 45 view .LVU1628
 4156 0214 1A93     		str	r3, [sp, #104]
1251:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4157              		.loc 1 1251 5 is_stmt 1 view .LVU1629
 4158              	.LVL603:
1252:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4159              		.loc 1 1252 5 view .LVU1630
1252:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4160              		.loc 1 1252 47 is_stmt 0 view .LVU1631
 4161 0216 FB68     		ldr	r3, [r7, #12]
 4162              	.LVL604:
 4163              	.LBB428:
 4164              	.LBI428:
 495:F4_CORE/core_cmInstr.h **** {
 4165              		.loc 2 495 57 is_stmt 1 view .LVU1632
 4166              	.LBB429:
 4167              		.loc 2 498 3 view .LVU1633
 4168              		.loc 2 498 10 is_stmt 0 view .LVU1634
 4169 0218 1BBA     		rev	r3, r3
 4170              	.LVL605:
 4171              		.loc 2 498 10 view .LVU1635
 4172              	.LBE429:
 4173              	.LBE428:
1252:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4174              		.loc 1 1252 45 view .LVU1636
 4175 021a 1B93     		str	r3, [sp, #108]
1253:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 4176              		.loc 1 1253 5 is_stmt 1 view .LVU1637
 4177 021c A2E7     		b	.L122
 4178              	.LVL606:
 4179              	.L120:
1255:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4180              		.loc 1 1255 5 view .LVU1638
1255:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4181              		.loc 1 1255 42 is_stmt 0 view .LVU1639
 4182 021e 4FF48073 		mov	r3, #256
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 125


 4183 0222 1F93     		str	r3, [sp, #124]
1256:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4184              		.loc 1 1256 5 is_stmt 1 view .LVU1640
1256:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4185              		.loc 1 1256 47 is_stmt 0 view .LVU1641
 4186 0224 3B68     		ldr	r3, [r7]
 4187              	.LVL607:
 4188              	.LBB430:
 4189              	.LBI430:
 495:F4_CORE/core_cmInstr.h **** {
 4190              		.loc 2 495 57 is_stmt 1 view .LVU1642
 4191              	.LBB431:
 4192              		.loc 2 498 3 view .LVU1643
 4193              		.loc 2 498 10 is_stmt 0 view .LVU1644
 4194 0226 1BBA     		rev	r3, r3
 4195              	.LVL608:
 4196              		.loc 2 498 10 view .LVU1645
 4197              	.LBE431:
 4198              	.LBE430:
1256:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4199              		.loc 1 1256 45 view .LVU1646
 4200 0228 1693     		str	r3, [sp, #88]
1257:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4201              		.loc 1 1257 5 is_stmt 1 view .LVU1647
 4202              	.LVL609:
1258:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4203              		.loc 1 1258 5 view .LVU1648
1258:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4204              		.loc 1 1258 47 is_stmt 0 view .LVU1649
 4205 022a 7B68     		ldr	r3, [r7, #4]
 4206              	.LVL610:
 4207              	.LBB432:
 4208              	.LBI432:
 495:F4_CORE/core_cmInstr.h **** {
 4209              		.loc 2 495 57 is_stmt 1 view .LVU1650
 4210              	.LBB433:
 4211              		.loc 2 498 3 view .LVU1651
 4212              		.loc 2 498 10 is_stmt 0 view .LVU1652
 4213 022c 1BBA     		rev	r3, r3
 4214              	.LVL611:
 4215              		.loc 2 498 10 view .LVU1653
 4216              	.LBE433:
 4217              	.LBE432:
1258:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4218              		.loc 1 1258 45 view .LVU1654
 4219 022e 1793     		str	r3, [sp, #92]
1259:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4220              		.loc 1 1259 5 is_stmt 1 view .LVU1655
 4221              	.LVL612:
1260:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4222              		.loc 1 1260 5 view .LVU1656
1260:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4223              		.loc 1 1260 47 is_stmt 0 view .LVU1657
 4224 0230 BB68     		ldr	r3, [r7, #8]
 4225              	.LVL613:
 4226              	.LBB434:
 4227              	.LBI434:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 126


 495:F4_CORE/core_cmInstr.h **** {
 4228              		.loc 2 495 57 is_stmt 1 view .LVU1658
 4229              	.LBB435:
 4230              		.loc 2 498 3 view .LVU1659
 4231              		.loc 2 498 10 is_stmt 0 view .LVU1660
 4232 0232 1BBA     		rev	r3, r3
 4233              	.LVL614:
 4234              		.loc 2 498 10 view .LVU1661
 4235              	.LBE435:
 4236              	.LBE434:
1260:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4237              		.loc 1 1260 45 view .LVU1662
 4238 0234 1893     		str	r3, [sp, #96]
1261:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4239              		.loc 1 1261 5 is_stmt 1 view .LVU1663
 4240              	.LVL615:
1262:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4241              		.loc 1 1262 5 view .LVU1664
1262:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4242              		.loc 1 1262 47 is_stmt 0 view .LVU1665
 4243 0236 FB68     		ldr	r3, [r7, #12]
 4244              	.LVL616:
 4245              	.LBB436:
 4246              	.LBI436:
 495:F4_CORE/core_cmInstr.h **** {
 4247              		.loc 2 495 57 is_stmt 1 view .LVU1666
 4248              	.LBB437:
 4249              		.loc 2 498 3 view .LVU1667
 4250              		.loc 2 498 10 is_stmt 0 view .LVU1668
 4251 0238 1BBA     		rev	r3, r3
 4252              	.LVL617:
 4253              		.loc 2 498 10 view .LVU1669
 4254              	.LBE437:
 4255              	.LBE436:
1262:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4256              		.loc 1 1262 45 view .LVU1670
 4257 023a 1993     		str	r3, [sp, #100]
1263:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4258              		.loc 1 1263 5 is_stmt 1 view .LVU1671
 4259              	.LVL618:
1264:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4260              		.loc 1 1264 5 view .LVU1672
1264:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4261              		.loc 1 1264 47 is_stmt 0 view .LVU1673
 4262 023c 3B69     		ldr	r3, [r7, #16]
 4263              	.LVL619:
 4264              	.LBB438:
 4265              	.LBI438:
 495:F4_CORE/core_cmInstr.h **** {
 4266              		.loc 2 495 57 is_stmt 1 view .LVU1674
 4267              	.LBB439:
 4268              		.loc 2 498 3 view .LVU1675
 4269              		.loc 2 498 10 is_stmt 0 view .LVU1676
 4270 023e 1BBA     		rev	r3, r3
 4271              	.LVL620:
 4272              		.loc 2 498 10 view .LVU1677
 4273              	.LBE439:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 127


 4274              	.LBE438:
1264:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4275              		.loc 1 1264 45 view .LVU1678
 4276 0240 1A93     		str	r3, [sp, #104]
1265:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4277              		.loc 1 1265 5 is_stmt 1 view .LVU1679
 4278              	.LVL621:
1266:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4279              		.loc 1 1266 5 view .LVU1680
1266:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4280              		.loc 1 1266 47 is_stmt 0 view .LVU1681
 4281 0242 7B69     		ldr	r3, [r7, #20]
 4282              	.LVL622:
 4283              	.LBB440:
 4284              	.LBI440:
 495:F4_CORE/core_cmInstr.h **** {
 4285              		.loc 2 495 57 is_stmt 1 view .LVU1682
 4286              	.LBB441:
 4287              		.loc 2 498 3 view .LVU1683
 4288              		.loc 2 498 10 is_stmt 0 view .LVU1684
 4289 0244 1BBA     		rev	r3, r3
 4290              	.LVL623:
 4291              		.loc 2 498 10 view .LVU1685
 4292              	.LBE441:
 4293              	.LBE440:
1266:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4294              		.loc 1 1266 45 view .LVU1686
 4295 0246 1B93     		str	r3, [sp, #108]
1267:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 4296              		.loc 1 1267 5 is_stmt 1 view .LVU1687
 4297 0248 8CE7     		b	.L122
 4298              	.LVL624:
 4299              	.L121:
1269:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4300              		.loc 1 1269 5 view .LVU1688
1269:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4301              		.loc 1 1269 42 is_stmt 0 view .LVU1689
 4302 024a 4FF40073 		mov	r3, #512
 4303 024e 1F93     		str	r3, [sp, #124]
1270:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4304              		.loc 1 1270 5 is_stmt 1 view .LVU1690
1270:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4305              		.loc 1 1270 47 is_stmt 0 view .LVU1691
 4306 0250 3B68     		ldr	r3, [r7]
 4307              	.LVL625:
 4308              	.LBB442:
 4309              	.LBI442:
 495:F4_CORE/core_cmInstr.h **** {
 4310              		.loc 2 495 57 is_stmt 1 view .LVU1692
 4311              	.LBB443:
 4312              		.loc 2 498 3 view .LVU1693
 4313              		.loc 2 498 10 is_stmt 0 view .LVU1694
 4314 0252 1BBA     		rev	r3, r3
 4315              	.LVL626:
 4316              		.loc 2 498 10 view .LVU1695
 4317              	.LBE443:
 4318              	.LBE442:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 128


1270:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4319              		.loc 1 1270 45 view .LVU1696
 4320 0254 1493     		str	r3, [sp, #80]
1271:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 4321              		.loc 1 1271 5 is_stmt 1 view .LVU1697
 4322              	.LVL627:
1272:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4323              		.loc 1 1272 5 view .LVU1698
1272:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4324              		.loc 1 1272 47 is_stmt 0 view .LVU1699
 4325 0256 7B68     		ldr	r3, [r7, #4]
 4326              	.LVL628:
 4327              	.LBB444:
 4328              	.LBI444:
 495:F4_CORE/core_cmInstr.h **** {
 4329              		.loc 2 495 57 is_stmt 1 view .LVU1700
 4330              	.LBB445:
 4331              		.loc 2 498 3 view .LVU1701
 4332              		.loc 2 498 10 is_stmt 0 view .LVU1702
 4333 0258 1BBA     		rev	r3, r3
 4334              	.LVL629:
 4335              		.loc 2 498 10 view .LVU1703
 4336              	.LBE445:
 4337              	.LBE444:
1272:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4338              		.loc 1 1272 45 view .LVU1704
 4339 025a 1593     		str	r3, [sp, #84]
1273:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4340              		.loc 1 1273 5 is_stmt 1 view .LVU1705
 4341              	.LVL630:
1274:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4342              		.loc 1 1274 5 view .LVU1706
1274:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4343              		.loc 1 1274 47 is_stmt 0 view .LVU1707
 4344 025c BB68     		ldr	r3, [r7, #8]
 4345              	.LVL631:
 4346              	.LBB446:
 4347              	.LBI446:
 495:F4_CORE/core_cmInstr.h **** {
 4348              		.loc 2 495 57 is_stmt 1 view .LVU1708
 4349              	.LBB447:
 4350              		.loc 2 498 3 view .LVU1709
 4351              		.loc 2 498 10 is_stmt 0 view .LVU1710
 4352 025e 1BBA     		rev	r3, r3
 4353              	.LVL632:
 4354              		.loc 2 498 10 view .LVU1711
 4355              	.LBE447:
 4356              	.LBE446:
1274:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4357              		.loc 1 1274 45 view .LVU1712
 4358 0260 1693     		str	r3, [sp, #88]
1275:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4359              		.loc 1 1275 5 is_stmt 1 view .LVU1713
 4360              	.LVL633:
1276:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4361              		.loc 1 1276 5 view .LVU1714
1276:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 129


 4362              		.loc 1 1276 47 is_stmt 0 view .LVU1715
 4363 0262 FB68     		ldr	r3, [r7, #12]
 4364              	.LVL634:
 4365              	.LBB448:
 4366              	.LBI448:
 495:F4_CORE/core_cmInstr.h **** {
 4367              		.loc 2 495 57 is_stmt 1 view .LVU1716
 4368              	.LBB449:
 4369              		.loc 2 498 3 view .LVU1717
 4370              		.loc 2 498 10 is_stmt 0 view .LVU1718
 4371 0264 1BBA     		rev	r3, r3
 4372              	.LVL635:
 4373              		.loc 2 498 10 view .LVU1719
 4374              	.LBE449:
 4375              	.LBE448:
1276:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4376              		.loc 1 1276 45 view .LVU1720
 4377 0266 1793     		str	r3, [sp, #92]
1277:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4378              		.loc 1 1277 5 is_stmt 1 view .LVU1721
 4379              	.LVL636:
1278:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4380              		.loc 1 1278 5 view .LVU1722
1278:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4381              		.loc 1 1278 47 is_stmt 0 view .LVU1723
 4382 0268 3B69     		ldr	r3, [r7, #16]
 4383              	.LVL637:
 4384              	.LBB450:
 4385              	.LBI450:
 495:F4_CORE/core_cmInstr.h **** {
 4386              		.loc 2 495 57 is_stmt 1 view .LVU1724
 4387              	.LBB451:
 4388              		.loc 2 498 3 view .LVU1725
 4389              		.loc 2 498 10 is_stmt 0 view .LVU1726
 4390 026a 1BBA     		rev	r3, r3
 4391              	.LVL638:
 4392              		.loc 2 498 10 view .LVU1727
 4393              	.LBE451:
 4394              	.LBE450:
1278:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4395              		.loc 1 1278 45 view .LVU1728
 4396 026c 1893     		str	r3, [sp, #96]
1279:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4397              		.loc 1 1279 5 is_stmt 1 view .LVU1729
 4398              	.LVL639:
1280:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4399              		.loc 1 1280 5 view .LVU1730
1280:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4400              		.loc 1 1280 47 is_stmt 0 view .LVU1731
 4401 026e 7B69     		ldr	r3, [r7, #20]
 4402              	.LVL640:
 4403              	.LBB452:
 4404              	.LBI452:
 495:F4_CORE/core_cmInstr.h **** {
 4405              		.loc 2 495 57 is_stmt 1 view .LVU1732
 4406              	.LBB453:
 4407              		.loc 2 498 3 view .LVU1733
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 130


 4408              		.loc 2 498 10 is_stmt 0 view .LVU1734
 4409 0270 1BBA     		rev	r3, r3
 4410              	.LVL641:
 4411              		.loc 2 498 10 view .LVU1735
 4412              	.LBE453:
 4413              	.LBE452:
1280:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4414              		.loc 1 1280 45 view .LVU1736
 4415 0272 1993     		str	r3, [sp, #100]
1281:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4416              		.loc 1 1281 5 is_stmt 1 view .LVU1737
 4417              	.LVL642:
1282:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4418              		.loc 1 1282 5 view .LVU1738
1282:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4419              		.loc 1 1282 47 is_stmt 0 view .LVU1739
 4420 0274 BB69     		ldr	r3, [r7, #24]
 4421              	.LVL643:
 4422              	.LBB454:
 4423              	.LBI454:
 495:F4_CORE/core_cmInstr.h **** {
 4424              		.loc 2 495 57 is_stmt 1 view .LVU1740
 4425              	.LBB455:
 4426              		.loc 2 498 3 view .LVU1741
 4427              		.loc 2 498 10 is_stmt 0 view .LVU1742
 4428 0276 1BBA     		rev	r3, r3
 4429              	.LVL644:
 4430              		.loc 2 498 10 view .LVU1743
 4431              	.LBE455:
 4432              	.LBE454:
1282:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4433              		.loc 1 1282 45 view .LVU1744
 4434 0278 1A93     		str	r3, [sp, #104]
1283:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4435              		.loc 1 1283 5 is_stmt 1 view .LVU1745
 4436              	.LVL645:
1284:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4437              		.loc 1 1284 5 view .LVU1746
1284:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4438              		.loc 1 1284 47 is_stmt 0 view .LVU1747
 4439 027a FB69     		ldr	r3, [r7, #28]
 4440              	.LVL646:
 4441              	.LBB456:
 4442              	.LBI456:
 495:F4_CORE/core_cmInstr.h **** {
 4443              		.loc 2 495 57 is_stmt 1 view .LVU1748
 4444              	.LBB457:
 4445              		.loc 2 498 3 view .LVU1749
 4446              		.loc 2 498 10 is_stmt 0 view .LVU1750
 4447 027c 1BBA     		rev	r3, r3
 4448              	.LVL647:
 4449              		.loc 2 498 10 view .LVU1751
 4450              	.LBE457:
 4451              	.LBE456:
1284:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4452              		.loc 1 1284 45 view .LVU1752
 4453 027e 1B93     		str	r3, [sp, #108]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 131


1285:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 4454              		.loc 1 1285 5 is_stmt 1 view .LVU1753
 4455 0280 70E7     		b	.L122
 4456              	.LVL648:
 4457              	.L166:
1303:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4458              		.loc 1 1303 5 view .LVU1754
 4459 0282 FFF7FEFF 		bl	CRYP_FIFOFlush
 4460              	.LVL649:
1306:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4461              		.loc 1 1306 5 view .LVU1755
 4462 0286 14A8     		add	r0, sp, #80
 4463 0288 FFF7FEFF 		bl	CRYP_KeyInit
 4464              	.LVL650:
1309:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4465              		.loc 1 1309 5 view .LVU1756
 4466 028c 10A8     		add	r0, sp, #64
 4467 028e FFF7FEFF 		bl	CRYP_IVInit
 4468              	.LVL651:
1312:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4469              		.loc 1 1312 5 view .LVU1757
1312:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4470              		.loc 1 1312 41 is_stmt 0 view .LVU1758
 4471 0292 0027     		movs	r7, #0
 4472              	.LVL652:
1312:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4473              		.loc 1 1312 41 view .LVU1759
 4474 0294 1C97     		str	r7, [sp, #112]
1313:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4475              		.loc 1 1313 5 is_stmt 1 view .LVU1760
1313:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4476              		.loc 1 1313 42 is_stmt 0 view .LVU1761
 4477 0296 4FF00813 		mov	r3, #524296
 4478 029a 1D93     		str	r3, [sp, #116]
1314:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4479              		.loc 1 1314 5 is_stmt 1 view .LVU1762
1314:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4480              		.loc 1 1314 42 is_stmt 0 view .LVU1763
 4481 029c 8023     		movs	r3, #128
 4482 029e 1E93     		str	r3, [sp, #120]
1315:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4483              		.loc 1 1315 5 is_stmt 1 view .LVU1764
 4484 02a0 1CA8     		add	r0, sp, #112
 4485 02a2 FFF7FEFF 		bl	CRYP_Init
 4486              	.LVL653:
1319:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4487              		.loc 1 1319 5 view .LVU1765
 4488 02a6 3846     		mov	r0, r7
 4489 02a8 FFF7FEFF 		bl	CRYP_PhaseConfig
 4490              	.LVL654:
1321:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
 4491              		.loc 1 1321 5 view .LVU1766
1323:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4492              		.loc 1 1323 5 view .LVU1767
 4493 02ac 0B98     		ldr	r0, [sp, #44]
 4494 02ae FFF7FEFF 		bl	CRYP_DataIn
 4495              	.LVL655:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 132


1324:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4496              		.loc 1 1324 5 view .LVU1768
1325:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4497              		.loc 1 1325 5 view .LVU1769
 4498 02b2 0C98     		ldr	r0, [sp, #48]
 4499 02b4 FFF7FEFF 		bl	CRYP_DataIn
 4500              	.LVL656:
1326:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4501              		.loc 1 1326 5 view .LVU1770
1327:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4502              		.loc 1 1327 5 view .LVU1771
 4503 02b8 0D98     		ldr	r0, [sp, #52]
 4504 02ba FFF7FEFF 		bl	CRYP_DataIn
 4505              	.LVL657:
1328:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4506              		.loc 1 1328 5 view .LVU1772
1329:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4507              		.loc 1 1329 5 view .LVU1773
 4508 02be 0E98     		ldr	r0, [sp, #56]
 4509 02c0 FFF7FEFF 		bl	CRYP_DataIn
 4510              	.LVL658:
1332:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4511              		.loc 1 1332 5 view .LVU1774
 4512 02c4 0120     		movs	r0, #1
 4513 02c6 FFF7FEFF 		bl	CRYP_Cmd
 4514              	.LVL659:
1335:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4515              		.loc 1 1335 5 view .LVU1775
 4516              	.L124:
1337:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 4517              		.loc 1 1337 5 discriminator 1 view .LVU1776
1335:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4518              		.loc 1 1335 10 discriminator 1 view .LVU1777
1335:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4519              		.loc 1 1335 11 is_stmt 0 discriminator 1 view .LVU1778
 4520 02ca FFF7FEFF 		bl	CRYP_GetCmdStatus
 4521              	.LVL660:
1335:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4522              		.loc 1 1335 10 discriminator 1 view .LVU1779
 4523 02ce 0128     		cmp	r0, #1
 4524 02d0 FBD0     		beq	.L124
1339:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4525              		.loc 1 1339 5 is_stmt 1 view .LVU1780
1339:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4526              		.loc 1 1339 7 is_stmt 0 view .LVU1781
 4527 02d2 9CB9     		cbnz	r4, .L168
 4528              	.LVL661:
 4529              	.L125:
1387:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4530              		.loc 1 1387 5 is_stmt 1 view .LVU1782
1387:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4531              		.loc 1 1387 7 is_stmt 0 view .LVU1783
 4532 02d4 B8F1000F 		cmp	r8, #0
 4533 02d8 00F08A80 		beq	.L131
1390:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4534              		.loc 1 1390 7 is_stmt 1 view .LVU1784
 4535 02dc 4FF40030 		mov	r0, #131072
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 133


 4536 02e0 FFF7FEFF 		bl	CRYP_PhaseConfig
 4537              	.LVL662:
1393:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4538              		.loc 1 1393 7 view .LVU1785
 4539 02e4 0120     		movs	r0, #1
 4540 02e6 FFF7FEFF 		bl	CRYP_Cmd
 4541              	.LVL663:
1395:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4542              		.loc 1 1395 7 view .LVU1786
1395:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4543              		.loc 1 1395 10 is_stmt 0 view .LVU1787
 4544 02ea FFF7FEFF 		bl	CRYP_GetCmdStatus
 4545              	.LVL664:
1395:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4546              		.loc 1 1395 9 view .LVU1788
 4547 02ee 0746     		mov	r7, r0
 4548 02f0 0028     		cmp	r0, #0
 4549 02f2 00F05981 		beq	.L126
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4550              		.loc 1 1402 23 view .LVU1789
 4551 02f6 0024     		movs	r4, #0
 4552              	.LVL665:
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4553              		.loc 1 1402 23 view .LVU1790
 4554 02f8 019E     		ldr	r6, [sp, #4]
 4555              	.LVL666:
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4556              		.loc 1 1402 23 view .LVU1791
 4557 02fa 39E0     		b	.L132
 4558              	.LVL667:
 4559              	.L168:
1342:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4560              		.loc 1 1342 7 is_stmt 1 view .LVU1792
 4561 02fc 4FF48030 		mov	r0, #65536
 4562 0300 FFF7FEFF 		bl	CRYP_PhaseConfig
 4563              	.LVL668:
1345:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4564              		.loc 1 1345 7 view .LVU1793
 4565 0304 0120     		movs	r0, #1
 4566 0306 FFF7FEFF 		bl	CRYP_Cmd
 4567              	.LVL669:
1347:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4568              		.loc 1 1347 7 view .LVU1794
1347:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4569              		.loc 1 1347 10 is_stmt 0 view .LVU1795
 4570 030a FFF7FEFF 		bl	CRYP_GetCmdStatus
 4571              	.LVL670:
1347:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4572              		.loc 1 1347 9 view .LVU1796
 4573 030e 0746     		mov	r7, r0
 4574 0310 0028     		cmp	r0, #0
 4575 0312 00F04981 		beq	.L126
1354:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4576              		.loc 1 1354 23 view .LVU1797
 4577 0316 0027     		movs	r7, #0
 4578 0318 12E0     		b	.L127
 4579              	.LVL671:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 134


 4580              	.L128:
1359:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4581              		.loc 1 1359 9 is_stmt 1 discriminator 1 view .LVU1798
1357:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4582              		.loc 1 1357 14 discriminator 1 view .LVU1799
1357:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4583              		.loc 1 1357 15 is_stmt 0 discriminator 1 view .LVU1800
 4584 031a 0120     		movs	r0, #1
 4585 031c FFF7FEFF 		bl	CRYP_GetFlagStatus
 4586              	.LVL672:
1357:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4587              		.loc 1 1357 14 discriminator 1 view .LVU1801
 4588 0320 0028     		cmp	r0, #0
 4589 0322 FAD0     		beq	.L128
1362:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4590              		.loc 1 1362 9 is_stmt 1 discriminator 2 view .LVU1802
 4591 0324 3068     		ldr	r0, [r6]
 4592 0326 FFF7FEFF 		bl	CRYP_DataIn
 4593              	.LVL673:
1363:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4594              		.loc 1 1363 9 discriminator 2 view .LVU1803
1364:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4595              		.loc 1 1364 9 discriminator 2 view .LVU1804
 4596 032a 7068     		ldr	r0, [r6, #4]
 4597 032c FFF7FEFF 		bl	CRYP_DataIn
 4598              	.LVL674:
1365:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4599              		.loc 1 1365 9 discriminator 2 view .LVU1805
1366:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4600              		.loc 1 1366 9 discriminator 2 view .LVU1806
 4601 0330 B068     		ldr	r0, [r6, #8]
 4602 0332 FFF7FEFF 		bl	CRYP_DataIn
 4603              	.LVL675:
1367:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4604              		.loc 1 1367 9 discriminator 2 view .LVU1807
1368:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4605              		.loc 1 1368 9 discriminator 2 view .LVU1808
 4606 0336 F068     		ldr	r0, [r6, #12]
 4607 0338 FFF7FEFF 		bl	CRYP_DataIn
 4608              	.LVL676:
1369:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4609              		.loc 1 1369 9 discriminator 2 view .LVU1809
1369:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4610              		.loc 1 1369 19 is_stmt 0 discriminator 2 view .LVU1810
 4611 033c 1036     		adds	r6, r6, #16
 4612              	.LVL677:
1354:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4613              		.loc 1 1354 56 is_stmt 1 discriminator 2 view .LVU1811
1354:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4614              		.loc 1 1354 67 is_stmt 0 discriminator 2 view .LVU1812
 4615 033e 1037     		adds	r7, r7, #16
 4616              	.LVL678:
 4617              	.L127:
1354:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4618              		.loc 1 1354 28 is_stmt 1 discriminator 1 view .LVU1813
1354:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4619              		.loc 1 1354 7 is_stmt 0 discriminator 1 view .LVU1814
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 135


 4620 0340 BC42     		cmp	r4, r7
 4621 0342 EAD8     		bhi	.L128
1373:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 4622              		.loc 1 1373 7 is_stmt 1 view .LVU1815
1373:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 4623              		.loc 1 1373 15 is_stmt 0 view .LVU1816
 4624 0344 0023     		movs	r3, #0
 4625 0346 0F93     		str	r3, [sp, #60]
 4626              	.LVL679:
 4627              	.L130:
1374:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4628              		.loc 1 1374 7 is_stmt 1 discriminator 2 view .LVU1817
1376:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 4629              		.loc 1 1376 9 discriminator 2 view .LVU1818
1376:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 4630              		.loc 1 1376 22 is_stmt 0 discriminator 2 view .LVU1819
 4631 0348 1020     		movs	r0, #16
 4632 034a FFF7FEFF 		bl	CRYP_GetFlagStatus
 4633              	.LVL680:
1377:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4634              		.loc 1 1377 9 is_stmt 1 discriminator 2 view .LVU1820
1377:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4635              		.loc 1 1377 16 is_stmt 0 discriminator 2 view .LVU1821
 4636 034e 0F9B     		ldr	r3, [sp, #60]
 4637 0350 0133     		adds	r3, r3, #1
 4638 0352 0F93     		str	r3, [sp, #60]
1378:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4639              		.loc 1 1378 14 is_stmt 1 discriminator 2 view .LVU1822
1378:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4640              		.loc 1 1378 24 is_stmt 0 discriminator 2 view .LVU1823
 4641 0354 0F9B     		ldr	r3, [sp, #60]
1378:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4642              		.loc 1 1378 7 discriminator 2 view .LVU1824
 4643 0356 B3F5803F 		cmp	r3, #65536
 4644 035a 01D0     		beq	.L129
1378:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4645              		.loc 1 1378 44 discriminator 1 view .LVU1825
 4646 035c 0028     		cmp	r0, #0
 4647 035e F3D1     		bne	.L130
 4648              	.L129:
1380:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4649              		.loc 1 1380 7 is_stmt 1 view .LVU1826
1380:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4650              		.loc 1 1380 10 is_stmt 0 view .LVU1827
 4651 0360 0028     		cmp	r0, #0
 4652 0362 B7D0     		beq	.L125
1382:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4653              		.loc 1 1382 16 view .LVU1828
 4654 0364 0023     		movs	r3, #0
 4655 0366 0193     		str	r3, [sp, #4]
 4656 0368 B4E7     		b	.L125
 4657              	.LVL681:
 4658              	.L134:
1427:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4659              		.loc 1 1427 9 is_stmt 1 view .LVU1829
1427:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4660              		.loc 1 1427 12 is_stmt 0 view .LVU1830
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 136


 4661 036a 30B3     		cbz	r0, .L137
1429:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 4662              		.loc 1 1429 18 view .LVU1831
 4663 036c 0026     		movs	r6, #0
 4664              	.LVL682:
 4665              	.L136:
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4666              		.loc 1 1402 76 is_stmt 1 discriminator 2 view .LVU1832
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4667              		.loc 1 1402 87 is_stmt 0 discriminator 2 view .LVU1833
 4668 036e 1034     		adds	r4, r4, #16
 4669              	.LVL683:
 4670              	.L132:
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4671              		.loc 1 1402 28 is_stmt 1 discriminator 1 view .LVU1834
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4672              		.loc 1 1402 7 is_stmt 0 discriminator 1 view .LVU1835
 4673 0370 4445     		cmp	r4, r8
 4674 0372 3CD2     		bcs	.L162
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4675              		.loc 1 1402 53 discriminator 3 view .LVU1836
 4676 0374 002E     		cmp	r6, #0
 4677 0376 38D0     		beq	.L169
 4678              	.L133:
1407:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4679              		.loc 1 1407 9 is_stmt 1 discriminator 1 view .LVU1837
1405:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4680              		.loc 1 1405 14 discriminator 1 view .LVU1838
1405:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4681              		.loc 1 1405 15 is_stmt 0 discriminator 1 view .LVU1839
 4682 0378 0120     		movs	r0, #1
 4683 037a FFF7FEFF 		bl	CRYP_GetFlagStatus
 4684              	.LVL684:
1405:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4685              		.loc 1 1405 14 discriminator 1 view .LVU1840
 4686 037e 0028     		cmp	r0, #0
 4687 0380 FAD0     		beq	.L133
1410:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4688              		.loc 1 1410 9 is_stmt 1 view .LVU1841
 4689 0382 2868     		ldr	r0, [r5]
 4690 0384 FFF7FEFF 		bl	CRYP_DataIn
 4691              	.LVL685:
1411:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4692              		.loc 1 1411 9 view .LVU1842
1412:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4693              		.loc 1 1412 9 view .LVU1843
 4694 0388 6868     		ldr	r0, [r5, #4]
 4695 038a FFF7FEFF 		bl	CRYP_DataIn
 4696              	.LVL686:
1413:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4697              		.loc 1 1413 9 view .LVU1844
1414:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4698              		.loc 1 1414 9 view .LVU1845
 4699 038e A868     		ldr	r0, [r5, #8]
 4700 0390 FFF7FEFF 		bl	CRYP_DataIn
 4701              	.LVL687:
1415:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 137


 4702              		.loc 1 1415 9 view .LVU1846
1416:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4703              		.loc 1 1416 9 view .LVU1847
 4704 0394 E868     		ldr	r0, [r5, #12]
 4705 0396 FFF7FEFF 		bl	CRYP_DataIn
 4706              	.LVL688:
1417:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4707              		.loc 1 1417 9 view .LVU1848
1417:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4708              		.loc 1 1417 18 is_stmt 0 view .LVU1849
 4709 039a 1035     		adds	r5, r5, #16
 4710              	.LVL689:
1420:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 4711              		.loc 1 1420 9 is_stmt 1 view .LVU1850
1420:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 4712              		.loc 1 1420 17 is_stmt 0 view .LVU1851
 4713 039c 0023     		movs	r3, #0
 4714 039e 0F93     		str	r3, [sp, #60]
 4715              	.L135:
1421:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4716              		.loc 1 1421 9 is_stmt 1 discriminator 2 view .LVU1852
1423:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 4717              		.loc 1 1423 11 discriminator 2 view .LVU1853
1423:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 4718              		.loc 1 1423 24 is_stmt 0 discriminator 2 view .LVU1854
 4719 03a0 1020     		movs	r0, #16
 4720 03a2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4721              	.LVL690:
1424:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4722              		.loc 1 1424 11 is_stmt 1 discriminator 2 view .LVU1855
1424:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4723              		.loc 1 1424 18 is_stmt 0 discriminator 2 view .LVU1856
 4724 03a6 0F9B     		ldr	r3, [sp, #60]
 4725 03a8 0133     		adds	r3, r3, #1
 4726 03aa 0F93     		str	r3, [sp, #60]
1425:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4727              		.loc 1 1425 16 is_stmt 1 discriminator 2 view .LVU1857
1425:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4728              		.loc 1 1425 26 is_stmt 0 discriminator 2 view .LVU1858
 4729 03ac 0F9B     		ldr	r3, [sp, #60]
1425:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4730              		.loc 1 1425 9 discriminator 2 view .LVU1859
 4731 03ae B3F5803F 		cmp	r3, #65536
 4732 03b2 DAD0     		beq	.L134
1425:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4733              		.loc 1 1425 46 discriminator 1 view .LVU1860
 4734 03b4 0028     		cmp	r0, #0
 4735 03b6 F3D1     		bne	.L135
 4736 03b8 D7E7     		b	.L134
 4737              	.LVL691:
 4738              	.L137:
1436:FWLIB/src/stm32f4xx_cryp_aes.c ****           
 4739              		.loc 1 1436 11 is_stmt 1 discriminator 1 view .LVU1861
1434:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 4740              		.loc 1 1434 16 discriminator 1 view .LVU1862
1434:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 4741              		.loc 1 1434 17 is_stmt 0 discriminator 1 view .LVU1863
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 138


 4742 03ba 0420     		movs	r0, #4
 4743 03bc FFF7FEFF 		bl	CRYP_GetFlagStatus
 4744              	.LVL692:
1434:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 4745              		.loc 1 1434 16 discriminator 1 view .LVU1864
 4746 03c0 0028     		cmp	r0, #0
 4747 03c2 FAD0     		beq	.L137
1439:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4748              		.loc 1 1439 11 is_stmt 1 view .LVU1865
1439:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4749              		.loc 1 1439 38 is_stmt 0 view .LVU1866
 4750 03c4 FFF7FEFF 		bl	CRYP_DataOut
 4751              	.LVL693:
1439:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4752              		.loc 1 1439 36 view .LVU1867
 4753 03c8 CAF80000 		str	r0, [r10]
1440:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4754              		.loc 1 1440 11 is_stmt 1 view .LVU1868
 4755              	.LVL694:
1441:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4756              		.loc 1 1441 11 view .LVU1869
1441:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4757              		.loc 1 1441 38 is_stmt 0 view .LVU1870
 4758 03cc FFF7FEFF 		bl	CRYP_DataOut
 4759              	.LVL695:
1441:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4760              		.loc 1 1441 36 view .LVU1871
 4761 03d0 CAF80400 		str	r0, [r10, #4]
1442:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4762              		.loc 1 1442 11 is_stmt 1 view .LVU1872
 4763              	.LVL696:
1443:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4764              		.loc 1 1443 11 view .LVU1873
1443:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4765              		.loc 1 1443 38 is_stmt 0 view .LVU1874
 4766 03d4 FFF7FEFF 		bl	CRYP_DataOut
 4767              	.LVL697:
1443:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4768              		.loc 1 1443 36 view .LVU1875
 4769 03d8 CAF80800 		str	r0, [r10, #8]
1444:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4770              		.loc 1 1444 11 is_stmt 1 view .LVU1876
 4771              	.LVL698:
1445:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4772              		.loc 1 1445 11 view .LVU1877
1445:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4773              		.loc 1 1445 38 is_stmt 0 view .LVU1878
 4774 03dc FFF7FEFF 		bl	CRYP_DataOut
 4775              	.LVL699:
1445:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4776              		.loc 1 1445 36 view .LVU1879
 4777 03e0 CAF80C00 		str	r0, [r10, #12]
1446:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 4778              		.loc 1 1446 11 is_stmt 1 view .LVU1880
1446:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 4779              		.loc 1 1446 21 is_stmt 0 view .LVU1881
 4780 03e4 0AF1100A 		add	r10, r10, #16
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 139


 4781              	.LVL700:
1446:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 4782              		.loc 1 1446 21 view .LVU1882
 4783 03e8 C1E7     		b	.L136
 4784              	.L169:
1446:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 4785              		.loc 1 1446 21 view .LVU1883
 4786 03ea 0196     		str	r6, [sp, #4]
 4787 03ec 00E0     		b	.L131
 4788              	.L162:
 4789 03ee 0196     		str	r6, [sp, #4]
 4790              	.LVL701:
 4791              	.L131:
1453:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4792              		.loc 1 1453 5 is_stmt 1 view .LVU1884
 4793 03f0 4FF44030 		mov	r0, #196608
 4794 03f4 FFF7FEFF 		bl	CRYP_PhaseConfig
 4795              	.LVL702:
1456:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4796              		.loc 1 1456 5 view .LVU1885
 4797 03f8 0120     		movs	r0, #1
 4798 03fa FFF7FEFF 		bl	CRYP_Cmd
 4799              	.LVL703:
1458:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4800              		.loc 1 1458 5 view .LVU1886
1458:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4801              		.loc 1 1458 8 is_stmt 0 view .LVU1887
 4802 03fe FFF7FEFF 		bl	CRYP_GetCmdStatus
 4803              	.LVL704:
1458:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4804              		.loc 1 1458 7 view .LVU1888
 4805 0402 0746     		mov	r7, r0
 4806 0404 0028     		cmp	r0, #0
 4807 0406 00F0CF80 		beq	.L126
1465:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
 4808              		.loc 1 1465 5 is_stmt 1 view .LVU1889
 4809              	.LVL705:
1467:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4810              		.loc 1 1467 5 view .LVU1890
 4811 040a 0798     		ldr	r0, [sp, #28]
 4812 040c FFF7FEFF 		bl	CRYP_DataIn
 4813              	.LVL706:
1468:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4814              		.loc 1 1468 5 view .LVU1891
1469:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4815              		.loc 1 1469 5 view .LVU1892
 4816 0410 0898     		ldr	r0, [sp, #32]
 4817 0412 FFF7FEFF 		bl	CRYP_DataIn
 4818              	.LVL707:
1470:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4819              		.loc 1 1470 5 view .LVU1893
1471:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4820              		.loc 1 1471 5 view .LVU1894
 4821 0416 0998     		ldr	r0, [sp, #36]
 4822 0418 FFF7FEFF 		bl	CRYP_DataIn
 4823              	.LVL708:
1472:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 140


 4824              		.loc 1 1472 5 view .LVU1895
1474:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4825              		.loc 1 1474 5 view .LVU1896
1474:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4826              		.loc 1 1474 17 is_stmt 0 view .LVU1897
 4827 041c 0A98     		ldr	r0, [sp, #40]
1474:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4828              		.loc 1 1474 5 view .LVU1898
 4829 041e 20F08070 		bic	r0, r0, #16777216
 4830 0422 FFF7FEFF 		bl	CRYP_DataIn
 4831              	.LVL709:
1477:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4832              		.loc 1 1477 5 is_stmt 1 view .LVU1899
 4833              	.L138:
1479:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4834              		.loc 1 1479 5 discriminator 1 view .LVU1900
1477:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4835              		.loc 1 1477 10 discriminator 1 view .LVU1901
1477:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4836              		.loc 1 1477 11 is_stmt 0 discriminator 1 view .LVU1902
 4837 0426 0420     		movs	r0, #4
 4838 0428 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4839              	.LVL710:
1477:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4840              		.loc 1 1477 10 discriminator 1 view .LVU1903
 4841 042c 0028     		cmp	r0, #0
 4842 042e FAD0     		beq	.L138
1482:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4843              		.loc 1 1482 5 is_stmt 1 view .LVU1904
1482:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4844              		.loc 1 1482 18 is_stmt 0 view .LVU1905
 4845 0430 FFF7FEFF 		bl	CRYP_DataOut
 4846              	.LVL711:
1482:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4847              		.loc 1 1482 16 view .LVU1906
 4848 0434 0390     		str	r0, [sp, #12]
1483:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4849              		.loc 1 1483 5 is_stmt 1 view .LVU1907
1483:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4850              		.loc 1 1483 18 is_stmt 0 view .LVU1908
 4851 0436 FFF7FEFF 		bl	CRYP_DataOut
 4852              	.LVL712:
1483:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4853              		.loc 1 1483 16 view .LVU1909
 4854 043a 0490     		str	r0, [sp, #16]
1484:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4855              		.loc 1 1484 5 is_stmt 1 view .LVU1910
1484:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4856              		.loc 1 1484 18 is_stmt 0 view .LVU1911
 4857 043c FFF7FEFF 		bl	CRYP_DataOut
 4858              	.LVL713:
1484:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4859              		.loc 1 1484 16 view .LVU1912
 4860 0440 0590     		str	r0, [sp, #20]
1485:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 4861              		.loc 1 1485 5 is_stmt 1 view .LVU1913
1485:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 141


 4862              		.loc 1 1485 18 is_stmt 0 view .LVU1914
 4863 0442 FFF7FEFF 		bl	CRYP_DataOut
 4864              	.LVL714:
1485:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 4865              		.loc 1 1485 16 view .LVU1915
 4866 0446 0690     		str	r0, [sp, #24]
 4867 0448 019F     		ldr	r7, [sp, #4]
 4868 044a A1E0     		b	.L139
 4869              	.LVL715:
 4870              	.L167:
1531:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4871              		.loc 1 1531 7 is_stmt 1 view .LVU1916
 4872 044c 4FF48030 		mov	r0, #65536
 4873 0450 FFF7FEFF 		bl	CRYP_PhaseConfig
 4874              	.LVL716:
1534:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4875              		.loc 1 1534 7 view .LVU1917
 4876 0454 0120     		movs	r0, #1
 4877 0456 FFF7FEFF 		bl	CRYP_Cmd
 4878              	.LVL717:
1536:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4879              		.loc 1 1536 7 view .LVU1918
1536:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4880              		.loc 1 1536 10 is_stmt 0 view .LVU1919
 4881 045a FFF7FEFF 		bl	CRYP_GetCmdStatus
 4882              	.LVL718:
1536:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4883              		.loc 1 1536 9 view .LVU1920
 4884 045e 0746     		mov	r7, r0
 4885              	.LVL719:
1536:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4886              		.loc 1 1536 9 view .LVU1921
 4887 0460 0028     		cmp	r0, #0
 4888 0462 00F0A180 		beq	.L126
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4889              		.loc 1 1543 23 view .LVU1922
 4890 0466 0027     		movs	r7, #0
 4891 0468 12E0     		b	.L142
 4892              	.LVL720:
 4893              	.L143:
1548:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4894              		.loc 1 1548 9 is_stmt 1 discriminator 1 view .LVU1923
1546:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4895              		.loc 1 1546 14 discriminator 1 view .LVU1924
1546:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4896              		.loc 1 1546 15 is_stmt 0 discriminator 1 view .LVU1925
 4897 046a 0120     		movs	r0, #1
 4898 046c FFF7FEFF 		bl	CRYP_GetFlagStatus
 4899              	.LVL721:
1546:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4900              		.loc 1 1546 14 discriminator 1 view .LVU1926
 4901 0470 0028     		cmp	r0, #0
 4902 0472 FAD0     		beq	.L143
1551:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4903              		.loc 1 1551 9 is_stmt 1 discriminator 2 view .LVU1927
 4904 0474 3068     		ldr	r0, [r6]
 4905 0476 FFF7FEFF 		bl	CRYP_DataIn
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 142


 4906              	.LVL722:
1552:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4907              		.loc 1 1552 9 discriminator 2 view .LVU1928
1553:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4908              		.loc 1 1553 9 discriminator 2 view .LVU1929
 4909 047a 7068     		ldr	r0, [r6, #4]
 4910 047c FFF7FEFF 		bl	CRYP_DataIn
 4911              	.LVL723:
1554:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4912              		.loc 1 1554 9 discriminator 2 view .LVU1930
1555:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4913              		.loc 1 1555 9 discriminator 2 view .LVU1931
 4914 0480 B068     		ldr	r0, [r6, #8]
 4915 0482 FFF7FEFF 		bl	CRYP_DataIn
 4916              	.LVL724:
1556:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4917              		.loc 1 1556 9 discriminator 2 view .LVU1932
1557:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4918              		.loc 1 1557 9 discriminator 2 view .LVU1933
 4919 0486 F068     		ldr	r0, [r6, #12]
 4920 0488 FFF7FEFF 		bl	CRYP_DataIn
 4921              	.LVL725:
1558:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4922              		.loc 1 1558 9 discriminator 2 view .LVU1934
1558:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4923              		.loc 1 1558 19 is_stmt 0 discriminator 2 view .LVU1935
 4924 048c 1036     		adds	r6, r6, #16
 4925              	.LVL726:
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4926              		.loc 1 1543 56 is_stmt 1 discriminator 2 view .LVU1936
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4927              		.loc 1 1543 67 is_stmt 0 discriminator 2 view .LVU1937
 4928 048e 1037     		adds	r7, r7, #16
 4929              	.LVL727:
 4930              	.L142:
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4931              		.loc 1 1543 28 is_stmt 1 discriminator 1 view .LVU1938
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4932              		.loc 1 1543 7 is_stmt 0 discriminator 1 view .LVU1939
 4933 0490 BC42     		cmp	r4, r7
 4934 0492 EAD8     		bhi	.L143
1562:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 4935              		.loc 1 1562 7 is_stmt 1 view .LVU1940
1562:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 4936              		.loc 1 1562 15 is_stmt 0 view .LVU1941
 4937 0494 0023     		movs	r3, #0
 4938 0496 0F93     		str	r3, [sp, #60]
 4939              	.LVL728:
 4940              	.L145:
1563:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4941              		.loc 1 1563 7 is_stmt 1 discriminator 2 view .LVU1942
1565:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 4942              		.loc 1 1565 9 discriminator 2 view .LVU1943
1565:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 4943              		.loc 1 1565 22 is_stmt 0 discriminator 2 view .LVU1944
 4944 0498 1020     		movs	r0, #16
 4945 049a FFF7FEFF 		bl	CRYP_GetFlagStatus
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 143


 4946              	.LVL729:
1566:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4947              		.loc 1 1566 9 is_stmt 1 discriminator 2 view .LVU1945
1566:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4948              		.loc 1 1566 16 is_stmt 0 discriminator 2 view .LVU1946
 4949 049e 0F9B     		ldr	r3, [sp, #60]
 4950 04a0 0133     		adds	r3, r3, #1
 4951 04a2 0F93     		str	r3, [sp, #60]
1567:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4952              		.loc 1 1567 14 is_stmt 1 discriminator 2 view .LVU1947
1567:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4953              		.loc 1 1567 24 is_stmt 0 discriminator 2 view .LVU1948
 4954 04a4 0F9B     		ldr	r3, [sp, #60]
1567:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4955              		.loc 1 1567 7 discriminator 2 view .LVU1949
 4956 04a6 B3F5803F 		cmp	r3, #65536
 4957 04aa 01D0     		beq	.L144
1567:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4958              		.loc 1 1567 44 discriminator 1 view .LVU1950
 4959 04ac 0028     		cmp	r0, #0
 4960 04ae F3D1     		bne	.L145
 4961              	.L144:
1569:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4962              		.loc 1 1569 7 is_stmt 1 view .LVU1951
1569:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4963              		.loc 1 1569 10 is_stmt 0 view .LVU1952
 4964 04b0 08B9     		cbnz	r0, .L160
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4965              		.loc 1 1148 15 view .LVU1953
 4966 04b2 0124     		movs	r4, #1
 4967              	.LVL730:
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4968              		.loc 1 1148 15 view .LVU1954
 4969 04b4 91E6     		b	.L141
 4970              	.LVL731:
 4971              	.L160:
1571:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4972              		.loc 1 1571 16 view .LVU1955
 4973 04b6 0024     		movs	r4, #0
 4974              	.LVL732:
1571:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4975              		.loc 1 1571 16 view .LVU1956
 4976 04b8 8FE6     		b	.L141
 4977              	.LVL733:
 4978              	.L149:
1592:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1593:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1594:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1595:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1596:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1597:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1598:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1599:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1600:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1601:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1602:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1603:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 144


1604:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1605:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1606:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1607:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1608:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1609:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter = 0;
1610:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
1611:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1612:FWLIB/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1613:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
1614:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1615:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1616:FWLIB/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 4979              		.loc 1 1616 9 is_stmt 1 view .LVU1957
 4980              		.loc 1 1616 12 is_stmt 0 view .LVU1958
 4981 04ba 30B3     		cbz	r0, .L152
1617:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1618:FWLIB/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
 4982              		.loc 1 1618 18 view .LVU1959
 4983 04bc 0024     		movs	r4, #0
 4984              	.LVL734:
 4985              	.L151:
1591:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4986              		.loc 1 1591 76 is_stmt 1 discriminator 2 view .LVU1960
1591:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4987              		.loc 1 1591 87 is_stmt 0 discriminator 2 view .LVU1961
 4988 04be 1036     		adds	r6, r6, #16
 4989              	.LVL735:
 4990              	.L147:
1591:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4991              		.loc 1 1591 28 is_stmt 1 discriminator 1 view .LVU1962
1591:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4992              		.loc 1 1591 7 is_stmt 0 discriminator 1 view .LVU1963
 4993 04c0 4645     		cmp	r6, r8
 4994 04c2 3AD2     		bcs	.L146
1591:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4995              		.loc 1 1591 53 discriminator 3 view .LVU1964
 4996 04c4 002C     		cmp	r4, #0
 4997 04c6 38D0     		beq	.L146
 4998              	.L148:
1596:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4999              		.loc 1 1596 9 is_stmt 1 discriminator 1 view .LVU1965
1594:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 5000              		.loc 1 1594 14 discriminator 1 view .LVU1966
1594:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 5001              		.loc 1 1594 15 is_stmt 0 discriminator 1 view .LVU1967
 5002 04c8 0120     		movs	r0, #1
 5003 04ca FFF7FEFF 		bl	CRYP_GetFlagStatus
 5004              	.LVL736:
1594:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 5005              		.loc 1 1594 14 discriminator 1 view .LVU1968
 5006 04ce 0028     		cmp	r0, #0
 5007 04d0 FAD0     		beq	.L148
1599:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5008              		.loc 1 1599 9 is_stmt 1 view .LVU1969
 5009 04d2 2868     		ldr	r0, [r5]
 5010 04d4 FFF7FEFF 		bl	CRYP_DataIn
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 145


 5011              	.LVL737:
1600:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5012              		.loc 1 1600 9 view .LVU1970
1601:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5013              		.loc 1 1601 9 view .LVU1971
 5014 04d8 6868     		ldr	r0, [r5, #4]
 5015 04da FFF7FEFF 		bl	CRYP_DataIn
 5016              	.LVL738:
1602:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5017              		.loc 1 1602 9 view .LVU1972
1603:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5018              		.loc 1 1603 9 view .LVU1973
 5019 04de A868     		ldr	r0, [r5, #8]
 5020 04e0 FFF7FEFF 		bl	CRYP_DataIn
 5021              	.LVL739:
1604:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5022              		.loc 1 1604 9 view .LVU1974
1605:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5023              		.loc 1 1605 9 view .LVU1975
 5024 04e4 E868     		ldr	r0, [r5, #12]
 5025 04e6 FFF7FEFF 		bl	CRYP_DataIn
 5026              	.LVL740:
1606:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 5027              		.loc 1 1606 9 view .LVU1976
1606:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 5028              		.loc 1 1606 18 is_stmt 0 view .LVU1977
 5029 04ea 1035     		adds	r5, r5, #16
 5030              	.LVL741:
1609:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 5031              		.loc 1 1609 9 is_stmt 1 view .LVU1978
1609:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 5032              		.loc 1 1609 17 is_stmt 0 view .LVU1979
 5033 04ec 0023     		movs	r3, #0
 5034 04ee 0F93     		str	r3, [sp, #60]
 5035              	.L150:
1610:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 5036              		.loc 1 1610 9 is_stmt 1 discriminator 2 view .LVU1980
1612:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 5037              		.loc 1 1612 11 discriminator 2 view .LVU1981
1612:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 5038              		.loc 1 1612 24 is_stmt 0 discriminator 2 view .LVU1982
 5039 04f0 1020     		movs	r0, #16
 5040 04f2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5041              	.LVL742:
1613:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5042              		.loc 1 1613 11 is_stmt 1 discriminator 2 view .LVU1983
1613:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5043              		.loc 1 1613 18 is_stmt 0 discriminator 2 view .LVU1984
 5044 04f6 0F9B     		ldr	r3, [sp, #60]
 5045 04f8 0133     		adds	r3, r3, #1
 5046 04fa 0F93     		str	r3, [sp, #60]
1614:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 5047              		.loc 1 1614 16 is_stmt 1 discriminator 2 view .LVU1985
1614:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 5048              		.loc 1 1614 26 is_stmt 0 discriminator 2 view .LVU1986
 5049 04fc 0F9B     		ldr	r3, [sp, #60]
1614:FWLIB/src/stm32f4xx_cryp_aes.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 146


 5050              		.loc 1 1614 9 discriminator 2 view .LVU1987
 5051 04fe B3F5803F 		cmp	r3, #65536
 5052 0502 DAD0     		beq	.L149
1614:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 5053              		.loc 1 1614 46 discriminator 1 view .LVU1988
 5054 0504 0028     		cmp	r0, #0
 5055 0506 F3D1     		bne	.L150
 5056 0508 D7E7     		b	.L149
 5057              	.LVL743:
 5058              	.L152:
1619:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1620:FWLIB/src/stm32f4xx_cryp_aes.c ****         else
1621:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1622:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1623:FWLIB/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1624:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
1625:FWLIB/src/stm32f4xx_cryp_aes.c ****           }
 5059              		.loc 1 1625 11 is_stmt 1 discriminator 1 view .LVU1989
1623:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 5060              		.loc 1 1623 16 discriminator 1 view .LVU1990
1623:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 5061              		.loc 1 1623 17 is_stmt 0 discriminator 1 view .LVU1991
 5062 050a 0420     		movs	r0, #4
 5063 050c FFF7FEFF 		bl	CRYP_GetFlagStatus
 5064              	.LVL744:
1623:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 5065              		.loc 1 1623 16 discriminator 1 view .LVU1992
 5066 0510 0028     		cmp	r0, #0
 5067 0512 FAD0     		beq	.L152
1626:FWLIB/src/stm32f4xx_cryp_aes.c ****           
1627:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1628:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5068              		.loc 1 1628 11 is_stmt 1 view .LVU1993
 5069              		.loc 1 1628 38 is_stmt 0 view .LVU1994
 5070 0514 FFF7FEFF 		bl	CRYP_DataOut
 5071              	.LVL745:
 5072              		.loc 1 1628 36 view .LVU1995
 5073 0518 CAF80000 		str	r0, [r10]
1629:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5074              		.loc 1 1629 11 is_stmt 1 view .LVU1996
 5075              	.LVL746:
1630:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5076              		.loc 1 1630 11 view .LVU1997
 5077              		.loc 1 1630 38 is_stmt 0 view .LVU1998
 5078 051c FFF7FEFF 		bl	CRYP_DataOut
 5079              	.LVL747:
 5080              		.loc 1 1630 36 view .LVU1999
 5081 0520 CAF80400 		str	r0, [r10, #4]
1631:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5082              		.loc 1 1631 11 is_stmt 1 view .LVU2000
 5083              	.LVL748:
1632:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5084              		.loc 1 1632 11 view .LVU2001
 5085              		.loc 1 1632 38 is_stmt 0 view .LVU2002
 5086 0524 FFF7FEFF 		bl	CRYP_DataOut
 5087              	.LVL749:
 5088              		.loc 1 1632 36 view .LVU2003
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 147


 5089 0528 CAF80800 		str	r0, [r10, #8]
1633:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5090              		.loc 1 1633 11 is_stmt 1 view .LVU2004
 5091              	.LVL750:
1634:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5092              		.loc 1 1634 11 view .LVU2005
 5093              		.loc 1 1634 38 is_stmt 0 view .LVU2006
 5094 052c FFF7FEFF 		bl	CRYP_DataOut
 5095              	.LVL751:
 5096              		.loc 1 1634 36 view .LVU2007
 5097 0530 CAF80C00 		str	r0, [r10, #12]
1635:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5098              		.loc 1 1635 11 is_stmt 1 view .LVU2008
 5099              		.loc 1 1635 21 is_stmt 0 view .LVU2009
 5100 0534 0AF1100A 		add	r10, r10, #16
 5101              	.LVL752:
 5102              		.loc 1 1635 21 view .LVU2010
 5103 0538 C1E7     		b	.L151
 5104              	.LVL753:
 5105              	.L146:
1636:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1637:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1638:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1639:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1640:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1641:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1642:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 5106              		.loc 1 1642 5 is_stmt 1 view .LVU2011
 5107 053a 4FF44030 		mov	r0, #196608
 5108 053e FFF7FEFF 		bl	CRYP_PhaseConfig
 5109              	.LVL754:
1643:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1644:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1645:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 5110              		.loc 1 1645 5 view .LVU2012
 5111 0542 0120     		movs	r0, #1
 5112 0544 FFF7FEFF 		bl	CRYP_Cmd
 5113              	.LVL755:
1646:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1647:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 5114              		.loc 1 1647 5 view .LVU2013
 5115              		.loc 1 1647 8 is_stmt 0 view .LVU2014
 5116 0548 FFF7FEFF 		bl	CRYP_GetCmdStatus
 5117              	.LVL756:
 5118              		.loc 1 1647 7 view .LVU2015
 5119 054c 0746     		mov	r7, r0
 5120 054e 58B3     		cbz	r0, .L126
1648:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1649:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1650:FWLIB/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1651:FWLIB/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
1652:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1653:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1654:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
 5121              		.loc 1 1654 5 is_stmt 1 view .LVU2016
 5122              	.LVL757:
1655:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 148


1656:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5123              		.loc 1 1656 5 view .LVU2017
 5124 0550 0798     		ldr	r0, [sp, #28]
 5125 0552 FFF7FEFF 		bl	CRYP_DataIn
 5126              	.LVL758:
1657:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5127              		.loc 1 1657 5 view .LVU2018
1658:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5128              		.loc 1 1658 5 view .LVU2019
 5129 0556 0898     		ldr	r0, [sp, #32]
 5130 0558 FFF7FEFF 		bl	CRYP_DataIn
 5131              	.LVL759:
1659:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5132              		.loc 1 1659 5 view .LVU2020
1660:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5133              		.loc 1 1660 5 view .LVU2021
 5134 055c 0998     		ldr	r0, [sp, #36]
 5135 055e FFF7FEFF 		bl	CRYP_DataIn
 5136              	.LVL760:
1661:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5137              		.loc 1 1661 5 view .LVU2022
1662:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1663:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
 5138              		.loc 1 1663 5 view .LVU2023
 5139              		.loc 1 1663 17 is_stmt 0 view .LVU2024
 5140 0562 0A98     		ldr	r0, [sp, #40]
 5141              		.loc 1 1663 5 view .LVU2025
 5142 0564 20F08070 		bic	r0, r0, #16777216
 5143 0568 FFF7FEFF 		bl	CRYP_DataIn
 5144              	.LVL761:
1664:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1665:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1666:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 5145              		.loc 1 1666 5 is_stmt 1 view .LVU2026
 5146              	.L153:
1667:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1668:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 5147              		.loc 1 1668 5 discriminator 1 view .LVU2027
1666:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 5148              		.loc 1 1666 10 discriminator 1 view .LVU2028
1666:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 5149              		.loc 1 1666 11 is_stmt 0 discriminator 1 view .LVU2029
 5150 056c 0420     		movs	r0, #4
 5151 056e FFF7FEFF 		bl	CRYP_GetFlagStatus
 5152              	.LVL762:
1666:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 5153              		.loc 1 1666 10 discriminator 1 view .LVU2030
 5154 0572 0028     		cmp	r0, #0
 5155 0574 FAD0     		beq	.L153
1669:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1670:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Read the Authentification TAG (MAC) in the IN FIFO */
1671:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
 5156              		.loc 1 1671 5 is_stmt 1 view .LVU2031
 5157              		.loc 1 1671 18 is_stmt 0 view .LVU2032
 5158 0576 FFF7FEFF 		bl	CRYP_DataOut
 5159              	.LVL763:
 5160              		.loc 1 1671 16 view .LVU2033
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 149


 5161 057a 0390     		str	r0, [sp, #12]
1672:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 5162              		.loc 1 1672 5 is_stmt 1 view .LVU2034
 5163              		.loc 1 1672 18 is_stmt 0 view .LVU2035
 5164 057c FFF7FEFF 		bl	CRYP_DataOut
 5165              	.LVL764:
 5166              		.loc 1 1672 16 view .LVU2036
 5167 0580 0490     		str	r0, [sp, #16]
1673:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 5168              		.loc 1 1673 5 is_stmt 1 view .LVU2037
 5169              		.loc 1 1673 18 is_stmt 0 view .LVU2038
 5170 0582 FFF7FEFF 		bl	CRYP_DataOut
 5171              	.LVL765:
 5172              		.loc 1 1673 16 view .LVU2039
 5173 0586 0590     		str	r0, [sp, #20]
1674:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 5174              		.loc 1 1674 5 is_stmt 1 view .LVU2040
 5175              		.loc 1 1674 18 is_stmt 0 view .LVU2041
 5176 0588 FFF7FEFF 		bl	CRYP_DataOut
 5177              	.LVL766:
 5178              		.loc 1 1674 16 view .LVU2042
 5179 058c 0690     		str	r0, [sp, #24]
 5180 058e 2746     		mov	r7, r4
 5181              	.LVL767:
 5182              	.L139:
1675:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1676:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1677:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Copy temporary authentication TAG in user TAG buffer */
1678:FWLIB/src/stm32f4xx_cryp_aes.c ****   for(loopcounter = 0; (loopcounter < TAGSize); loopcounter++)
 5183              		.loc 1 1678 3 is_stmt 1 view .LVU2043
 5184              		.loc 1 1678 19 is_stmt 0 view .LVU2044
 5185 0590 0023     		movs	r3, #0
 5186 0592 3199     		ldr	r1, [sp, #196]
 5187              		.loc 1 1678 3 view .LVU2045
 5188 0594 03E0     		b	.L154
 5189              	.LVL768:
 5190              	.L155:
1679:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1680:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Set the authentication TAG buffer */
1681:FWLIB/src/stm32f4xx_cryp_aes.c ****     *((uint8_t*)tagaddr+loopcounter) = *((uint8_t*)temptag+loopcounter);
 5191              		.loc 1 1681 5 is_stmt 1 discriminator 3 view .LVU2046
 5192              		.loc 1 1681 59 is_stmt 0 discriminator 3 view .LVU2047
 5193 0596 03AA     		add	r2, sp, #12
 5194              		.loc 1 1681 40 discriminator 3 view .LVU2048
 5195 0598 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 5196              		.loc 1 1681 38 discriminator 3 view .LVU2049
 5197 059a CA54     		strb	r2, [r1, r3]
1678:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 5198              		.loc 1 1678 49 is_stmt 1 discriminator 3 view .LVU2050
1678:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 5199              		.loc 1 1678 60 is_stmt 0 discriminator 3 view .LVU2051
 5200 059c 0133     		adds	r3, r3, #1
 5201              	.LVL769:
 5202              	.L154:
1678:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 5203              		.loc 1 1678 24 is_stmt 1 discriminator 1 view .LVU2052
1678:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 150


 5204              		.loc 1 1678 3 is_stmt 0 discriminator 1 view .LVU2053
 5205 059e 4B45     		cmp	r3, r9
 5206 05a0 F9D3     		bcc	.L155
1682:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1683:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1684:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1685:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 5207              		.loc 1 1685 3 is_stmt 1 view .LVU2054
 5208 05a2 0020     		movs	r0, #0
 5209 05a4 FFF7FEFF 		bl	CRYP_Cmd
 5210              	.LVL770:
1686:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1687:FWLIB/src/stm32f4xx_cryp_aes.c ****   return status;
 5211              		.loc 1 1687 3 view .LVU2055
 5212              	.L126:
1688:FWLIB/src/stm32f4xx_cryp_aes.c **** }
 5213              		.loc 1 1688 1 is_stmt 0 view .LVU2056
 5214 05a8 3846     		mov	r0, r7
 5215 05aa 21B0     		add	sp, sp, #132
 5216              	.LCFI14:
 5217              		.cfi_def_cfa_offset 36
 5218              		@ sp needed
 5219 05ac BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5220              		.loc 1 1688 1 view .LVU2057
 5221              		.cfi_endproc
 5222              	.LFE127:
 5224              		.text
 5225              	.Letext0:
 5226              		.file 3 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 5227              		.file 4 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
 5228              		.file 5 "USER/stm32f4xx.h"
 5229              		.file 6 "FWLIB/inc/stm32f4xx_cryp.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s 			page 151


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_cryp_aes.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s:18     .text.CRYP_AES_ECB:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s:26     .text.CRYP_AES_ECB:0000000000000000 CRYP_AES_ECB
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s:685    .text.CRYP_AES_CBC:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s:692    .text.CRYP_AES_CBC:0000000000000000 CRYP_AES_CBC
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s:1431   .text.CRYP_AES_CTR:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s:1438   .text.CRYP_AES_CTR:0000000000000000 CRYP_AES_CTR
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s:2121   .text.CRYP_AES_GCM:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s:2128   .text.CRYP_AES_GCM:0000000000000000 CRYP_AES_GCM
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s:3563   .text.CRYP_AES_CCM:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccreZb6u.s:3570   .text.CRYP_AES_CCM:0000000000000000 CRYP_AES_CCM

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_FIFOFlush
CRYP_Init
CRYP_KeyInit
CRYP_Cmd
CRYP_GetFlagStatus
CRYP_GetCmdStatus
CRYP_DataIn
CRYP_DataOut
CRYP_IVInit
CRYP_PhaseConfig
