C:/Users/mkolb/Documents/GitHub/VHDL/Week3/AAC2M3H1/AAC2M3H1.v {1 {vlog -work work -stats=none C:/Users/mkolb/Documents/GitHub/VHDL/Week3/AAC2M3H1/AAC2M3H1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FullAdd4

Top level modules:
	FullAdd4

} {} {}} C:/Users/mkolb/Documents/GitHub/VHDL/Week3/AAC2M3H1/AAC2M3H1_tb.vp {1 {vlog -work work -stats=none C:/Users/mkolb/Documents/GitHub/VHDL/Week3/AAC2M3H1/AAC2M3H1_tb.vp
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module AAC2M3H1_tb

Top level modules:
	AAC2M3H1_tb

} {} {}} C:/Users/mkolb/Documents/GitHub/VHDL/Week3/AAC2M3H1/vector.out {0 {vlog -work work -stats=none C:/Users/mkolb/Documents/GitHub/VHDL/Week3/AAC2M3H1/vector.out
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
** Error: (vlog-13069) C:/Users/mkolb/Documents/GitHub/VHDL/Week3/AAC2M3H1/vector.out(4): near "24": syntax error, unexpected INTEGER NUMBER, expecting class.

} {3.0 4.0} {}}
