Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /media/bluefalcon/Shreyas/axi_to_avalon/res.ip --block-symbol-file --output-directory=/media/bluefalcon/Shreyas/axi_to_avalon/res --family=Agilex --part=AGFB027R24C2E2VR2
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /media/bluefalcon/Shreyas/axi_to_avalon/res.ip --synthesis=VERILOG --output-directory=/media/bluefalcon/Shreyas/axi_to_avalon/res --family=Agilex --part=AGFB027R24C2E2VR2
Info: res: "Transforming system: res"
Info: res: "Naming system components in system: res"
Info: res: "Processing generation queue"
Info: res: "Generating: res"
Info: res: "Generating: altera_s10_user_rst_clkgate"
Info: s10_user_rst_clkgate_0: generating top-level entity altera_s10_user_rst_clkgate
Info: res: Done "res" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in res. No files generated.
Info: Finished: Generate IP Core Documentation
