# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Eink_controller.gen/sources_1/ip/clock_driver" \
"../../../../Eink_controller.gen/sources_1/ip/img_rom/sim/img_rom.v" \
"../../../../Eink_controller.srcs/sim_1/new/Data_controller_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
