Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat May 17 16:04:12 2025
| Host         : DESKTOP-MULMB7O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nano_Processor_control_sets_placed.rpt
| Design       : Nano_Processor
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            2 |
|      4 |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------+----------------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------+----------------------------+------------------+----------------+
|  Program_Counter/Q_reg[0] |                            | Program_Counter/Q_reg[0]_0 |                1 |              1 |
|  Slow_Clk_0/CLK           |                            | Reset_IBUF                 |                1 |              3 |
|  Clk_IBUF_BUFG            |                            |                            |                1 |              3 |
|  Slow_Clk_0/CLK           | Program_Counter/reg_num[0] | Reset_IBUF                 |                1 |              4 |
|  Slow_Clk_0/CLK           | Program_Counter/reg_num[2] | Reset_IBUF                 |                2 |              4 |
|  Slow_Clk_0/CLK           | Program_Counter/reg_num[1] | Reset_IBUF                 |                1 |              4 |
|  Program_Counter/E[0]     |                            | Program_Counter/AR[0]      |                1 |              4 |
+---------------------------+----------------------------+----------------------------+------------------+----------------+


