// Seed: 683320743
module module_0;
  assign module_2.id_4 = 0;
  localparam id_1 = ~1;
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire _id_1;
  assign id_6[id_1] = -1'b0;
  xnor primCall (id_3, id_4, id_5, id_6);
endmodule
module module_2 (
    input wor id_0
    , id_17,
    output tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    input tri1 id_9,
    output wor id_10,
    input tri id_11,
    input tri1 id_12,
    output uwire id_13,
    input wor id_14,
    input supply1 id_15
);
  logic id_18 = -1;
  assign id_13 = 1'd0;
  reg id_19;
  logic [1 : -1] id_20;
  always begin : LABEL_0
    id_19 <= id_14;
  end
  wire id_21;
  assign id_17 = -1;
  wire id_22;
  module_0 modCall_1 ();
  logic id_23 = 1 <-> -1;
endmodule
