===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 297.3695 seconds

   ---Wall Time---  --- Name ---
  10.0598 (  3.4%)  'firrtl.circuit' Pipeline
   1.0354 (  0.3%)    LowerFIRRTLTypes
   9.0244 (  3.0%)    'firrtl.module' Pipeline
   1.6093 (  0.5%)      CSE
   0.0248 (  0.0%)        (A) DominanceInfo
   6.7459 (  2.3%)      SimpleCanonicalizer
   0.6692 (  0.2%)      CheckWidths
   4.6201 (  1.6%)  LowerFIRRTLToRTL
   1.5220 (  0.5%)  RTLMemSimImpl
  278.1105 ( 93.5%)  'rtl.module' Pipeline
   1.3761 (  0.5%)    RTLCleanup
   2.8250 (  0.9%)    CSE
   0.3087 (  0.1%)      (A) DominanceInfo
  273.9094 ( 92.1%)    SimpleCanonicalizer
   1.7995 (  0.6%)  RTLLegalizeNames
   1.2577 (  0.4%)  'rtl.module' Pipeline
   1.2577 (  0.4%)    PrettifyVerilog
  297.3695 (100.0%)  Total

{
  totalTime: 309.813,
  maxMemory: 787144704
}
