{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733250249792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733250249795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:24:09 2024 " "Processing started: Tue Dec  3 13:24:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733250249795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733250249795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733250249796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733250250715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-Behavior " "Found design unit 1: ALU1-Behavior" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "ALU1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251514 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch0-Behavior " "Found design unit 1: latch0-Behavior" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251531 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch0 " "Found entity 1: latch0" {  } { { "latch0.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-machine " "Found design unit 1: FSM-machine" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251546 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dec3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod_dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_dec3to8-Behaviour " "Found design unit 1: mod_dec3to8-Behaviour" {  } { { "mod_dec3to8.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/mod_dec3to8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251563 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_dec3to8 " "Found entity 1: mod_dec3to8" {  } { { "mod_dec3to8.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/mod_dec3to8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/sseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251583 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prob1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prob1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prob1 " "Found entity 1: prob1" {  } { { "prob1.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-Behavior " "Found design unit 1: ALU2-Behavior" {  } { { "ALU2.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251644 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-Behavior " "Found design unit 1: ALU3-Behavior" {  } { { "ALU3.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251661 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegmod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegmod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegmod-Behavior " "Found design unit 1: ssegmod-Behavior" {  } { { "ssegmod.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ssegmod.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251677 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegmod " "Found entity 1: ssegmod" {  } { { "ssegmod.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ssegmod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prob3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prob3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prob3 " "Found entity 1: prob3" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ALU2-Functionb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ALU2-Functionb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2_FunctionB-Behavior " "Found design unit 1: ALU2_FunctionB-Behavior" {  } { { "output_files/ALU2-Functionb.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU2-Functionb.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251730 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2_FunctionB " "Found entity 1: ALU2_FunctionB" {  } { { "output_files/ALU2-Functionb.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU2-Functionb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ALU_FunctionH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ALU_FunctionH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2_FUnctionH-Behavior " "Found design unit 1: ALU2_FUnctionH-Behavior" {  } { { "output_files/ALU_FunctionH.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU_FunctionH.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251770 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2_FUnctionH " "Found entity 1: ALU2_FUnctionH" {  } { { "output_files/ALU_FunctionH.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU_FunctionH.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ALU2_FunctionA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ALU2_FunctionA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2_FUnctionA-Behavior " "Found design unit 1: ALU2_FUnctionA-Behavior" {  } { { "output_files/ALU2_FunctionA.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU2_FunctionA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251786 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2_FUnctionA " "Found entity 1: ALU2_FUnctionA" {  } { { "output_files/ALU2_FunctionA.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU2_FunctionA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU3_imran.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU3_imran.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3_Imran-Behavior " "Found design unit 1: ALU3_Imran-Behavior" {  } { { "ALU3_imran.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU3_imran.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251808 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3_Imran " "Found entity 1: ALU3_Imran" {  } { { "ALU3_imran.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU3_imran.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/prob2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/prob2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prob2 " "Found entity 1: prob2" {  } { { "output_files/prob2.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/prob2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/FuncA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/FuncA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FUnc_A-Behavior " "Found design unit 1: FUnc_A-Behavior" {  } { { "output_files/FuncA.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/FuncA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251873 ""} { "Info" "ISGN_ENTITY_NAME" "1 FUnc_A " "Found entity 1: FUnc_A" {  } { { "output_files/FuncA.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/FuncA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/functionaprob2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/functionaprob2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2_FunctionA2-Behavior " "Found design unit 1: ALU2_FunctionA2-Behavior" {  } { { "output_files/functionaprob2.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/functionaprob2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251892 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2_FunctionA2 " "Found entity 1: ALU2_FunctionA2" {  } { { "output_files/functionaprob2.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/functionaprob2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733250251892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733250251892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prob3 " "Elaborating entity \"prob3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733250252065 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "student_id2\[3..0\] student_id " "Bus \"student_id2\[3..0\]\" found using same base name as \"student_id\", which might lead to a name conflict." {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 672 632 832 784 "inst8" "" } { 672 632 832 784 "inst8" "" } { 672 632 832 784 "inst8" "" } { 672 632 832 784 "inst8" "" } { 672 632 832 784 "inst8" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1733250252067 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "student_id3\[3..0\] student_id " "Bus \"student_id3\[3..0\]\" found using same base name as \"student_id\", which might lead to a name conflict." {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 672 632 832 784 "inst8" "" } { 672 632 832 784 "inst8" "" } { 672 632 832 784 "inst8" "" } { 672 632 832 784 "inst8" "" } { 672 632 832 784 "inst8" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1733250252068 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "student_id " "Converted elements in bus name \"student_id\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "student_id\[3..0\] student_id3..0 " "Converted element name(s) from \"student_id\[3..0\]\" to \"student_id3..0\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 672 632 832 784 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252068 ""}  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 672 632 832 784 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733250252068 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "student_id2 " "Converted elements in bus name \"student_id2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "student_id2\[3..0\] student_id23..0 " "Converted element name(s) from \"student_id2\[3..0\]\" to \"student_id23..0\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 672 632 832 784 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252068 ""}  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 672 632 832 784 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733250252068 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "student_id3 " "Converted elements in bus name \"student_id3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "student_id3\[3..0\] student_id33..0 " "Converted element name(s) from \"student_id3\[3..0\]\" to \"student_id33..0\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 672 632 832 784 "inst8" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252068 ""}  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 672 632 832 784 "inst8" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733250252068 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "student_id2\[3..0\] student_id " "Bus \"student_id2\[3..0\]\" found using same base name as \"student_id\", which might lead to a name conflict." {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 536 1280 1520 680 "inst" "" } { 536 1280 1520 680 "inst" "" } { 536 1280 1520 680 "inst" "" } { 536 1280 1520 680 "inst" "" } { 536 1280 1520 680 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1733250252068 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "student_id3\[3..0\] student_id " "Bus \"student_id3\[3..0\]\" found using same base name as \"student_id\", which might lead to a name conflict." {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 536 1280 1520 680 "inst" "" } { 536 1280 1520 680 "inst" "" } { 536 1280 1520 680 "inst" "" } { 536 1280 1520 680 "inst" "" } { 536 1280 1520 680 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1733250252068 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "student_id " "Converted elements in bus name \"student_id\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "student_id\[3..0\] student_id3..0 " "Converted element name(s) from \"student_id\[3..0\]\" to \"student_id3..0\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 536 1280 1520 680 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252068 ""}  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 536 1280 1520 680 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733250252068 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "student_id2 " "Converted elements in bus name \"student_id2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "student_id2\[3..0\] student_id23..0 " "Converted element name(s) from \"student_id2\[3..0\]\" to \"student_id23..0\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 536 1280 1520 680 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252068 ""}  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 536 1280 1520 680 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733250252068 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "student_id3 " "Converted elements in bus name \"student_id3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "student_id3\[3..0\] student_id33..0 " "Converted element name(s) from \"student_id3\[3..0\]\" to \"student_id33..0\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 536 1280 1520 680 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252068 ""}  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 536 1280 1520 680 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733250252068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssegmod ssegmod:inst3 " "Elaborating entity \"ssegmod\" for hierarchy \"ssegmod:inst3\"" {  } { { "prob3.bdf" "inst3" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 544 1696 1864 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 ALU3:inst " "Elaborating entity \"ALU3\" for hierarchy \"ALU3:inst\"" {  } { { "prob3.bdf" "inst" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 536 1280 1520 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch0 latch0:inst6 " "Elaborating entity \"latch0\" for hierarchy \"latch0:inst6\"" {  } { { "prob3.bdf" "inst6" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 256 1104 1264 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dec3to8 mod_dec3to8:inst2 " "Elaborating entity \"mod_dec3to8\" for hierarchy \"mod_dec3to8:inst2\"" {  } { { "prob3.bdf" "inst2" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 672 976 1136 752 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst8 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst8\"" {  } { { "prob3.bdf" "inst8" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 672 632 832 784 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst9 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst9\"" {  } { { "prob3.bdf" "inst9" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 808 936 1104 888 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733250252091 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledn sseg.vhd(12) " "VHDL Process Statement warning at sseg.vhd(12): inferring latch(es) for signal or variable \"ledn\", which holds its previous value in one or more paths through the process" {  } { { "sseg.vhd" "" { Text "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/sseg.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1733250252092 "|prob2|sseg:inst3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "3-0\[0\] VCC " "Pin \"3-0\[0\]\" is stuck at VCC" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 568 1968 2144 584 "3-0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733250252944 "|prob3|3-0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "3-0\[2\] GND " "Pin \"3-0\[2\]\" is stuck at GND" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 568 1968 2144 584 "3-0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733250252944 "|prob3|3-0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "3-0\[6\] GND " "Pin \"3-0\[6\]\" is stuck at GND" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 568 1968 2144 584 "3-0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733250252944 "|prob3|3-0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "7-4\[0\] VCC " "Pin \"7-4\[0\]\" is stuck at VCC" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 680 1944 2120 696 "7-4\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733250252944 "|prob3|7-4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "7-4\[2\] GND " "Pin \"7-4\[2\]\" is stuck at GND" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 680 1944 2120 696 "7-4\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733250252944 "|prob3|7-4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "7-4\[6\] GND " "Pin \"7-4\[6\]\" is stuck at GND" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 680 1944 2120 696 "7-4\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733250252944 "|prob3|7-4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "7-5\[0\] VCC " "Pin \"7-5\[0\]\" is stuck at VCC" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 776 1808 1984 792 "7-5\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733250252944 "|prob3|7-5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "7-5\[2\] GND " "Pin \"7-5\[2\]\" is stuck at GND" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 776 1808 1984 792 "7-5\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733250252944 "|prob3|7-5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "7-5\[6\] GND " "Pin \"7-5\[6\]\" is stuck at GND" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 776 1808 1984 792 "7-5\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733250252944 "|prob3|7-5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733250252944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733250253452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733250253452 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputA\[7\] " "No output dependent on input pin \"InputA\[7\]\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 264 856 1024 280 "InputA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733250253705 "|prob3|InputA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputA\[6\] " "No output dependent on input pin \"InputA\[6\]\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 264 856 1024 280 "InputA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733250253705 "|prob3|InputA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputA\[5\] " "No output dependent on input pin \"InputA\[5\]\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 264 856 1024 280 "InputA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733250253705 "|prob3|InputA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputA\[4\] " "No output dependent on input pin \"InputA\[4\]\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 264 856 1024 280 "InputA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733250253705 "|prob3|InputA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputA\[3\] " "No output dependent on input pin \"InputA\[3\]\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 264 856 1024 280 "InputA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733250253705 "|prob3|InputA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputA\[2\] " "No output dependent on input pin \"InputA\[2\]\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 264 856 1024 280 "InputA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733250253705 "|prob3|InputA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputA\[1\] " "No output dependent on input pin \"InputA\[1\]\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 264 856 1024 280 "InputA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733250253705 "|prob3|InputA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputA\[0\] " "No output dependent on input pin \"InputA\[0\]\"" {  } { { "prob3.bdf" "" { Schematic "/home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf" { { 264 856 1024 280 "InputA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733250253705 "|prob3|InputA[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1733250253705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733250253706 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733250253706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733250253706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733250253706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733250253810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:24:13 2024 " "Processing ended: Tue Dec  3 13:24:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733250253810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733250253810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733250253810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733250253810 ""}
