<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: octeon_iq.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>octeon_iq.h</h1><a href="octeon__iq_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">/*!  \file  octeon_iq.h</span>
<a name="l00005"></a>00005 <span class="comment">     \brief Host Driver: Implementation of Octeon input queues.</span>
<a name="l00006"></a>00006 <span class="comment">*/</span>
<a name="l00007"></a>00007 
<a name="l00008"></a>00008 <span class="preprocessor">#ifndef  __OCTEON_IQ_H__</span>
<a name="l00009"></a>00009 <span class="preprocessor"></span><span class="preprocessor">#define  __OCTEON_IQ_H__</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span>
<a name="l00011"></a>00011 
<a name="l00012"></a>00012 
<a name="l00013"></a>00013 <span class="preprocessor">#include "<a class="code" href="octeon__main_8h.html">octeon_main.h</a>"</span>
<a name="l00014"></a>00014 <span class="preprocessor">#include "<a class="code" href="octeon__stats_8h.html">octeon_stats.h</a>"</span>
<a name="l00015"></a>00015 
<a name="l00016"></a>00016 
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 <span class="preprocessor">#define IQ_STATUS_RUNNING   1</span>
<a name="l00019"></a>00019 <span class="preprocessor"></span><span class="preprocessor">#define IQ_STATUS_BP_ON     2</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span>
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 <span class="preprocessor">#define  IQ_TURN_BP_ON(iq)      ((iq)-&gt;status |= IQ_STATUS_BP_ON)</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span><span class="preprocessor">#define  IQ_TURN_BP_OFF(iq)     ((iq)-&gt;status &amp;= ~(IQ_STATUS_BP_ON))</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define  IQ_CHECK_BP_ON(iq)     ((iq)-&gt;status &amp; IQ_STATUS_BP_ON)</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span>
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 <span class="preprocessor">#define IQ_SEND_OK          0</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span><span class="preprocessor">#define IQ_SEND_STOP        1</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="preprocessor">#define IQ_SEND_FAILED     -1</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 <span class="comment">/*-------------------------  INSTRUCTION QUEUE --------------------------*/</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="comment">/* \cond */</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#define NORESP_BUFTYPE_NONE          0</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define NORESP_BUFTYPE_INSTR         1</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define NORESP_BUFTYPE_NET_DIRECT    2</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span><span class="preprocessor">#define NORESP_BUFTYPE_NET           NORESP_BUFTYPE_NET_DIRECT</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define NORESP_BUFTYPE_NET_SG        3</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define NORESP_BUFTYPE_OHSM_SEND     4</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define NORESP_BUFTYPE_LAST          4</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="preprocessor">#define NORESP_TYPES                 NORESP_BUFTYPE_LAST</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00051"></a>00051 
<a name="l00052"></a>00052     <span class="keywordtype">int</span>     buftype;
<a name="l00053"></a>00053 
<a name="l00054"></a>00054     <span class="keywordtype">void</span>   *buf;
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 } octeon_noresponse_list_t;
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 <span class="keyword">struct </span>oct_noresp_free_list {
<a name="l00060"></a>00060 
<a name="l00061"></a>00061     octeon_noresponse_list_t     *q;
<a name="l00062"></a>00062 
<a name="l00063"></a>00063     uint32_t                     put_idx, get_idx;
<a name="l00064"></a>00064 
<a name="l00065"></a>00065     <a class="code" href="cvm__linux__types_8h.html#0cab1f85dba6d714c93abf3c05941720">cavium_atomic_t</a>              count;
<a name="l00066"></a>00066 };
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="comment">/* \endcond */</span>
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="comment"></span>
<a name="l00075"></a>00075 <span class="comment">/** The instruction (input) queue. </span>
<a name="l00076"></a>00076 <span class="comment">    The input queue is used to post raw (instruction) mode data or packet</span>
<a name="l00077"></a>00077 <span class="comment">    data to Octeon device from the host. Each input queue (upto 4) for</span>
<a name="l00078"></a>00078 <span class="comment">    a Octeon device has one such structure to represent it.</span>
<a name="l00079"></a>00079 <span class="comment">*/</span>
<a name="l00080"></a><a class="code" href="structocteon__instr__queue__t.html">00080</a> <span class="keyword">typedef</span> <span class="keyword">struct   </span>{
<a name="l00081"></a>00081 <span class="comment"></span>
<a name="l00082"></a>00082 <span class="comment">  /** A spinlock to protect access to the input ring.  */</span>
<a name="l00083"></a><a class="code" href="structocteon__instr__queue__t.html#3cfae10bfe78bccf81472dd5fe9558ab">00083</a>    <a class="code" href="cvm__linux__types_8h.html#b7961e12e2ac320c5ece3a4835b2db22">cavium_spinlock_t</a>     lock;
<a name="l00084"></a>00084 <span class="comment"></span>
<a name="l00085"></a>00085 <span class="comment">  /** Flag that indicates if the queue uses 64 byte commands. */</span>
<a name="l00086"></a><a class="code" href="structocteon__instr__queue__t.html#f3d3c624811d2d86e59857812d838659">00086</a>   uint32_t               iqcmd_64B:1;
<a name="l00087"></a>00087 <span class="comment"></span>
<a name="l00088"></a>00088 <span class="comment">  /** Queue Number. */</span>
<a name="l00089"></a><a class="code" href="structocteon__instr__queue__t.html#6be81ed5481de5064c1d00b8ba7fba3f">00089</a>   uint32_t               iq_no:5;
<a name="l00090"></a>00090 
<a name="l00091"></a><a class="code" href="structocteon__instr__queue__t.html#70bb8dd1085fa28880b631483308c6e7">00091</a>   uint32_t               rsvd:18;
<a name="l00092"></a>00092 
<a name="l00093"></a><a class="code" href="structocteon__instr__queue__t.html#4beb8ba6f9e1b6085204237ad14e538e">00093</a>   uint32_t               status:8;
<a name="l00094"></a>00094 <span class="comment"></span>
<a name="l00095"></a>00095 <span class="comment">  /** Maximum no. of instructions in this queue. */</span>
<a name="l00096"></a><a class="code" href="structocteon__instr__queue__t.html#d33906f6d3f3bf26f8199b6c156192ed">00096</a>    uint32_t              max_count;
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 <span class="preprocessor">#if !defined(DISABLE_PCIE14425_ERRATAFIX)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="comment">   /** Count of packets that were not sent due to backpressure.  */</span>
<a name="l00100"></a><a class="code" href="structocteon__instr__queue__t.html#33c5855bc5c4da64a4841cdc3138f830">00100</a>    uint32_t              bp_hits;
<a name="l00101"></a>00101 <span class="preprocessor">#endif</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">  /** Index in input ring where the driver should write the next packet. */</span>
<a name="l00104"></a><a class="code" href="structocteon__instr__queue__t.html#25597de54cc54f5877d2378ebb945629">00104</a>    uint32_t              host_write_index;
<a name="l00105"></a>00105 <span class="comment"></span>
<a name="l00106"></a>00106 <span class="comment">  /** Index in input ring where Octeon is expected to read the next packet. */</span>
<a name="l00107"></a><a class="code" href="structocteon__instr__queue__t.html#b03b48f49b941223fc980b6b0133756b">00107</a>    uint32_t              octeon_read_index;
<a name="l00108"></a>00108 <span class="comment"></span>
<a name="l00109"></a>00109 <span class="comment">  /** This index aids in finding the window in the queue where Octeon </span>
<a name="l00110"></a>00110 <span class="comment">      has read the commands. */</span>
<a name="l00111"></a><a class="code" href="structocteon__instr__queue__t.html#a5e5397aca6eb16b59dfeea13f9cb4c8">00111</a>    uint32_t              flush_index;
<a name="l00112"></a>00112 <span class="comment"></span>
<a name="l00113"></a>00113 <span class="comment">  /** This field keeps track of the instructions pending in this queue. */</span>
<a name="l00114"></a><a class="code" href="structocteon__instr__queue__t.html#70da85ce2630f6a283096f5e22064a6d">00114</a>    <a class="code" href="cvm__linux__types_8h.html#0cab1f85dba6d714c93abf3c05941720">cavium_atomic_t</a>       instr_pending;
<a name="l00115"></a>00115 
<a name="l00116"></a><a class="code" href="structocteon__instr__queue__t.html#7e7597a7772803e0cdf72898fd69f459">00116</a>    uint32_t              reset_instr_cnt;
<a name="l00117"></a>00117 <span class="comment"></span>
<a name="l00118"></a>00118 <span class="comment">  /** Pointer to the Virtual Base addr of the input ring. */</span>
<a name="l00119"></a><a class="code" href="structocteon__instr__queue__t.html#259938d6d4a7eb4a22bf9c6f982ff1cf">00119</a>    uint8_t              *base_addr;
<a name="l00120"></a>00120 
<a name="l00121"></a><a class="code" href="structocteon__instr__queue__t.html#5ecd89f7a2dc04557d525eb166d2683a">00121</a>    octeon_noresponse_list_t    *nrlist;
<a name="l00122"></a>00122 
<a name="l00123"></a><a class="code" href="structocteon__instr__queue__t.html#fd69e5dab97558148172fd9d898ac902">00123</a>    <span class="keyword">struct </span>oct_noresp_free_list nr_free;
<a name="l00124"></a>00124 <span class="comment"></span>
<a name="l00125"></a>00125 <span class="comment">  /** Octeon doorbell register for the ring. */</span>
<a name="l00126"></a><a class="code" href="structocteon__instr__queue__t.html#c2fcacf19dcb80601cee9afc6c56002a">00126</a>    <span class="keywordtype">void</span>                 *doorbell_reg;
<a name="l00127"></a>00127 <span class="comment"></span>
<a name="l00128"></a>00128 <span class="comment">  /** Octeon instruction count register for this ring. */</span>
<a name="l00129"></a><a class="code" href="structocteon__instr__queue__t.html#cdbda82c4f00c83c0f17866c11ff42e6">00129</a>    <span class="keywordtype">void</span>                 *inst_cnt_reg;
<a name="l00130"></a>00130 
<a name="l00131"></a>00131 <span class="comment"></span>
<a name="l00132"></a>00132 <span class="comment">  /** Number of instructions pending to be posted to Octeon. */</span>
<a name="l00133"></a><a class="code" href="structocteon__instr__queue__t.html#6c9d5a8538272a489f66b35a7d09b0fc">00133</a>    uint32_t              fill_cnt;
<a name="l00134"></a>00134 <span class="comment"></span>
<a name="l00135"></a>00135 <span class="comment">  /** The max. number of instructions that can be held pending by the driver. */</span>
<a name="l00136"></a><a class="code" href="structocteon__instr__queue__t.html#626225adbde8e4532c659305bfcfc763">00136</a>    uint32_t              fill_threshold;
<a name="l00137"></a>00137 <span class="comment"></span>
<a name="l00138"></a>00138 <span class="comment">  /** The last time that the doorbell was rung. The unit is OS-dependent. */</span>
<a name="l00139"></a><a class="code" href="structocteon__instr__queue__t.html#c6fd2fd714c1e0000c1de50ab8106795">00139</a>    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>         last_db_time;
<a name="l00140"></a>00140 <span class="comment"></span>
<a name="l00141"></a>00141 <span class="comment">  /** The doorbell timeout. If the doorbell was not rung for this time and </span>
<a name="l00142"></a>00142 <span class="comment">      fill_cnt is non-zero, ring the doorbell again. */</span>
<a name="l00143"></a><a class="code" href="structocteon__instr__queue__t.html#44299802735d6ad988e7d20be881d867">00143</a>    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>         db_timeout;
<a name="l00144"></a>00144 <span class="comment"></span>
<a name="l00145"></a>00145 <span class="comment">  /** Statistics for this input queue. */</span>
<a name="l00146"></a><a class="code" href="structocteon__instr__queue__t.html#99264820c0b933a68a28967a43051003">00146</a>   <a class="code" href="structoct__iq__stats__t.html">oct_iq_stats_t</a>         stats;
<a name="l00147"></a>00147 <span class="comment"></span>
<a name="l00148"></a>00148 <span class="comment">  /** DMA mapped base address of the input descriptor ring. */</span>
<a name="l00149"></a><a class="code" href="structocteon__instr__queue__t.html#77744037acb519feb8d6a8465ba461c8">00149</a>    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>          base_addr_dma;
<a name="l00150"></a>00150 
<a name="l00151"></a>00151 }  <a class="code" href="structocteon__instr__queue__t.html">octeon_instr_queue_t</a>;
<a name="l00152"></a>00152 
<a name="l00153"></a>00153 
<a name="l00154"></a>00154 
<a name="l00155"></a><a class="code" href="octeon__iq_8h.html#de490acf9f8b314c9f4ddb78aad56f72">00155</a> <span class="keyword">typedef</span> <a class="code" href="structocteon__instr__queue__t.html">octeon_instr_queue_t</a>   <a class="code" href="structocteon__instr__queue__t.html">octeon_iq_t</a>;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="comment">/*----------------------  INSTRUCTION FORMAT ----------------------------*/</span>
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 <span class="comment"></span>
<a name="l00163"></a>00163 <span class="comment">/** 32-byte instruction format.</span>
<a name="l00164"></a>00164 <span class="comment">    Format of instruction for a 32-byte mode input queue.</span>
<a name="l00165"></a>00165 <span class="comment">*/</span>
<a name="l00166"></a><a class="code" href="structocteon__instr__32B__t.html">00166</a> <span class="keyword">typedef</span> <span class="keyword">struct   </span>{
<a name="l00167"></a>00167 <span class="comment"></span>
<a name="l00168"></a>00168 <span class="comment">  /** Pointer where the input data is available. */</span>
<a name="l00169"></a><a class="code" href="structocteon__instr__32B__t.html#3cfdf89a2745416a914a6acdbe67be5f">00169</a>   uint64_t             dptr;
<a name="l00170"></a>00170 <span class="comment"></span>
<a name="l00171"></a>00171 <span class="comment">  /** Instruction Header.  */</span>
<a name="l00172"></a><a class="code" href="structocteon__instr__32B__t.html#33f2d39a56f14c97ab8ee56ea39be9db">00172</a>   uint64_t             ih;
<a name="l00173"></a>00173 <span class="comment"></span>
<a name="l00174"></a>00174 <span class="comment">  /** Pointer where the response for a RAW mode packet will be written</span>
<a name="l00175"></a>00175 <span class="comment">      by Octeon. */</span>
<a name="l00176"></a><a class="code" href="structocteon__instr__32B__t.html#76aedf3fa0e160a27ccedf3ee4b53d9a">00176</a>   uint64_t             rptr;
<a name="l00177"></a>00177 <span class="comment"></span>
<a name="l00178"></a>00178 <span class="comment">  /** Input Request Header. Additional info about the input. */</span>
<a name="l00179"></a><a class="code" href="structocteon__instr__32B__t.html#b6208f573ed2923cd75b45612516871c">00179</a>   uint64_t             irh;
<a name="l00180"></a>00180 
<a name="l00181"></a>00181 }<a class="code" href="structocteon__instr__32B__t.html">octeon_instr_32B_t</a>;
<a name="l00182"></a>00182 
<a name="l00183"></a>00183 <span class="preprocessor">#define OCT_32B_INSTR_SIZE     (sizeof(octeon_instr_32B_t))</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>
<a name="l00185"></a>00185 
<a name="l00186"></a>00186 <span class="comment"></span>
<a name="l00187"></a>00187 <span class="comment">/** 64-byte instruction format.</span>
<a name="l00188"></a>00188 <span class="comment">    Format of instruction for a 64-byte mode input queue.</span>
<a name="l00189"></a>00189 <span class="comment">*/</span>
<a name="l00190"></a><a class="code" href="structocteon__instr__64B__t.html">00190</a> <span class="keyword">typedef</span> <span class="keyword">struct  </span>{
<a name="l00191"></a>00191 <span class="comment"></span>
<a name="l00192"></a>00192 <span class="comment">  /** Pointer where the input data is available. */</span>
<a name="l00193"></a><a class="code" href="structocteon__instr__64B__t.html#e2877cb1c0f92b598f5027ba68b68e5c">00193</a>   uint64_t             dptr;
<a name="l00194"></a>00194 <span class="comment"></span>
<a name="l00195"></a>00195 <span class="comment">  /** Instruction Header. */</span>
<a name="l00196"></a><a class="code" href="structocteon__instr__64B__t.html#e0c53c308eb182867e2cea5bc62244af">00196</a>   uint64_t             ih;
<a name="l00197"></a>00197 <span class="comment"></span>
<a name="l00198"></a>00198 <span class="comment">  /** Pointer where the response for a RAW mode packet will be written</span>
<a name="l00199"></a>00199 <span class="comment">      by Octeon. */</span>
<a name="l00200"></a><a class="code" href="structocteon__instr__64B__t.html#b4fcd46196cf637f281b2cb1625586bd">00200</a>   uint64_t             rptr;
<a name="l00201"></a>00201 <span class="comment"></span>
<a name="l00202"></a>00202 <span class="comment">  /** Input Request Header. */</span>
<a name="l00203"></a><a class="code" href="structocteon__instr__64B__t.html#d05a60125d5c64d43391e0c7d14f285f">00203</a>   uint64_t             irh;
<a name="l00204"></a>00204 <span class="comment"></span>
<a name="l00205"></a>00205 <span class="comment">  /** Additional headers available in a 64-byte instruction. */</span>
<a name="l00206"></a><a class="code" href="structocteon__instr__64B__t.html#c9213726785d52c1018edc8af25004cd">00206</a>   uint64_t             exhdr[4];
<a name="l00207"></a>00207 
<a name="l00208"></a>00208 }<a class="code" href="structocteon__instr__64B__t.html">octeon_instr_64B_t</a>;
<a name="l00209"></a>00209 
<a name="l00210"></a>00210 <span class="preprocessor">#define OCT_64B_INSTR_SIZE     (sizeof(octeon_instr_64B_t))</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span>
<a name="l00212"></a>00212 
<a name="l00213"></a>00213 <span class="comment"></span>
<a name="l00214"></a>00214 <span class="comment">/**</span>
<a name="l00215"></a>00215 <span class="comment"> *  octeon_init_instr_queue()</span>
<a name="l00216"></a>00216 <span class="comment"> *  @param octeon_dev      - pointer to the octeon device structure.</span>
<a name="l00217"></a>00217 <span class="comment"> *  @param octeon_iq_conf  - configuration parameters for this input queue. </span>
<a name="l00218"></a>00218 <span class="comment"> *  @param iq_no           - queue to be initialized (0 &lt;= q_no &lt;= 3).</span>
<a name="l00219"></a>00219 <span class="comment"> *</span>
<a name="l00220"></a>00220 <span class="comment"> *  Called at driver init time for each input queue. iq_conf has the </span>
<a name="l00221"></a>00221 <span class="comment"> *  configuration parameters for the queue.</span>
<a name="l00222"></a>00222 <span class="comment"> *</span>
<a name="l00223"></a>00223 <span class="comment"> *  @return  Success: 0   Failure: 1</span>
<a name="l00224"></a>00224 <span class="comment"> */</span>
<a name="l00225"></a>00225 <span class="keywordtype">int</span>   <a class="code" href="octeon__iq_8h.html#d9236971d6f93ac49dec1e1e9b2e2469">octeon_init_instr_queue</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>     *octeon_dev,
<a name="l00226"></a>00226                               <span class="keywordtype">int</span>                  iq_no );
<a name="l00227"></a>00227 
<a name="l00228"></a>00228 
<a name="l00229"></a>00229 <span class="comment"></span>
<a name="l00230"></a>00230 <span class="comment">/**</span>
<a name="l00231"></a>00231 <span class="comment"> *  octeon_delete_instr_queue()</span>
<a name="l00232"></a>00232 <span class="comment"> *  @param octeon_dev      - pointer to the octeon device structure.</span>
<a name="l00233"></a>00233 <span class="comment"> *  @param iq_no           - queue to be deleted (0 &lt;= q_no &lt;= 3).</span>
<a name="l00234"></a>00234 <span class="comment"> *</span>
<a name="l00235"></a>00235 <span class="comment"> *  Called at driver unload time for each input queue. Deletes all</span>
<a name="l00236"></a>00236 <span class="comment"> *  allocated resources for the input queue.</span>
<a name="l00237"></a>00237 <span class="comment"> *</span>
<a name="l00238"></a>00238 <span class="comment"> *  @return  Success: 0   Failure: 1</span>
<a name="l00239"></a>00239 <span class="comment"> */</span>
<a name="l00240"></a>00240 <span class="keywordtype">int</span>   <a class="code" href="octeon__iq_8h.html#c807449d1aeaf4ff14c41d5c8e7a4b07">octeon_delete_instr_queue</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>     *octeon_dev,
<a name="l00241"></a>00241                                 <span class="keywordtype">int</span>                  iq_no);
<a name="l00242"></a>00242 
<a name="l00243"></a>00243 
<a name="l00244"></a>00244 
<a name="l00245"></a>00245 
<a name="l00246"></a>00246 <span class="keywordtype">int</span>
<a name="l00247"></a>00247 <a class="code" href="octeon__iq_8h.html#371892218bd001b38587c79a74943735">wait_for_instr_fetch</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>  *oct);
<a name="l00248"></a>00248 
<a name="l00249"></a>00249 
<a name="l00250"></a>00250 <span class="comment"></span>
<a name="l00251"></a>00251 <span class="comment">/** API exported to other modules that want to post a command directly</span>
<a name="l00252"></a>00252 <span class="comment">  * into the Input queue. This way of sending a command to Octeon does not</span>
<a name="l00253"></a>00253 <span class="comment">  * provide for notification of completion or for a callback. Most modules</span>
<a name="l00254"></a>00254 <span class="comment">  * will not use this.</span>
<a name="l00255"></a>00255 <span class="comment">  * @param oct - octeon device pointer</span>
<a name="l00256"></a>00256 <span class="comment">  * @param iq  - pointer to the input queue to which the command is posted</span>
<a name="l00257"></a>00257 <span class="comment">  * @param force_db - flag indicating if the input queue doorbell should be</span>
<a name="l00258"></a>00258 <span class="comment">  *                   rung after this command is posted.</span>
<a name="l00259"></a>00259 <span class="comment">  * @param cmd - pointer to the 32-byte command structure.</span>
<a name="l00260"></a>00260 <span class="comment">  */</span>
<a name="l00261"></a>00261 <span class="keywordtype">int</span> 
<a name="l00262"></a>00262 <a class="code" href="octeon__iq_8h.html#d434ee9700d0f01c94681f27b7da9c9d">octeon_iq_post_command</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>       *oct,
<a name="l00263"></a>00263                        <a class="code" href="structocteon__instr__queue__t.html">octeon_instr_queue_t</a>  *iq,
<a name="l00264"></a>00264                        uint32_t               force_db,
<a name="l00265"></a>00265                        <span class="keywordtype">void</span>                  *cmd);
<a name="l00266"></a>00266 
<a name="l00267"></a>00267 
<a name="l00268"></a>00268 <span class="preprocessor">#define NORESP_SEND_OK       IQ_SEND_OK</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#define NORESP_SEND_STOP     IQ_SEND_STOP</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define NORESP_SEND_FAILED   IQ_SEND_FAILED</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>
<a name="l00272"></a>00272 
<a name="l00273"></a>00273 <span class="keywordtype">int</span>
<a name="l00274"></a>00274 <a class="code" href="octeon__iq_8h.html#5fa5df0afc10b488e04aa661602cfc11">octeon_send_noresponse_command</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct,
<a name="l00275"></a>00275                                <span class="keywordtype">int</span>                iq_no,
<a name="l00276"></a>00276                                <span class="keywordtype">int</span>                force_db,
<a name="l00277"></a>00277                                <span class="keywordtype">void</span>              *cmd,
<a name="l00278"></a>00278                                <span class="keywordtype">void</span>              *buf,
<a name="l00279"></a>00279                                <span class="keywordtype">int</span>                datasize,
<a name="l00280"></a>00280                                <span class="keywordtype">int</span>                buftype);
<a name="l00281"></a>00281 
<a name="l00282"></a>00282 
<a name="l00283"></a>00283 <span class="comment"></span>
<a name="l00284"></a>00284 <span class="comment">/** API exported so that modules like octeon NIC module can flush the input</span>
<a name="l00285"></a>00285 <span class="comment">  * queue to which they had posted a command before.</span>
<a name="l00286"></a>00286 <span class="comment">  * @param oct - octeon device pointer</span>
<a name="l00287"></a>00287 <span class="comment">  * @param iq  - pointer to the octeon device input queue that will be flushed</span>
<a name="l00288"></a>00288 <span class="comment">  */</span>
<a name="l00289"></a>00289 <span class="keywordtype">void</span>
<a name="l00290"></a>00290 <a class="code" href="octeon__iq_8h.html#2b4e80495434b4d84d52dfbdcc7b21aa">octeon_flush_iq</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct, <a class="code" href="structocteon__instr__queue__t.html">octeon_instr_queue_t</a>  *iq);
<a name="l00291"></a>00291 
<a name="l00292"></a>00292 
<a name="l00293"></a>00293 <span class="keywordtype">void</span>
<a name="l00294"></a>00294 <a class="code" href="octeon__iq_8h.html#3a02ddc94d427303e03f1b6fd4d3136f">octeon_perf_flush_iq</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct, <a class="code" href="structocteon__instr__queue__t.html">octeon_instr_queue_t</a>  *iq);
<a name="l00295"></a>00295 
<a name="l00296"></a>00296 
<a name="l00297"></a>00297 <span class="preprocessor">#endif </span><span class="comment">/* __OCTEON_IQ_H__ */</span>
<a name="l00298"></a>00298 
<a name="l00299"></a>00299 
<a name="l00300"></a>00300 <span class="comment">/* $Id: octeon_iq.h 67259 2011-11-21 23:36:49Z mchalla $ */</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:40:59 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
