#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Oct 29 22:00:12 2023
# Process ID: 808052
# Current directory: /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main
# Command line: vivado
# Log file: /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/vivado.log
# Journal file: /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/Xilinx/2020.1/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7212.578 ; gain = 34.246 ; free physical = 4145 ; free virtual = 20142
update_compile_order -fileset sources_1
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
env.sh
hw
README.md
sw
vivado_1097545.backup.jou
vivado_1097545.backup.log
vivado_1141053.backup.jou
vivado_1141053.backup.log
vivado_1144061.backup.jou
vivado_1144061.backup.log
vivado_1152404.backup.jou
vivado_1152404.backup.log
vivado_1153219.backup.jou
vivado_1153219.backup.log
vivado.jou
vivado.log
vivado_pid1097545.str
vivado_pid1144061.str
vivado_pid27475.str
vivado_pid808052.str
cd hw
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
mlp_conv
mlp_system
piped_mac
staged_mac
transcript
cd staged_mac
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
component.xml
hdl
tb
vivado
xgui
cd tb
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
do
tcl
cd tcl
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
staged_mac_tb.tcl
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/hdl/staged_mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'staged_mac'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.staged_mac
Built simulation snapshot staged_mac_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim/xsim.dir/staged_mac_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 29 22:15:46 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "staged_mac_behav -key {Behavioral:sim_1:Functional:staged_mac} -tclbatch {staged_mac.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source staged_mac.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'staged_mac_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7352.555 ; gain = 95.863 ; free physical = 4026 ; free virtual = 20133
source staged_mac.tcl
couldn't read file "staged_mac.tcl": no such file or directory
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
staged_mac_tb.tcl
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
# add_force {staged_mac/ARESETN} -radix hex {0 0ns}
# run 30ns
# add_force {staged_mac/ARESETN} -radix hex {1 0ns}
# run 50ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} {0 0ns}
# run 20ns
missing close-brace
    while executing
"add_force {/staged_mac/SD_AXIS_TVALID {0 0ns}
run 200ns


# 2. Basic Single Operation
add_force {/staged_mac/SD_AXIS_TVALID} {1 0ns}
add_force {/stage..."
    (file "staged_mac_tb.tcl" line 21)
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7352.555 ; gain = 0.000 ; free physical = 3961 ; free virtual = 20079
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
# add_force {staged_mac/ARESETN} -radix hex {0 0ns}
# run 30ns
# add_force {staged_mac/ARESETN} -radix hex {1 0ns}
# run 50ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA}  {0000AAAA0000BBBB 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '0000AAAA0000BBBB': Character 'A' is not a legal binary literal.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Oct 29 22:37:54 2023] Launched synth_1...
Run output will be captured here: /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Oct 29 22:39:21 2023] Launched impl_1...
Run output will be captured here: /home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7440.082 ; gain = 0.000 ; free physical = 3568 ; free virtual = 19778
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7959.727 ; gain = 0.000 ; free physical = 3059 ; free virtual = 19269
Restored from archive | CPU: 0.050000 secs | Memory: 0.710587 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7959.727 ; gain = 0.000 ; free physical = 3059 ; free virtual = 19269
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7959.727 ; gain = 0.000 ; free physical = 3059 ; free virtual = 19269
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 8159.141 ; gain = 773.531 ; free physical = 2987 ; free virtual = 19199
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/hdl/staged_mac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'staged_mac'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.staged_mac
Built simulation snapshot staged_mac_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "staged_mac_behav -key {Behavioral:sim_1:Functional:staged_mac} -tclbatch {staged_mac.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source staged_mac.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'staged_mac_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8159.141 ; gain = 0.000 ; free physical = 2803 ; free virtual = 19016
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
# add_force {staged_mac/ARESETN} -radix hex {0 0ns}
# run 30ns
# add_force {staged_mac/ARESETN} -radix hex {1 0ns}
# run 50ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA}  {0000AAAA0000BBBB 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '0000AAAA0000BBBB': Character 'A' is not a legal binary literal.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8159.141 ; gain = 0.000 ; free physical = 2746 ; free virtual = 18958
clear
WARNING: [Common 17-259] Unknown Tcl command 'clear' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
[3J[H[2J
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
# add_force {staged_mac/ARESETN} -radix hex {0 0ns}
# run 30ns
# add_force {staged_mac/ARESETN} -radix hex {1 0ns}
# run 50ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA}  {0x0000AAAA0000BBBB 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '0x0000AAAA0000BBBB': Character 'A' is not a legal binary literal.
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
# add_force {staged_mac/ARESETN} -radix hex {0 0ns}
# run 30ns
# add_force {staged_mac/ARESETN} -radix hex {1 0ns}
# run 50ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA}  {16x0000AAAA0000BBBB 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '16x0000AAAA0000BBBB': Character '6' is not a legal binary literal.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8159.141 ; gain = 0.000 ; free physical = 2748 ; free virtual = 18957
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
# add_force {staged_mac/ARESETN} -radix hex {0 0ns}
# run 30ns
# add_force {staged_mac/ARESETN} -radix hex {1 0ns}
# run 50ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA}  -radix hex {0000AAAA0000BBBB 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {2 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# 
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# 
# 
# # 3. Inital Load Single Operation
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000000000001111 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {2 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {1 0ns}
# run 20ns
# 
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000AAAA0000BBBB 0ns}
# run 20ns
# 
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# 
# 
# # 4. Basic Multi Operation
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex 1 0ns}
ERROR: [Simtcl 6-8] No such HDL object /staged_mac/SD_AXIS_TLAST -radix hex {1 0ns}
add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
run 20ns

add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
run 200ns


# 3. Inital Load Single Operation
add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000000000001111 0ns}
add_force {/staged_mac/SD_AXIS_TID} -radix hex {2 0ns}
add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {1 0ns}
run 20ns

add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000AAAA0000BBBB 0ns}
run 20ns

add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
run 200ns


# 4. Basic Multi Operation
add_force {/staged_mac/SD_AXIS_TVALID} -radix hex 1 0ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8159.141 ; gain = 0.000 ; free physical = 2785 ; free virtual = 18994
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
# add_force {staged_mac/ARESETN} -radix hex {0 0ns}
# run 30ns
# add_force {staged_mac/ARESETN} -radix hex {1 0ns}
# run 50ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA}  -radix hex {0000AAAA0000BBBB 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {2 0ns}
missing close-brace
    while executing
"add_force {/staged_mac/SD_AXIS_TLAST -radix hex {1 0ns}
add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
run 20ns

add_force {/staged_mac/SD_A..."
    (file "staged_mac_tb.tcl" line 29)
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
# add_force {staged_mac/ARESETN} -radix hex {0 0ns}
# run 30ns
# add_force {staged_mac/ARESETN} -radix hex {1 0ns}
# run 50ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA}  -radix hex {0000AAAA0000BBBB 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {2 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000000000001111 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {2 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {1 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000AAAA0000BBBB 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
missing close-brace
    while executing
"add_force {/staged_mac/SD_AXIS_TDATA -radix hex {0000AAAA0000BBBB 0ns}
add_force {/staged_mac/SD_AXIS_TID -radix hex {3 0ns}
add_force {/staged_mac/SD..."
    (file "staged_mac_tb.tcl" line 56)
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
# add_force {staged_mac/ARESETN} -radix hex {0 0ns}
# run 30ns
# add_force {staged_mac/ARESETN} -radix hex {1 0ns}
# run 50ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA}  -radix hex {0000AAAA0000BBBB 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {2 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000000000001111 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {2 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {1 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000AAAA0000BBBB 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
missing close-brace
    while executing
"add_force {/staged_mac/SD_AXIS_TDATA -radix hex {0000AAAA0000BBBB 0ns}
add_force {/staged_mac/SD_AXIS_TID -radix hex {3 0ns}
add_force {/staged_mac/SD..."
    (file "staged_mac_tb.tcl" line 56)
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'staged_mac' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj staged_mac_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tjfriedl/Desktop/cpre_487/lab3/cpre487-587-lab3-main/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.sim/sim_1/behav/xsim'
xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /remote/Xilinx/2020.1/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 90490d896bdb4c0fad24a079b8603e83 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot staged_mac_behav xil_defaultlib.staged_mac -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8159.141 ; gain = 0.000 ; free physical = 2758 ; free virtual = 18972
source staged_mac_tb.tcl
# add_force {staged_mac/ACLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
# add_force {staged_mac/ARESETN} -radix hex {0 0ns}
# run 30ns
# add_force {staged_mac/ARESETN} -radix hex {1 0ns}
# run 50ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA}  -radix hex {0000AAAA0000BBBB 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {2 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000000000001111 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {2 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {1 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000AAAA0000BBBB 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000AAAA0000BBBB 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {3 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {0 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 50ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000AAAA0000BBBB 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 50ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {0000AAAA0000BBBB 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 100ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TDATA} -radix hex {1111111122222222 0ns}
# add_force {/staged_mac/SD_AXIS_TID} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TLAST} -radix hex {1 0ns}
# add_force {/staged_mac/SD_AXIS_TUSER} -radix hex {0 0ns}
# run 20ns
# add_force {/staged_mac/SD_AXIS_TVALID} -radix hex {0 0ns}
# run 200ns
# add_force {/staged_mac/MO_AXIS_TREADY} -radix hex {1 0ns}
# run 50ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 23:53:02 2023...
