$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # i_carry $end
  $var wire 1 $ i_data0 $end
  $var wire 1 % i_data1 $end
  $var wire 1 & o_sum $end
  $var wire 1 ' o_carry $end
  $scope module full_adder $end
   $var wire 1 # i_carry $end
   $var wire 1 $ i_data0 $end
   $var wire 1 % i_data1 $end
   $var wire 1 & o_sum $end
   $var wire 1 ' o_carry $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
1%
0&
1'
#1
#2
#3
#4
#5
1#
1&
#6
#7
#8
#9
#10
0#
0%
0'
#11
#12
#13
#14
#15
1#
0&
1'
#16
#17
#18
#19
