// Seed: 268364366
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output tri   id_2,
    input  wor   id_3,
    input  wor   id_4,
    output tri   id_5,
    output uwire id_6
);
  assign id_6 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    output wor id_6,
    output supply1 id_7
);
  always @(1 & 1 or(1)) #1;
  module_0(
      id_2, id_5, id_6, id_1, id_3, id_6, id_7
  );
endmodule
