{
  "module_name": "hi3660-clock.h",
  "hash_id": "a1fb61cbf6fc33fb6005dbc683d8f47e79259ede2da28f1e7dea8c65cc9cce3a",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/hi3660-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DTS_HI3660_CLOCK_H\n#define __DTS_HI3660_CLOCK_H\n\n \n#define HI3660_CLKIN_SYS\t\t0\n#define HI3660_CLKIN_REF\t\t1\n#define HI3660_CLK_FLL_SRC\t\t2\n#define HI3660_CLK_PPLL0\t\t3\n#define HI3660_CLK_PPLL1\t\t4\n#define HI3660_CLK_PPLL2\t\t5\n#define HI3660_CLK_PPLL3\t\t6\n#define HI3660_CLK_SCPLL\t\t7\n#define HI3660_PCLK\t\t\t8\n#define HI3660_CLK_UART0_DBG\t\t9\n#define HI3660_CLK_UART6\t\t10\n#define HI3660_OSC32K\t\t\t11\n#define HI3660_OSC19M\t\t\t12\n#define HI3660_CLK_480M\t\t\t13\n#define HI3660_CLK_INV\t\t\t14\n\n \n#define HI3660_FACTOR_UART3\t\t15\n#define HI3660_CLK_FACTOR_MMC\t\t16\n#define HI3660_CLK_GATE_I2C0\t\t17\n#define HI3660_CLK_GATE_I2C1\t\t18\n#define HI3660_CLK_GATE_I2C2\t\t19\n#define HI3660_CLK_GATE_I2C6\t\t20\n#define HI3660_CLK_DIV_SYSBUS\t\t21\n#define HI3660_CLK_DIV_320M\t\t22\n#define HI3660_CLK_DIV_A53\t\t23\n#define HI3660_CLK_GATE_SPI0\t\t24\n#define HI3660_CLK_GATE_SPI2\t\t25\n#define HI3660_PCIEPHY_REF\t\t26\n#define HI3660_CLK_ABB_USB\t\t27\n#define HI3660_HCLK_GATE_SDIO0\t\t28\n#define HI3660_HCLK_GATE_SD\t\t29\n#define HI3660_CLK_GATE_AOMM\t\t30\n#define HI3660_PCLK_GPIO0\t\t31\n#define HI3660_PCLK_GPIO1\t\t32\n#define HI3660_PCLK_GPIO2\t\t33\n#define HI3660_PCLK_GPIO3\t\t34\n#define HI3660_PCLK_GPIO4\t\t35\n#define HI3660_PCLK_GPIO5\t\t36\n#define HI3660_PCLK_GPIO6\t\t37\n#define HI3660_PCLK_GPIO7\t\t38\n#define HI3660_PCLK_GPIO8\t\t39\n#define HI3660_PCLK_GPIO9\t\t40\n#define HI3660_PCLK_GPIO10\t\t41\n#define HI3660_PCLK_GPIO11\t\t42\n#define HI3660_PCLK_GPIO12\t\t43\n#define HI3660_PCLK_GPIO13\t\t44\n#define HI3660_PCLK_GPIO14\t\t45\n#define HI3660_PCLK_GPIO15\t\t46\n#define HI3660_PCLK_GPIO16\t\t47\n#define HI3660_PCLK_GPIO17\t\t48\n#define HI3660_PCLK_GPIO18\t\t49\n#define HI3660_PCLK_GPIO19\t\t50\n#define HI3660_PCLK_GPIO20\t\t51\n#define HI3660_PCLK_GPIO21\t\t52\n#define HI3660_CLK_GATE_SPI3\t\t53\n#define HI3660_CLK_GATE_I2C7\t\t54\n#define HI3660_CLK_GATE_I2C3\t\t55\n#define HI3660_CLK_GATE_SPI1\t\t56\n#define HI3660_CLK_GATE_UART1\t\t57\n#define HI3660_CLK_GATE_UART2\t\t58\n#define HI3660_CLK_GATE_UART4\t\t59\n#define HI3660_CLK_GATE_UART5\t\t60\n#define HI3660_CLK_GATE_I2C4\t\t61\n#define HI3660_CLK_GATE_DMAC\t\t62\n#define HI3660_PCLK_GATE_DSS\t\t63\n#define HI3660_ACLK_GATE_DSS\t\t64\n#define HI3660_CLK_GATE_LDI1\t\t65\n#define HI3660_CLK_GATE_LDI0\t\t66\n#define HI3660_CLK_GATE_VIVOBUS\t\t67\n#define HI3660_CLK_GATE_EDC0\t\t68\n#define HI3660_CLK_GATE_TXDPHY0_CFG\t69\n#define HI3660_CLK_GATE_TXDPHY0_REF\t70\n#define HI3660_CLK_GATE_TXDPHY1_CFG\t71\n#define HI3660_CLK_GATE_TXDPHY1_REF\t72\n#define HI3660_ACLK_GATE_USB3OTG\t73\n#define HI3660_CLK_GATE_SPI4\t\t74\n#define HI3660_CLK_GATE_SD\t\t75\n#define HI3660_CLK_GATE_SDIO0\t\t76\n#define HI3660_CLK_GATE_UFS_SUBSYS\t77\n#define HI3660_PCLK_GATE_DSI0\t\t78\n#define HI3660_PCLK_GATE_DSI1\t\t79\n#define HI3660_ACLK_GATE_PCIE\t\t80\n#define HI3660_PCLK_GATE_PCIE_SYS       81\n#define HI3660_CLK_GATE_PCIEAUX\t\t82\n#define HI3660_PCLK_GATE_PCIE_PHY\t83\n#define HI3660_CLK_ANDGT_LDI0\t\t84\n#define HI3660_CLK_ANDGT_LDI1\t\t85\n#define HI3660_CLK_ANDGT_EDC0\t\t86\n#define HI3660_CLK_GATE_UFSPHY_GT\t87\n#define HI3660_CLK_ANDGT_MMC\t\t88\n#define HI3660_CLK_ANDGT_SD\t\t89\n#define HI3660_CLK_A53HPM_ANDGT\t\t90\n#define HI3660_CLK_ANDGT_SDIO\t\t91\n#define HI3660_CLK_ANDGT_UART0\t\t92\n#define HI3660_CLK_ANDGT_UART1\t\t93\n#define HI3660_CLK_ANDGT_UARTH\t\t94\n#define HI3660_CLK_ANDGT_SPI\t\t95\n#define HI3660_CLK_VIVOBUS_ANDGT\t96\n#define HI3660_CLK_AOMM_ANDGT\t\t97\n#define HI3660_CLK_320M_PLL_GT\t\t98\n#define HI3660_AUTODIV_EMMC0BUS\t\t99\n#define HI3660_AUTODIV_SYSBUS\t\t100\n#define HI3660_CLK_GATE_UFSPHY_CFG\t101\n#define HI3660_CLK_GATE_UFSIO_REF\t102\n#define HI3660_CLK_MUX_SYSBUS\t\t103\n#define HI3660_CLK_MUX_UART0\t\t104\n#define HI3660_CLK_MUX_UART1\t\t105\n#define HI3660_CLK_MUX_UARTH\t\t106\n#define HI3660_CLK_MUX_SPI\t\t107\n#define HI3660_CLK_MUX_I2C\t\t108\n#define HI3660_CLK_MUX_MMC_PLL\t\t109\n#define HI3660_CLK_MUX_LDI1\t\t110\n#define HI3660_CLK_MUX_LDI0\t\t111\n#define HI3660_CLK_MUX_SD_PLL\t\t112\n#define HI3660_CLK_MUX_SD_SYS\t\t113\n#define HI3660_CLK_MUX_EDC0\t\t114\n#define HI3660_CLK_MUX_SDIO_SYS\t\t115\n#define HI3660_CLK_MUX_SDIO_PLL\t\t116\n#define HI3660_CLK_MUX_VIVOBUS\t\t117\n#define HI3660_CLK_MUX_A53HPM\t\t118\n#define HI3660_CLK_MUX_320M\t\t119\n#define HI3660_CLK_MUX_IOPERI\t\t120\n#define HI3660_CLK_DIV_UART0\t\t121\n#define HI3660_CLK_DIV_UART1\t\t122\n#define HI3660_CLK_DIV_UARTH\t\t123\n#define HI3660_CLK_DIV_MMC\t\t124\n#define HI3660_CLK_DIV_SD\t\t125\n#define HI3660_CLK_DIV_EDC0\t\t126\n#define HI3660_CLK_DIV_LDI0\t\t127\n#define HI3660_CLK_DIV_SDIO\t\t128\n#define HI3660_CLK_DIV_LDI1\t\t129\n#define HI3660_CLK_DIV_SPI\t\t130\n#define HI3660_CLK_DIV_VIVOBUS\t\t131\n#define HI3660_CLK_DIV_I2C\t\t132\n#define HI3660_CLK_DIV_UFSPHY\t\t133\n#define HI3660_CLK_DIV_CFGBUS\t\t134\n#define HI3660_CLK_DIV_MMC0BUS\t\t135\n#define HI3660_CLK_DIV_MMC1BUS\t\t136\n#define HI3660_CLK_DIV_UFSPERI\t\t137\n#define HI3660_CLK_DIV_AOMM\t\t138\n#define HI3660_CLK_DIV_IOPERI\t\t139\n#define HI3660_VENC_VOLT_HOLD\t\t140\n#define HI3660_PERI_VOLT_HOLD\t\t141\n#define HI3660_CLK_GATE_VENC\t\t142\n#define HI3660_CLK_GATE_VDEC\t\t143\n#define HI3660_CLK_ANDGT_VENC\t\t144\n#define HI3660_CLK_ANDGT_VDEC\t\t145\n#define HI3660_CLK_MUX_VENC\t\t146\n#define HI3660_CLK_MUX_VDEC\t\t147\n#define HI3660_CLK_DIV_VENC\t\t148\n#define HI3660_CLK_DIV_VDEC\t\t149\n#define HI3660_CLK_FAC_ISP_SNCLK\t150\n#define HI3660_CLK_GATE_ISP_SNCLK0\t151\n#define HI3660_CLK_GATE_ISP_SNCLK1\t152\n#define HI3660_CLK_GATE_ISP_SNCLK2\t153\n#define HI3660_CLK_ANGT_ISP_SNCLK\t154\n#define HI3660_CLK_MUX_ISP_SNCLK\t155\n#define HI3660_CLK_DIV_ISP_SNCLK\t156\n\n \n#define HI3660_GATE_ABB_192\t\t0\n\n \n#define HI3660_GATE_UFS_TCXO_EN\t\t0\n#define HI3660_GATE_USB_TCXO_EN\t\t1\n\n \n#define HI3660_PCLK_AO_GPIO0\t\t0\n#define HI3660_PCLK_AO_GPIO1\t\t1\n#define HI3660_PCLK_AO_GPIO2\t\t2\n#define HI3660_PCLK_AO_GPIO3\t\t3\n#define HI3660_PCLK_AO_GPIO4\t\t4\n#define HI3660_PCLK_AO_GPIO5\t\t5\n#define HI3660_PCLK_AO_GPIO6\t\t6\n#define HI3660_PCLK_GATE_MMBUF\t\t7\n#define HI3660_CLK_GATE_DSS_AXI_MM\t8\n#define HI3660_PCLK_MMBUF_ANDGT\t\t9\n#define HI3660_CLK_MMBUF_PLL_ANDGT\t10\n#define HI3660_CLK_FLL_MMBUF_ANDGT\t11\n#define HI3660_CLK_SYS_MMBUF_ANDGT\t12\n#define HI3660_CLK_GATE_PCIEPHY_GT\t13\n#define HI3660_ACLK_MUX_MMBUF\t\t14\n#define HI3660_CLK_SW_MMBUF\t\t15\n#define HI3660_CLK_DIV_AOBUS\t\t16\n#define HI3660_PCLK_DIV_MMBUF\t\t17\n#define HI3660_ACLK_DIV_MMBUF\t\t18\n#define HI3660_CLK_DIV_PCIEPHY\t\t19\n\n \n#define HI3660_CLK_I2C0_IOMCU\t\t0\n#define HI3660_CLK_I2C1_IOMCU\t\t1\n#define HI3660_CLK_I2C2_IOMCU\t\t2\n#define HI3660_CLK_I2C6_IOMCU\t\t3\n#define HI3660_CLK_IOMCU_PERI0\t\t4\n\n \n#define HI3660_CLK_STUB_CLUSTER0\t0\n#define HI3660_CLK_STUB_CLUSTER1\t1\n#define HI3660_CLK_STUB_GPU\t\t2\n#define HI3660_CLK_STUB_DDR\t\t3\n#define HI3660_CLK_STUB_NUM\t\t4\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}