// Seed: 2371482114
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output tri id_4;
  input wire id_3;
  inout tri0 id_2;
  input wire id_1;
  wire id_6;
  always @(posedge (id_5), posedge -1) assume (1 / id_3);
  assign id_2 = 1'b0;
  assign id_4 = 1 & 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_5,
      id_6,
      id_5
  );
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  xnor primCall (id_6, id_10, id_4, id_1, id_8, id_7);
  output wire id_2;
  inout wire id_1;
  wire id_11;
endmodule
