Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 12 11:06:49 2022
| Host         : CSE-P07-216886 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Alarm_Clock_timing_summary_routed.rpt -pb Alarm_Clock_timing_summary_routed.pb -rpx Alarm_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Alarm_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     201         
LUTAR-1    Warning           LUT drives async reset alert    22          
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (344)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (420)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (344)
--------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: B1/risingedge/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: B1/risingedge/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B2/risingedge/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B2/risingedge/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B3/risingedge/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B3/risingedge/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B4/risingedge/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B4/risingedge/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B5/risingedge/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B5/risingedge/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: One_Hundred_Hz_Divider/clk_out_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: One_Hz_Divider/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Hour/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Hour/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Hour/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Hour/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Hour/out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Minute/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Minute/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Minute/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Minute/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Hour/out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adjust_me/Adjust_Clock_Hour/out_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: adjust_me/Adjust_Clock_Hour/out_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: adjust_me/Adjust_Clock_Hour/out_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: adjust_me/Adjust_Clock_Hour/out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Minute/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Minute/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Minute/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Minute/out_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: adjust_me/adjust_flag_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: select_counter/DUUT/clk_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (420)
--------------------------------------------------
 There are 420 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  438          inf        0.000                      0                  438           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           438 Endpoints
Min Delay           438 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cl/c5/count_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.265ns  (logic 5.072ns (45.025%)  route 6.193ns (54.975%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         LDCE                         0.000     0.000 r  cl/c5/count_reg[1]_LDC/G
    SLICE_X65Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cl/c5/count_reg[1]_LDC/Q
                         net (fo=6, routed)           1.436     1.995    cl/c5/count_reg[1]_LDC_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.152     2.147 r  cl/c5/seg_OBUF[6]_inst_i_20/O
                         net (fo=3, routed)           0.823     2.970    adjust_me/Adjust_Clock_Hour/CTH[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.326     3.296 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.024     4.320    adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124     4.444 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.005     5.449    select_counter/DUT/seg[4]_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.152     5.601 r  select_counter/DUT/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     7.506    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.759    11.265 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.265    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cl/c5/count_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.150ns  (logic 5.047ns (45.262%)  route 6.103ns (54.738%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         LDCE                         0.000     0.000 r  cl/c5/count_reg[1]_LDC/G
    SLICE_X65Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cl/c5/count_reg[1]_LDC/Q
                         net (fo=6, routed)           1.436     1.995    cl/c5/count_reg[1]_LDC_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.152     2.147 r  cl/c5/seg_OBUF[6]_inst_i_20/O
                         net (fo=3, routed)           0.823     2.970    adjust_me/Adjust_Clock_Hour/CTH[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.326     3.296 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.024     4.320    adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124     4.444 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.013     5.457    select_counter/DUT/seg[4]_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I3_O)        0.146     5.603 r  select_counter/DUT/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.410    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    11.150 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.150    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cl/c5/count_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.983ns  (logic 4.816ns (43.855%)  route 6.166ns (56.145%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         LDCE                         0.000     0.000 r  cl/c5/count_reg[1]_LDC/G
    SLICE_X65Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cl/c5/count_reg[1]_LDC/Q
                         net (fo=6, routed)           1.436     1.995    cl/c5/count_reg[1]_LDC_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.152     2.147 r  cl/c5/seg_OBUF[6]_inst_i_20/O
                         net (fo=3, routed)           0.823     2.970    adjust_me/Adjust_Clock_Hour/CTH[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.326     3.296 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.024     4.320    adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124     4.444 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.013     5.457    select_counter/DUT/seg[4]_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.124     5.581 r  select_counter/DUT/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.870     7.451    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.983 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.983    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cl/c5/count_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.780ns  (logic 5.032ns (46.678%)  route 5.748ns (53.322%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         LDCE                         0.000     0.000 r  cl/c5/count_reg[1]_LDC/G
    SLICE_X65Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cl/c5/count_reg[1]_LDC/Q
                         net (fo=6, routed)           1.436     1.995    cl/c5/count_reg[1]_LDC_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.152     2.147 r  cl/c5/seg_OBUF[6]_inst_i_20/O
                         net (fo=3, routed)           0.823     2.970    adjust_me/Adjust_Clock_Hour/CTH[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.326     3.296 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.024     4.320    adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124     4.444 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.600     5.044    select_counter/DUT/seg[4]_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I3_O)        0.153     5.197 r  select_counter/DUT/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.865     7.062    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.718    10.780 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.780    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cl/c5/count_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.744ns  (logic 4.789ns (44.578%)  route 5.954ns (55.422%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         LDCE                         0.000     0.000 r  cl/c5/count_reg[1]_LDC/G
    SLICE_X65Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cl/c5/count_reg[1]_LDC/Q
                         net (fo=6, routed)           1.436     1.995    cl/c5/count_reg[1]_LDC_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.152     2.147 r  cl/c5/seg_OBUF[6]_inst_i_20/O
                         net (fo=3, routed)           0.823     2.970    adjust_me/Adjust_Clock_Hour/CTH[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.326     3.296 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.024     4.320    adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124     4.444 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.005     5.449    select_counter/DUT/seg[4]_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.124     5.573 r  select_counter/DUT/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     7.239    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.744 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.744    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cl/c5/count_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.409ns  (logic 4.814ns (46.248%)  route 5.595ns (53.752%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         LDCE                         0.000     0.000 r  cl/c5/count_reg[1]_LDC/G
    SLICE_X65Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cl/c5/count_reg[1]_LDC/Q
                         net (fo=6, routed)           1.436     1.995    cl/c5/count_reg[1]_LDC_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.152     2.147 r  cl/c5/seg_OBUF[6]_inst_i_20/O
                         net (fo=3, routed)           0.823     2.970    adjust_me/Adjust_Clock_Hour/CTH[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.326     3.296 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.024     4.320    adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124     4.444 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.600     5.044    select_counter/DUT/seg[4]_0
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.124     5.168 r  select_counter/DUT/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.712     6.880    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.409 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.409    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cl/c5/count_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.364ns  (logic 4.805ns (46.363%)  route 5.559ns (53.637%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         LDCE                         0.000     0.000 r  cl/c5/count_reg[1]_LDC/G
    SLICE_X65Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cl/c5/count_reg[1]_LDC/Q
                         net (fo=6, routed)           1.436     1.995    cl/c5/count_reg[1]_LDC_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.152     2.147 f  cl/c5/seg_OBUF[6]_inst_i_20/O
                         net (fo=3, routed)           0.823     2.970    adjust_me/Adjust_Clock_Hour/CTH[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.326     3.296 f  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           1.024     4.320    adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124     4.444 f  adjust_me/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.617     5.061    adjust_me/Adjust_Clock_Hour/out_reg[1]_1
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.124     5.185 r  adjust_me/Adjust_Clock_Hour/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.659     6.844    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.364 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.364    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            One_Hundred_Hz_Divider/count_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.052ns  (logic 1.456ns (14.486%)  route 8.596ns (85.514%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=162, routed)         8.596    10.052    One_Hundred_Hz_Divider/rst_IBUF
    SLICE_X41Y43         FDCE                                         f  One_Hundred_Hz_Divider/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            One_Hundred_Hz_Divider/count_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.052ns  (logic 1.456ns (14.486%)  route 8.596ns (85.514%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=162, routed)         8.596    10.052    One_Hundred_Hz_Divider/rst_IBUF
    SLICE_X41Y43         FDCE                                         f  One_Hundred_Hz_Divider/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            One_Hundred_Hz_Divider/count_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 1.456ns (14.692%)  route 8.455ns (85.308%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=162, routed)         8.455     9.911    One_Hundred_Hz_Divider/rst_IBUF
    SLICE_X41Y44         FDCE                                         f  One_Hundred_Hz_Divider/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B4/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B4/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE                         0.000     0.000 r  B4/debounc/q2_reg/C
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B4/debounc/q2_reg/Q
                         net (fo=2, routed)           0.131     0.259    B4/debounc/q2
    SLICE_X36Y15         FDRE                                         r  B4/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B3/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE                         0.000     0.000 r  B3/debounc/q2_reg/C
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B3/debounc/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    B3/debounc/q2
    SLICE_X34Y15         FDRE                                         r  B3/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B5/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B5/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE                         0.000     0.000 r  B5/debounc/q2_reg/C
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B5/debounc/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    B5/debounc/q2
    SLICE_X30Y16         FDRE                                         r  B5/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cl/c2/count_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cl/c2/count_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDPE                         0.000     0.000 r  cl/c2/count_reg[1]_P/C
    SLICE_X58Y22         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  cl/c2/count_reg[1]_P/Q
                         net (fo=3, routed)           0.098     0.239    cl/c2/count_reg[1]_P_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  cl/c2/count[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.284    cl/c2/count[1]_C_i_1_n_0
    SLICE_X59Y22         FDCE                                         r  cl/c2/count_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE                         0.000     0.000 r  B1/debounc/q2_reg/C
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/debounc/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    B1/debounc/q2
    SLICE_X34Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.285 r  B1/debounc/q1_i_1/O
                         net (fo=1, routed)           0.000     0.285    B1/sync/q1_reg_0
    SLICE_X34Y15         FDRE                                         r  B1/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE                         0.000     0.000 r  B2/debounc/q2_reg/C
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/debounc/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    B2/debounc/q2
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.045     0.285 r  B2/debounc/q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.285    B2/sync/q1_reg_0
    SLICE_X30Y16         FDRE                                         r  B2/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cl/c4/count_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cl/c4/count_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDPE                         0.000     0.000 r  cl/c4/count_reg[1]_P/C
    SLICE_X63Y15         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  cl/c4/count_reg[1]_P/Q
                         net (fo=4, routed)           0.121     0.262    cl/c4/count_reg[1]_P_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  cl/c4/count[1]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.307    cl/c4/count[1]_C_i_1__0_n_0
    SLICE_X62Y15         FDCE                                         r  cl/c4/count_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 not_turned_on_reg/G
                            (positive level-sensitive latch)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.203ns (65.279%)  route 0.108ns (34.721%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         LDCE                         0.000     0.000 r  not_turned_on_reg/G
    SLICE_X59Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  not_turned_on_reg/Q
                         net (fo=2, routed)           0.108     0.266    B1/risingedge/not_turned_on
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.311 r  B1/risingedge/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.311    B1_n_4
    SLICE_X58Y16         FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 not_turned_on_reg/G
                            (positive level-sensitive latch)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.203ns (65.070%)  route 0.109ns (34.930%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         LDCE                         0.000     0.000 r  not_turned_on_reg/G
    SLICE_X59Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  not_turned_on_reg/Q
                         net (fo=2, routed)           0.109     0.267    cl/c3/not_turned_on
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.312 r  cl/c3/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    NextState[1]
    SLICE_X58Y16         FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cl/c5/count_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            cl/c5/count_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.264%)  route 0.106ns (33.736%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE                         0.000     0.000 r  cl/c5/count_reg[0]_C/C
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cl/c5/count_reg[0]_C/Q
                         net (fo=4, routed)           0.106     0.270    cl/c5/count_reg[0]_C_n_0
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.045     0.315 r  cl/c5/count[0]_P_i_1__1/O
                         net (fo=1, routed)           0.000     0.315    cl/c5/count[0]_P_i_1__1_n_0
    SLICE_X65Y14         FDPE                                         r  cl/c5/count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------





