(edif BlockRam
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 8 8 20 4 40)
      (program "Xilinx ngc2edif" (version "P.15xf"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure BlockRam.ngc BlockRam.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB8BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RSTBRST
              (direction INPUT)
            )
            (port ENBRDEN
              (direction INPUT)
            )
            (port REGCEA
              (direction INPUT)
            )
            (port ENAWREN
              (direction INPUT)
            )
            (port CLKAWRCLK
              (direction INPUT)
            )
            (port CLKBRDCLK
              (direction INPUT)
            )
            (port REGCEBREGCE
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port (array (rename WEAWEL "WEAWEL<1:0>") 2)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename WEBWEU "WEBWEU<1:0>") 2)
              (direction INPUT))
            (port (array (rename ADDRAWRADDR "ADDRAWRADDR<12:0>") 13)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<15:0>") 16)
              (direction INPUT))
            (port (array (rename ADDRBRDADDR "ADDRBRDADDR<12:0>") 13)
              (direction INPUT))
            (port (array (rename DOBDO "DOBDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DIPADIP "DIPADIP<1:0>") 2)
              (direction INPUT))
          )
      )
    )
  )

  (library BlockRam_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell (rename blk_mem_gen_generic_cstr_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr "blk_mem_gen_generic_cstr")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port INJECTSBITERR
              (direction INPUT)
            )
            (port INJECTDBITERR
              (direction INPUT)
            )
            (port SBITERR
              (direction OUTPUT)
            )
            (port DBITERR
              (direction OUTPUT)
            )
            (port (array (rename RSTA "RSTA<0:0>") 1)
              (direction INPUT))
            (port (array (rename REGCEA "REGCEA<0:0>") 1)
              (direction INPUT))
            (port (array (rename WEA "WEA<1:0>") 2)
              (direction INPUT))
            (port (array (rename ADDRA "ADDRA<6:0>") 7)
              (direction INPUT))
            (port (array (rename DINA "DINA<15:0>") 16)
              (direction INPUT))
            (port (array (rename RSTB "RSTB<0:0>") 1)
              (direction INPUT))
            (port (array (rename REGCEB "REGCEB<0:0>") 1)
              (direction INPUT))
            (port (array (rename WEB "WEB<1:0>") 2)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<6:0>") 7)
              (direction INPUT))
            (port (array (rename DINB "DINB<15:0>") 16)
              (direction INPUT))
            (port (array (rename DOUTA "DOUTA<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOUTB "DOUTB<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename RDADDRECC "RDADDRECC<6:0>") 7)
              (direction OUTPUT))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram "ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 18) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 18) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "READ_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "READ_FIRST") (owner "Xilinx"))
            )
            (net (rename RSTA_0_ "RSTA<0>")
              (joined
                (portRef (member RSTA 0))
                (portRef RSTA (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef RSTBRST (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename WEA_0_ "WEA<0>")
              (joined
                (portRef (member WEA 1))
                (portRef (member WEAWEL 0) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename ADDRA_6_ "ADDRA<6>")
              (joined
                (portRef (member ADDRA 0))
                (portRef (member ADDRAWRADDR 1) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename ADDRA_5_ "ADDRA<5>")
              (joined
                (portRef (member ADDRA 1))
                (portRef (member ADDRAWRADDR 2) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename ADDRA_4_ "ADDRA<4>")
              (joined
                (portRef (member ADDRA 2))
                (portRef (member ADDRAWRADDR 3) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename ADDRA_3_ "ADDRA<3>")
              (joined
                (portRef (member ADDRA 3))
                (portRef (member ADDRAWRADDR 4) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename ADDRA_2_ "ADDRA<2>")
              (joined
                (portRef (member ADDRA 4))
                (portRef (member ADDRAWRADDR 5) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename ADDRA_1_ "ADDRA<1>")
              (joined
                (portRef (member ADDRA 5))
                (portRef (member ADDRAWRADDR 6) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename ADDRA_0_ "ADDRA<0>")
              (joined
                (portRef (member ADDRA 6))
                (portRef (member ADDRAWRADDR 7) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_15_ "DINA<15>")
              (joined
                (portRef (member DINA 0))
                (portRef (member DIBDI 4) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_14_ "DINA<14>")
              (joined
                (portRef (member DINA 1))
                (portRef (member DIBDI 5) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_13_ "DINA<13>")
              (joined
                (portRef (member DINA 2))
                (portRef (member DIBDI 6) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_12_ "DINA<12>")
              (joined
                (portRef (member DINA 3))
                (portRef (member DIBDI 7) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_11_ "DINA<11>")
              (joined
                (portRef (member DINA 4))
                (portRef (member DIBDI 12) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_10_ "DINA<10>")
              (joined
                (portRef (member DINA 5))
                (portRef (member DIBDI 13) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_9_ "DINA<9>")
              (joined
                (portRef (member DINA 6))
                (portRef (member DIBDI 14) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_8_ "DINA<8>")
              (joined
                (portRef (member DINA 7))
                (portRef (member DIBDI 15) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_7_ "DINA<7>")
              (joined
                (portRef (member DINA 8))
                (portRef (member DIADI 4) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_6_ "DINA<6>")
              (joined
                (portRef (member DINA 9))
                (portRef (member DIADI 5) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_5_ "DINA<5>")
              (joined
                (portRef (member DINA 10))
                (portRef (member DIADI 6) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_4_ "DINA<4>")
              (joined
                (portRef (member DINA 11))
                (portRef (member DIADI 7) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_3_ "DINA<3>")
              (joined
                (portRef (member DINA 12))
                (portRef (member DIADI 12) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_2_ "DINA<2>")
              (joined
                (portRef (member DINA 13))
                (portRef (member DIADI 13) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_1_ "DINA<1>")
              (joined
                (portRef (member DINA 14))
                (portRef (member DIADI 14) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DINA_0_ "DINA<0>")
              (joined
                (portRef (member DINA 15))
                (portRef (member DIADI 15) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net CLKA
              (joined
                (portRef CLKA)
                (portRef CLKAWRCLK (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef CLKBRDCLK (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net ENA
              (joined
                (portRef ENA)
                (portRef ENAWREN (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef ENBRDEN (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_15_ "DOUTA<15>")
              (joined
                (portRef (member DOUTA 0))
                (portRef (member DOBDO 4) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_14_ "DOUTA<14>")
              (joined
                (portRef (member DOUTA 1))
                (portRef (member DOBDO 5) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_13_ "DOUTA<13>")
              (joined
                (portRef (member DOUTA 2))
                (portRef (member DOBDO 6) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_12_ "DOUTA<12>")
              (joined
                (portRef (member DOUTA 3))
                (portRef (member DOBDO 7) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_11_ "DOUTA<11>")
              (joined
                (portRef (member DOUTA 4))
                (portRef (member DOBDO 12) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_10_ "DOUTA<10>")
              (joined
                (portRef (member DOUTA 5))
                (portRef (member DOBDO 13) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_9_ "DOUTA<9>")
              (joined
                (portRef (member DOUTA 6))
                (portRef (member DOBDO 14) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_8_ "DOUTA<8>")
              (joined
                (portRef (member DOUTA 7))
                (portRef (member DOBDO 15) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_7_ "DOUTA<7>")
              (joined
                (portRef (member DOUTA 8))
                (portRef (member DOADO 4) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_6_ "DOUTA<6>")
              (joined
                (portRef (member DOUTA 9))
                (portRef (member DOADO 5) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_5_ "DOUTA<5>")
              (joined
                (portRef (member DOUTA 10))
                (portRef (member DOADO 6) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_4_ "DOUTA<4>")
              (joined
                (portRef (member DOUTA 11))
                (portRef (member DOADO 7) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_3_ "DOUTA<3>")
              (joined
                (portRef (member DOUTA 12))
                (portRef (member DOADO 12) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_2_ "DOUTA<2>")
              (joined
                (portRef (member DOUTA 13))
                (portRef (member DOADO 13) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_1_ "DOUTA<1>")
              (joined
                (portRef (member DOUTA 14))
                (portRef (member DOADO 14) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net (rename DOUTA_0_ "DOUTA<0>")
              (joined
                (portRef (member DOUTA 15))
                (portRef (member DOADO 15) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef (member ADDRBRDADDR 8) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
              )
            )
            (net DBITERR
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DBITERR)
                (portRef SBITERR)
                (portRef (member RDADDRECC 0))
                (portRef (member RDADDRECC 1))
                (portRef (member RDADDRECC 2))
                (portRef (member RDADDRECC 3))
                (portRef (member RDADDRECC 4))
                (portRef (member RDADDRECC 5))
                (portRef (member RDADDRECC 6))
                (portRef REGCEA (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef REGCEBREGCE (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DOUTB 15))
                (portRef (member ADDRAWRADDR 8) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef ramloop_0__ram_r_s6_init_ram_SP_WIDE_PRIM9_ram))
                (portRef (member DOUTB 14))
                (portRef (member DOUTB 13))
                (portRef (member DOUTB 12))
                (portRef (member DOUTB 11))
                (portRef (member DOUTB 10))
                (portRef (member DOUTB 9))
                (portRef (member DOUTB 8))
                (portRef (member DOUTB 7))
                (portRef (member DOUTB 6))
                (portRef (member DOUTB 5))
                (portRef (member DOUTB 4))
                (portRef (member DOUTB 3))
                (portRef (member DOUTB 2))
                (portRef (member DOUTB 1))
                (portRef (member DOUTB 0))
              )
            )
          )
      )
    )
    (cell BlockRam
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port ena
              (direction INPUT)
            )
            (port (array (rename wea "wea<0:0>") 1)
              (direction INPUT))
            (port (array (rename addra "addra<6:0>") 7)
              (direction INPUT))
            (port (array (rename dina "dina<15:0>") 16)
              (direction INPUT))
            (port (array (rename douta "douta<15:0>") 16)
              (direction OUTPUT))
            (designator "6slx9csg324-2")
            (property TYPE (string "BlockRam") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:wea<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "7:INPUT:addra<6:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:dina<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:douta<15:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_1, Xilinx CORE Generator 14.1") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "BlockRam,blk_mem_gen_v7_1,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "BlockRam,blk_mem_gen_v7_1,{c_addra_width=7,c_addrb_width=7,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=X_/0_xlinx_ISE/ANC_Top_2.0/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=spartan6,c_has_axi_id=0,c_has_ena=1,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file_name=no_coe_file_loaded,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=0,c_mem_type=0,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=128,c_read_depth_b=128,c_read_width_a=16,c_read_width_b=16,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=1,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=128,c_write_depth_b=128,c_write_mode_a=READ_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=16,c_write_width_b=16,c_xdevicefamily=spartan6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "BlockRam_BlockRam") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr")
              (viewRef view_1 (cellRef blk_mem_gen_generic_cstr_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr 
(libraryRef BlockRam_lib)))
              (property BUS_INFO (string "1:INPUT:RSTA<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "1:INPUT:REGCEA<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "7:INPUT:ADDRA<6:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DINA<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "1:INPUT:RSTB<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "1:INPUT:REGCEB<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "7:INPUT:ADDRB<6:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DINB<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOUTA<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOUTB<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "7:OUTPUT:RDADDRECC<6:0>") (owner "Xilinx"))
              (property BMM_INFO_ADDRESS_RANGE (string "/*_*_RANGE *") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "blk_mem_gen_generic_cstr_U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr") (owner "Xilinx"))
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member RSTA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member RSTB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member DINB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef CLKB (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef ENB (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef INJECTSBITERR (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef INJECTDBITERR (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 15))
                (portRef (member DOUTA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 14))
                (portRef (member DOUTA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 13))
                (portRef (member DOUTA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 12))
                (portRef (member DOUTA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 11))
                (portRef (member DOUTA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 10))
                (portRef (member DOUTA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 9))
                (portRef (member DOUTA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 8))
                (portRef (member DOUTA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_8_ "douta<8>")
              (joined
                (portRef (member douta 7))
                (portRef (member DOUTA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_9_ "douta<9>")
              (joined
                (portRef (member douta 6))
                (portRef (member DOUTA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_10_ "douta<10>")
              (joined
                (portRef (member douta 5))
                (portRef (member DOUTA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_11_ "douta<11>")
              (joined
                (portRef (member douta 4))
                (portRef (member DOUTA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_12_ "douta<12>")
              (joined
                (portRef (member douta 3))
                (portRef (member DOUTA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_13_ "douta<13>")
              (joined
                (portRef (member douta 2))
                (portRef (member DOUTA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_14_ "douta<14>")
              (joined
                (portRef (member douta 1))
                (portRef (member DOUTA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename douta_15_ "douta<15>")
              (joined
                (portRef (member douta 0))
                (portRef (member DOUTA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net ena
              (joined
                (portRef ena)
                (portRef ENA (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKA (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_0_ "dina<0>")
              (joined
                (portRef (member dina 15))
                (portRef (member DINA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_1_ "dina<1>")
              (joined
                (portRef (member dina 14))
                (portRef (member DINA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_2_ "dina<2>")
              (joined
                (portRef (member dina 13))
                (portRef (member DINA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_3_ "dina<3>")
              (joined
                (portRef (member dina 12))
                (portRef (member DINA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_4_ "dina<4>")
              (joined
                (portRef (member dina 11))
                (portRef (member DINA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_5_ "dina<5>")
              (joined
                (portRef (member dina 10))
                (portRef (member DINA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_6_ "dina<6>")
              (joined
                (portRef (member dina 9))
                (portRef (member DINA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_7_ "dina<7>")
              (joined
                (portRef (member dina 8))
                (portRef (member DINA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_8_ "dina<8>")
              (joined
                (portRef (member dina 7))
                (portRef (member DINA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_9_ "dina<9>")
              (joined
                (portRef (member dina 6))
                (portRef (member DINA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_10_ "dina<10>")
              (joined
                (portRef (member dina 5))
                (portRef (member DINA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_11_ "dina<11>")
              (joined
                (portRef (member dina 4))
                (portRef (member DINA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_12_ "dina<12>")
              (joined
                (portRef (member dina 3))
                (portRef (member DINA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_13_ "dina<13>")
              (joined
                (portRef (member dina 2))
                (portRef (member DINA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_14_ "dina<14>")
              (joined
                (portRef (member dina 1))
                (portRef (member DINA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename dina_15_ "dina<15>")
              (joined
                (portRef (member dina 0))
                (portRef (member DINA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 1))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 0))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
            (net (rename wea_0_ "wea<0>")
              (joined
                (portRef (member wea 0))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr))
              )
            )
          )
      )
    )
  )

  (design BlockRam
    (cellRef BlockRam
      (libraryRef BlockRam_lib)
    )
    (property PART (string "6slx9csg324-2") (owner "Xilinx"))
  )
)

