{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 16:56:08 2013 " "Info: Processing started: Mon May 06 16:56:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off KatPro -c KatPro " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off KatPro -c KatPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "KatPro EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design KatPro" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "Critical Warning: No exact pin location assignment(s) for 102 pins of 102 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_word\[7\] " "Info: Pin out_word\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_word[7] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 576 1224 1400 592 "out_word\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_word[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1046 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_word\[6\] " "Info: Pin out_word\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_word[6] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 576 1224 1400 592 "out_word\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_word[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1047 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_word\[5\] " "Info: Pin out_word\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_word[5] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 576 1224 1400 592 "out_word\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_word[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1048 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_word\[4\] " "Info: Pin out_word\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_word[4] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 576 1224 1400 592 "out_word\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_word[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1049 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_word\[3\] " "Info: Pin out_word\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_word[3] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 576 1224 1400 592 "out_word\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_word[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1050 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_word\[2\] " "Info: Pin out_word\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_word[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 576 1224 1400 592 "out_word\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_word[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1051 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_word\[1\] " "Info: Pin out_word\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_word[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 576 1224 1400 592 "out_word\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_word[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1052 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_word\[0\] " "Info: Pin out_word\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { out_word[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 576 1224 1400 592 "out_word\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_word[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1053 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_count_clken " "Info: Pin _count_clken not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { _count_clken } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { -368 1000 1176 -352 "_count_clken" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { _count_clken } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1086 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[7\] " "Info: Pin step\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { step[7] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1488 2280 2456 1504 "step\[7..0\]" "" } { -512 616 672 -496 "step\[7..0\]" "" } { -416 616 672 -400 "step\[7..0\]" "" } { -320 616 672 -304 "step\[7..0\]" "" } { -224 616 672 -208 "step\[7..0\]" "" } { 1408 2504 2560 1424 "step\[0\]" "" } { 1440 2504 2560 1456 "step\[1\]" "" } { 1472 2504 2560 1488 "step\[2\]" "" } { 1504 2504 2560 1520 "step\[3\]" "" } { 1536 2504 2560 1552 "step\[4\]" "" } { 1568 2504 2560 1584 "step\[5\]" "" } { 1600 2504 2560 1616 "step\[6\]" "" } { 1632 2504 2560 1648 "step\[7\]" "" } { 1544 2472 2504 1591 "step\[7..0\]" "" } { 1120 -600 -448 1136 "step\[7..0\]" "" } { 1232 -816 -752 1248 "step\[7..0\]" "" } { 1968 1752 1808 1984 "step\[7..0\]" "" } { 2064 1752 1808 2080 "step\[7..0\]" "" } { 2160 1752 1808 2176 "step\[7..0\]" "" } { 2256 1752 1808 2272 "step\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 994 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[6\] " "Info: Pin step\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { step[6] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1488 2280 2456 1504 "step\[7..0\]" "" } { -512 616 672 -496 "step\[7..0\]" "" } { -416 616 672 -400 "step\[7..0\]" "" } { -320 616 672 -304 "step\[7..0\]" "" } { -224 616 672 -208 "step\[7..0\]" "" } { 1408 2504 2560 1424 "step\[0\]" "" } { 1440 2504 2560 1456 "step\[1\]" "" } { 1472 2504 2560 1488 "step\[2\]" "" } { 1504 2504 2560 1520 "step\[3\]" "" } { 1536 2504 2560 1552 "step\[4\]" "" } { 1568 2504 2560 1584 "step\[5\]" "" } { 1600 2504 2560 1616 "step\[6\]" "" } { 1632 2504 2560 1648 "step\[7\]" "" } { 1544 2472 2504 1591 "step\[7..0\]" "" } { 1120 -600 -448 1136 "step\[7..0\]" "" } { 1232 -816 -752 1248 "step\[7..0\]" "" } { 1968 1752 1808 1984 "step\[7..0\]" "" } { 2064 1752 1808 2080 "step\[7..0\]" "" } { 2160 1752 1808 2176 "step\[7..0\]" "" } { 2256 1752 1808 2272 "step\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 995 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[5\] " "Info: Pin step\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { step[5] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1488 2280 2456 1504 "step\[7..0\]" "" } { -512 616 672 -496 "step\[7..0\]" "" } { -416 616 672 -400 "step\[7..0\]" "" } { -320 616 672 -304 "step\[7..0\]" "" } { -224 616 672 -208 "step\[7..0\]" "" } { 1408 2504 2560 1424 "step\[0\]" "" } { 1440 2504 2560 1456 "step\[1\]" "" } { 1472 2504 2560 1488 "step\[2\]" "" } { 1504 2504 2560 1520 "step\[3\]" "" } { 1536 2504 2560 1552 "step\[4\]" "" } { 1568 2504 2560 1584 "step\[5\]" "" } { 1600 2504 2560 1616 "step\[6\]" "" } { 1632 2504 2560 1648 "step\[7\]" "" } { 1544 2472 2504 1591 "step\[7..0\]" "" } { 1120 -600 -448 1136 "step\[7..0\]" "" } { 1232 -816 -752 1248 "step\[7..0\]" "" } { 1968 1752 1808 1984 "step\[7..0\]" "" } { 2064 1752 1808 2080 "step\[7..0\]" "" } { 2160 1752 1808 2176 "step\[7..0\]" "" } { 2256 1752 1808 2272 "step\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 996 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[4\] " "Info: Pin step\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { step[4] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1488 2280 2456 1504 "step\[7..0\]" "" } { -512 616 672 -496 "step\[7..0\]" "" } { -416 616 672 -400 "step\[7..0\]" "" } { -320 616 672 -304 "step\[7..0\]" "" } { -224 616 672 -208 "step\[7..0\]" "" } { 1408 2504 2560 1424 "step\[0\]" "" } { 1440 2504 2560 1456 "step\[1\]" "" } { 1472 2504 2560 1488 "step\[2\]" "" } { 1504 2504 2560 1520 "step\[3\]" "" } { 1536 2504 2560 1552 "step\[4\]" "" } { 1568 2504 2560 1584 "step\[5\]" "" } { 1600 2504 2560 1616 "step\[6\]" "" } { 1632 2504 2560 1648 "step\[7\]" "" } { 1544 2472 2504 1591 "step\[7..0\]" "" } { 1120 -600 -448 1136 "step\[7..0\]" "" } { 1232 -816 -752 1248 "step\[7..0\]" "" } { 1968 1752 1808 1984 "step\[7..0\]" "" } { 2064 1752 1808 2080 "step\[7..0\]" "" } { 2160 1752 1808 2176 "step\[7..0\]" "" } { 2256 1752 1808 2272 "step\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 997 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[3\] " "Info: Pin step\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { step[3] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1488 2280 2456 1504 "step\[7..0\]" "" } { -512 616 672 -496 "step\[7..0\]" "" } { -416 616 672 -400 "step\[7..0\]" "" } { -320 616 672 -304 "step\[7..0\]" "" } { -224 616 672 -208 "step\[7..0\]" "" } { 1408 2504 2560 1424 "step\[0\]" "" } { 1440 2504 2560 1456 "step\[1\]" "" } { 1472 2504 2560 1488 "step\[2\]" "" } { 1504 2504 2560 1520 "step\[3\]" "" } { 1536 2504 2560 1552 "step\[4\]" "" } { 1568 2504 2560 1584 "step\[5\]" "" } { 1600 2504 2560 1616 "step\[6\]" "" } { 1632 2504 2560 1648 "step\[7\]" "" } { 1544 2472 2504 1591 "step\[7..0\]" "" } { 1120 -600 -448 1136 "step\[7..0\]" "" } { 1232 -816 -752 1248 "step\[7..0\]" "" } { 1968 1752 1808 1984 "step\[7..0\]" "" } { 2064 1752 1808 2080 "step\[7..0\]" "" } { 2160 1752 1808 2176 "step\[7..0\]" "" } { 2256 1752 1808 2272 "step\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 998 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[2\] " "Info: Pin step\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { step[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1488 2280 2456 1504 "step\[7..0\]" "" } { -512 616 672 -496 "step\[7..0\]" "" } { -416 616 672 -400 "step\[7..0\]" "" } { -320 616 672 -304 "step\[7..0\]" "" } { -224 616 672 -208 "step\[7..0\]" "" } { 1408 2504 2560 1424 "step\[0\]" "" } { 1440 2504 2560 1456 "step\[1\]" "" } { 1472 2504 2560 1488 "step\[2\]" "" } { 1504 2504 2560 1520 "step\[3\]" "" } { 1536 2504 2560 1552 "step\[4\]" "" } { 1568 2504 2560 1584 "step\[5\]" "" } { 1600 2504 2560 1616 "step\[6\]" "" } { 1632 2504 2560 1648 "step\[7\]" "" } { 1544 2472 2504 1591 "step\[7..0\]" "" } { 1120 -600 -448 1136 "step\[7..0\]" "" } { 1232 -816 -752 1248 "step\[7..0\]" "" } { 1968 1752 1808 1984 "step\[7..0\]" "" } { 2064 1752 1808 2080 "step\[7..0\]" "" } { 2160 1752 1808 2176 "step\[7..0\]" "" } { 2256 1752 1808 2272 "step\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 999 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[1\] " "Info: Pin step\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { step[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1488 2280 2456 1504 "step\[7..0\]" "" } { -512 616 672 -496 "step\[7..0\]" "" } { -416 616 672 -400 "step\[7..0\]" "" } { -320 616 672 -304 "step\[7..0\]" "" } { -224 616 672 -208 "step\[7..0\]" "" } { 1408 2504 2560 1424 "step\[0\]" "" } { 1440 2504 2560 1456 "step\[1\]" "" } { 1472 2504 2560 1488 "step\[2\]" "" } { 1504 2504 2560 1520 "step\[3\]" "" } { 1536 2504 2560 1552 "step\[4\]" "" } { 1568 2504 2560 1584 "step\[5\]" "" } { 1600 2504 2560 1616 "step\[6\]" "" } { 1632 2504 2560 1648 "step\[7\]" "" } { 1544 2472 2504 1591 "step\[7..0\]" "" } { 1120 -600 -448 1136 "step\[7..0\]" "" } { 1232 -816 -752 1248 "step\[7..0\]" "" } { 1968 1752 1808 1984 "step\[7..0\]" "" } { 2064 1752 1808 2080 "step\[7..0\]" "" } { 2160 1752 1808 2176 "step\[7..0\]" "" } { 2256 1752 1808 2272 "step\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1000 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[0\] " "Info: Pin step\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { step[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1488 2280 2456 1504 "step\[7..0\]" "" } { -512 616 672 -496 "step\[7..0\]" "" } { -416 616 672 -400 "step\[7..0\]" "" } { -320 616 672 -304 "step\[7..0\]" "" } { -224 616 672 -208 "step\[7..0\]" "" } { 1408 2504 2560 1424 "step\[0\]" "" } { 1440 2504 2560 1456 "step\[1\]" "" } { 1472 2504 2560 1488 "step\[2\]" "" } { 1504 2504 2560 1520 "step\[3\]" "" } { 1536 2504 2560 1552 "step\[4\]" "" } { 1568 2504 2560 1584 "step\[5\]" "" } { 1600 2504 2560 1616 "step\[6\]" "" } { 1632 2504 2560 1648 "step\[7\]" "" } { 1544 2472 2504 1591 "step\[7..0\]" "" } { 1120 -600 -448 1136 "step\[7..0\]" "" } { 1232 -816 -752 1248 "step\[7..0\]" "" } { 1968 1752 1808 1984 "step\[7..0\]" "" } { 2064 1752 1808 2080 "step\[7..0\]" "" } { 2160 1752 1808 2176 "step\[7..0\]" "" } { 2256 1752 1808 2272 "step\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1001 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[7\] " "Info: Pin ctrl\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ctrl[7] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 584 -832 -664 600 "ctrl\[7..0\]" "" } { 664 -624 -568 680 "ctrl\[2\]" "" } { 632 -624 -568 648 "ctrl\[1\]" "" } { 600 -624 -568 616 "ctrl\[0\]" "" } { 696 -624 -568 712 "ctrl\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1002 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[6\] " "Info: Pin ctrl\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ctrl[6] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 584 -832 -664 600 "ctrl\[7..0\]" "" } { 664 -624 -568 680 "ctrl\[2\]" "" } { 632 -624 -568 648 "ctrl\[1\]" "" } { 600 -624 -568 616 "ctrl\[0\]" "" } { 696 -624 -568 712 "ctrl\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1003 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[5\] " "Info: Pin ctrl\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ctrl[5] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 584 -832 -664 600 "ctrl\[7..0\]" "" } { 664 -624 -568 680 "ctrl\[2\]" "" } { 632 -624 -568 648 "ctrl\[1\]" "" } { 600 -624 -568 616 "ctrl\[0\]" "" } { 696 -624 -568 712 "ctrl\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1004 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[4\] " "Info: Pin ctrl\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ctrl[4] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 584 -832 -664 600 "ctrl\[7..0\]" "" } { 664 -624 -568 680 "ctrl\[2\]" "" } { 632 -624 -568 648 "ctrl\[1\]" "" } { 600 -624 -568 616 "ctrl\[0\]" "" } { 696 -624 -568 712 "ctrl\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1005 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hit " "Info: Pin hit not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hit } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1792 -312 -136 1808 "hit" "" } { 1344 1800 1888 1360 "hit" "" } { 1576 1800 1888 1592 "hit" "" } { 1456 -816 -720 1472 "hit" "" } { 256 1432 1496 272 "hit" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1091 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_read_flush " "Info: Pin cache_read_flush not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cache_read_flush } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1712 -312 -130 1728 "cache_read_flush" "" } { 1536 -344 -240 1552 "cache_read_flush" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_read_flush } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1093 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "miss " "Info: Pin miss not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { miss } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1808 -312 -136 1824 "miss" "" } { 1456 1800 1888 1472 "miss" "" } { 1704 1800 1888 1720 "miss" "" } { 1472 -816 -720 1488 "miss" "" } { 256 1560 1611 272 "miss" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { miss } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1094 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control\[2\] " "Info: Pin control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { control[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1640 216 392 1656 "control\[2..0\]" "" } { 1464 -128 -56 1480 "control\[0\]" "" } { 1544 -128 -56 1560 "control\[1\]" "" } { 1624 -128 -56 1640 "control\[2\]" "" } { 1704 -56 168 1720 "control\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1012 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control\[1\] " "Info: Pin control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { control[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1640 216 392 1656 "control\[2..0\]" "" } { 1464 -128 -56 1480 "control\[0\]" "" } { 1544 -128 -56 1560 "control\[1\]" "" } { 1624 -128 -56 1640 "control\[2\]" "" } { 1704 -56 168 1720 "control\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1013 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control\[0\] " "Info: Pin control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { control[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1640 216 392 1656 "control\[2..0\]" "" } { 1464 -128 -56 1480 "control\[0\]" "" } { 1544 -128 -56 1560 "control\[1\]" "" } { 1624 -128 -56 1640 "control\[2\]" "" } { 1704 -56 168 1720 "control\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1014 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_read_word " "Info: Pin cache_read_word not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cache_read_word } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1744 -312 -133 1760 "cache_read_word" "" } { 1552 -472 -240 1568 "cache_read_word" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_read_word } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1096 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_read_load " "Info: Pin cache_read_load not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cache_read_load } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1728 -312 -135 1744 "cache_read_load" "" } { 1624 -416 -240 1640 "cache_read_load" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_read_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1098 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_write_word " "Info: Pin cache_write_word not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cache_write_word } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1776 -312 -131 1792 "cache_write_word" "" } { 1648 -432 -242 1664 "cache_write_word" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_write_word } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1099 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_write_load " "Info: Pin cache_write_load not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { cache_write_load } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1760 -312 -134 1776 "cache_write_load" "" } { 1600 -448 -245 1616 "cache_write_load" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_write_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_fst_snd " "Info: Pin _fst_snd not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { _fst_snd } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { -256 1248 1424 -240 "_fst_snd" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { _fst_snd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_write_h/m " "Info: Pin _write_h/m not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { _write_h/m } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 368 1272 1448 384 "_write_h/m" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { _write_h/m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_change_cnts " "Info: Pin _change_cnts not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { _change_cnts } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1824 1984 2160 1840 "_change_cnts" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { _change_cnts } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "__offfset\[1\] " "Info: Pin __offfset\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { __offfset[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1160 424 600 1176 "__offfset\[1..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { __offfset[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1037 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "__offfset\[0\] " "Info: Pin __offfset\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { __offfset[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1160 424 600 1176 "__offfset\[1..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { __offfset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1038 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "__tag\[3\] " "Info: Pin __tag\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { __tag[3] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 64 456 632 80 "__tag\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { __tag[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1039 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "__tag\[2\] " "Info: Pin __tag\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { __tag[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 64 456 632 80 "__tag\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { __tag[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1040 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "__tag\[1\] " "Info: Pin __tag\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { __tag[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 64 456 632 80 "__tag\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { __tag[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1041 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "__tag\[0\] " "Info: Pin __tag\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { __tag[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 64 456 632 80 "__tag\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { __tag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1042 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_line_no\[2\] " "Info: Pin _line_no\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { _line_no[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { -72 1560 1736 -56 "_line_no\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { _line_no[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1043 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_line_no\[1\] " "Info: Pin _line_no\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { _line_no[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { -72 1560 1736 -56 "_line_no\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { _line_no[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1044 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_line_no\[0\] " "Info: Pin _line_no\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { _line_no[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { -72 1560 1736 -56 "_line_no\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { _line_no[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1045 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[7\] " "Info: Pin reg_0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_0[7] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 616 1200 1376 632 "reg_0\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1054 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[6\] " "Info: Pin reg_0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_0[6] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 616 1200 1376 632 "reg_0\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1055 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[5\] " "Info: Pin reg_0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_0[5] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 616 1200 1376 632 "reg_0\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1056 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[4\] " "Info: Pin reg_0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_0[4] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 616 1200 1376 632 "reg_0\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1057 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[3\] " "Info: Pin reg_0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_0[3] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 616 1200 1376 632 "reg_0\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1058 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[2\] " "Info: Pin reg_0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_0[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 616 1200 1376 632 "reg_0\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1059 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[1\] " "Info: Pin reg_0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_0[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 616 1200 1376 632 "reg_0\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1060 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_0\[0\] " "Info: Pin reg_0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_0[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 616 1200 1376 632 "reg_0\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1061 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[7\] " "Info: Pin reg_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_1[7] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 664 1248 1424 680 "reg_1\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1062 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[6\] " "Info: Pin reg_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_1[6] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 664 1248 1424 680 "reg_1\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1063 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[5\] " "Info: Pin reg_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_1[5] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 664 1248 1424 680 "reg_1\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1064 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[4\] " "Info: Pin reg_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_1[4] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 664 1248 1424 680 "reg_1\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1065 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[3\] " "Info: Pin reg_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_1[3] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 664 1248 1424 680 "reg_1\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1066 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[2\] " "Info: Pin reg_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_1[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 664 1248 1424 680 "reg_1\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1067 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[1\] " "Info: Pin reg_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_1[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 664 1248 1424 680 "reg_1\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1068 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1\[0\] " "Info: Pin reg_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_1[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 664 1248 1424 680 "reg_1\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1069 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_2\[7\] " "Info: Pin reg_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_2[7] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 704 1248 1424 720 "reg_2\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_2\[6\] " "Info: Pin reg_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_2[6] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 704 1248 1424 720 "reg_2\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1071 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_2\[5\] " "Info: Pin reg_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_2[5] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 704 1248 1424 720 "reg_2\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_2\[4\] " "Info: Pin reg_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_2[4] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 704 1248 1424 720 "reg_2\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1073 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_2\[3\] " "Info: Pin reg_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_2[3] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 704 1248 1424 720 "reg_2\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_2\[2\] " "Info: Pin reg_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_2[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 704 1248 1424 720 "reg_2\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1075 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_2\[1\] " "Info: Pin reg_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_2[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 704 1248 1424 720 "reg_2\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1076 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_2\[0\] " "Info: Pin reg_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_2[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 704 1248 1424 720 "reg_2\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1077 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_3\[7\] " "Info: Pin reg_3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_3[7] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 776 1264 1440 792 "reg_3\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1078 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_3\[6\] " "Info: Pin reg_3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_3[6] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 776 1264 1440 792 "reg_3\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1079 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_3\[5\] " "Info: Pin reg_3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_3[5] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 776 1264 1440 792 "reg_3\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1080 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_3\[4\] " "Info: Pin reg_3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_3[4] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 776 1264 1440 792 "reg_3\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1081 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_3\[3\] " "Info: Pin reg_3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_3[3] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 776 1264 1440 792 "reg_3\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1082 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_3\[2\] " "Info: Pin reg_3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_3[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 776 1264 1440 792 "reg_3\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1083 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_3\[1\] " "Info: Pin reg_3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_3[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 776 1264 1440 792 "reg_3\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1084 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_3\[0\] " "Info: Pin reg_3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reg_3[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 776 1264 1440 792 "reg_3\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1085 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[7\] " "Info: Pin in_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { in_data[7] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 16 -48 120 32 "in_data\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1015 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[6\] " "Info: Pin in_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { in_data[6] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 16 -48 120 32 "in_data\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1016 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[5\] " "Info: Pin in_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { in_data[5] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 16 -48 120 32 "in_data\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1017 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[4\] " "Info: Pin in_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { in_data[4] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 16 -48 120 32 "in_data\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1018 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[3\] " "Info: Pin in_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { in_data[3] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 16 -48 120 32 "in_data\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1019 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[2\] " "Info: Pin in_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { in_data[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 16 -48 120 32 "in_data\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1020 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[1\] " "Info: Pin in_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { in_data[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 16 -48 120 32 "in_data\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1021 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[0\] " "Info: Pin in_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { in_data[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 16 -48 120 32 "in_data\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1022 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[0\] " "Info: Pin ctrl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ctrl[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 584 -832 -664 600 "ctrl\[7..0\]" "" } { 664 -624 -568 680 "ctrl\[2\]" "" } { 632 -624 -568 648 "ctrl\[1\]" "" } { 600 -624 -568 616 "ctrl\[0\]" "" } { 696 -624 -568 712 "ctrl\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1009 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { -128 -48 120 -112 "clk" "" } { 1688 2264 2336 1704 "clk" "" } { 288 1080 1168 304 "clk" "" } { 1776 1800 1840 1792 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1089 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[3\] " "Info: Pin ctrl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ctrl[3] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 584 -832 -664 600 "ctrl\[7..0\]" "" } { 664 -624 -568 680 "ctrl\[2\]" "" } { 632 -624 -568 648 "ctrl\[1\]" "" } { 600 -624 -568 616 "ctrl\[0\]" "" } { 696 -624 -568 712 "ctrl\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1006 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Info: Pin addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1035 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Info: Pin addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[0] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1036 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[13\] " "Info: Pin addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[13] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1023 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[12\] " "Info: Pin addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[12] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1024 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[11\] " "Info: Pin addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[11] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1025 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[10\] " "Info: Pin addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[10] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1026 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[1\] " "Info: Pin ctrl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ctrl[1] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 584 -832 -664 600 "ctrl\[7..0\]" "" } { 664 -624 -568 680 "ctrl\[2\]" "" } { 632 -624 -568 648 "ctrl\[1\]" "" } { 600 -624 -568 616 "ctrl\[0\]" "" } { 696 -624 -568 712 "ctrl\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1008 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctrl\[2\] " "Info: Pin ctrl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ctrl[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 584 -832 -664 600 "ctrl\[7..0\]" "" } { 664 -624 -568 680 "ctrl\[2\]" "" } { 632 -624 -568 648 "ctrl\[1\]" "" } { 600 -624 -568 616 "ctrl\[0\]" "" } { 696 -624 -568 712 "ctrl\[3\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1007 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Info: Pin addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[2] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1034 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[3\] " "Info: Pin addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[3] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1033 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[4\] " "Info: Pin addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[4] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1032 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[5\] " "Info: Pin addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[5] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1031 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[6\] " "Info: Pin addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[6] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1030 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[7\] " "Info: Pin addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[7] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1029 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[9\] " "Info: Pin addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[9] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1027 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[8\] " "Info: Pin addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { addr[8] } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 104 -816 -648 120 "addr\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1028 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_7nj.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_7nj.tdf" 86 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 933 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_7nj.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_7nj.tdf" 86 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 935 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_7nj.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_7nj.tdf" 86 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 937 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_7nj.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_7nj.tdf" 86 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 939 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_7nj.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_7nj.tdf" 86 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 941 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_7nj.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_7nj.tdf" 86 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 943 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_7nj.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_7nj.tdf" 86 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 945 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node counter_8_alr:inst125\|lpm_counter:lpm_counter_component\|cntr_7nj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_7nj.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_7nj.tdf" 86 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_8_alr:inst125|lpm_counter:lpm_counter_component|cntr_7nj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 947 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst259 " "Info: Destination node inst259" {  } { { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 272 1168 1232 320 "inst259" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst259 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1103 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst260 " "Info: Destination node inst260" {  } { { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1760 1888 1952 1808 "inst260" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst260 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1090 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { -128 -48 120 -112 "clk" "" } { 1688 2264 2336 1704 "clk" "" } { 288 1080 1168 304 "clk" "" } { 1776 1800 1840 1792 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1089 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst260  " "Info: Automatically promoted node inst260 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gdfx_temp1\[3\]~0 " "Info: Destination node gdfx_temp1\[3\]~0" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gdfx_temp1[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1675 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "_change_cnts " "Info: Destination node _change_cnts" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { _change_cnts } } } { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1824 1984 2160 1840 "_change_cnts" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { _change_cnts } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1109 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cache/cache.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache.bdf" { { 1760 1888 1952 1808 "inst260" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst260 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1090 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_row:inst2\|inst141  " "Info: Automatically promoted node cache_row:inst2\|inst141 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst2\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cache_row:inst2\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst2|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1251 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cache/cache_row.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache_row.bdf" { { -520 1152 1216 -472 "inst141" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst2|inst141 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1259 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_row:inst1\|inst138  " "Info: Automatically promoted node cache_row:inst1\|inst138 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst1\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node cache_row:inst1\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1637 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst1\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cache_row:inst1\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst1|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1641 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cache/cache_row.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache_row.bdf" { { -456 184 248 -408 "inst138" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst1|inst138 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 923 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_row:inst1\|inst141  " "Info: Automatically promoted node cache_row:inst1\|inst141 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst1\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cache_row:inst1\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 910 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst1\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cache_row:inst1\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst1|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 914 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cache/cache_row.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache_row.bdf" { { -520 1152 1216 -472 "inst141" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst1|inst141 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 919 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_row:inst2\|inst138  " "Info: Automatically promoted node cache_row:inst2\|inst138 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst2\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cache_row:inst2\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1232 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst2\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cache_row:inst2\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst2|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1234 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cache/cache_row.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache_row.bdf" { { -456 184 248 -408 "inst138" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst2|inst138 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1263 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_row:inst3\|inst138  " "Info: Automatically promoted node cache_row:inst3\|inst138 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst3\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node cache_row:inst3\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1173 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst3\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cache_row:inst3\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst3|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1177 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cache/cache_row.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache_row.bdf" { { -456 184 248 -408 "inst138" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst3|inst138 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1208 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_row:inst3\|inst141  " "Info: Automatically promoted node cache_row:inst3\|inst141 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst3\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cache_row:inst3\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1196 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst3\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cache_row:inst3\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst3|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1200 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cache/cache_row.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache_row.bdf" { { -520 1152 1216 -472 "inst141" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst3|inst141 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1205 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_row:inst4\|inst138  " "Info: Automatically promoted node cache_row:inst4\|inst138 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst4\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cache_row:inst4\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1125 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst4\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cache_row:inst4\|latch_4_zero_init:inst89\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst4|latch_4_zero_init:inst89|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1127 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cache/cache_row.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache_row.bdf" { { -456 184 248 -408 "inst138" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst4|inst138 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1157 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cache_row:inst4\|inst141  " "Info: Automatically promoted node cache_row:inst4\|inst141 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst4\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cache_row:inst4\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1145 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache_row:inst4\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cache_row:inst4\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 60 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1149 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cache/cache_row.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache_row.bdf" { { -520 1152 1216 -472 "inst141" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst4|inst141 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/" 0 { } { { 0 { 0 ""} 0 1153 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 3.3V 30 71 0 " "Info: Number of I/O pins in group: 101 (unused VREF, 3.3V VCCIO, 30 input, 71 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.802 ns register register " "Info: Estimated most critical path is register to register delay of 3.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cache_row:inst4\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|safe_q\[1\] 1 REG LAB_X15_Y20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y20; Fanout = 2; REG Node = 'cache_row:inst4\|latch_4_zero_init:inst90\|lpm_counter:lpm_counter_component\|cntr_lki:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_lki.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_lki.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.272 ns) 0.726 ns mus_4:inst232\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l1_w1_n0_mux_dataout~1 2 COMB LAB_X18_Y20 9 " "Info: 2: + IC(0.454 ns) + CELL(0.272 ns) = 0.726 ns; Loc. = LAB_X18_Y20; Fanout = 9; COMB Node = 'mus_4:inst232\|lpm_mux:lpm_mux_component\|mux_54e:auto_generated\|l1_w1_n0_mux_dataout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_54e.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/mux_54e.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.053 ns) 1.601 ns cache_row:inst2\|compare_4:inst8\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0 3 COMB LAB_X18_Y19 1 " "Info: 3: + IC(0.822 ns) + CELL(0.053 ns) = 1.601 ns; Loc. = LAB_X18_Y19; Fanout = 1; COMB Node = 'cache_row:inst2\|compare_4:inst8\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|data_wire\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1 cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_big.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cmpr_big.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.272 ns) 2.402 ns cache_row:inst2\|inst136~0 4 COMB LAB_X18_Y21 3 " "Info: 4: + IC(0.529 ns) + CELL(0.272 ns) = 2.402 ns; Loc. = LAB_X18_Y21; Fanout = 3; COMB Node = 'cache_row:inst2\|inst136~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0 cache_row:inst2|inst136~0 } "NODE_NAME" } } { "cache/cache_row.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache_row.bdf" { { -544 96 160 -432 "inst136" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 2.803 ns cache_row:inst2\|inst132~0 5 COMB LAB_X18_Y21 8 " "Info: 5: + IC(0.129 ns) + CELL(0.272 ns) = 2.803 ns; Loc. = LAB_X18_Y21; Fanout = 8; COMB Node = 'cache_row:inst2\|inst132~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { cache_row:inst2|inst136~0 cache_row:inst2|inst132~0 } "NODE_NAME" } } { "cache/cache_row.bdf" "" { Schematic "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/cache/cache_row.bdf" { { 744 664 728 792 "inst132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.397 ns) 3.802 ns cache_count:inst\|counter_8_async:inst13\|lpm_counter:lpm_counter_component\|cntr_uoi:auto_generated\|safe_q\[4\] 6 REG LAB_X19_Y19 3 " "Info: 6: + IC(0.602 ns) + CELL(0.397 ns) = 3.802 ns; Loc. = LAB_X19_Y19; Fanout = 3; REG Node = 'cache_count:inst\|counter_8_async:inst13\|lpm_counter:lpm_counter_component\|cntr_uoi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { cache_row:inst2|inst132~0 cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_uoi.tdf" "" { Text "C:/Users/d.katkevich/Documents/GitHub/course-project-processor/db/cntr_uoi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.266 ns ( 33.30 % ) " "Info: Total cell delay = 1.266 ns ( 33.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.536 ns ( 66.70 % ) " "Info: Total interconnect delay = 2.536 ns ( 66.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.802 ns" { cache_row:inst4|latch_4_zero_init:inst90|lpm_counter:lpm_counter_component|cntr_lki:auto_generated|safe_q[1] mus_4:inst232|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w1_n0_mux_dataout~1 cache_row:inst2|compare_4:inst8|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~0 cache_row:inst2|inst136~0 cache_row:inst2|inst132~0 cache_count:inst|counter_8_async:inst13|lpm_counter:lpm_counter_component|cntr_uoi:auto_generated|safe_q[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "71 " "Warning: Found 71 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_word\[7\] 0 " "Info: Pin \"out_word\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_word\[6\] 0 " "Info: Pin \"out_word\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_word\[5\] 0 " "Info: Pin \"out_word\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_word\[4\] 0 " "Info: Pin \"out_word\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_word\[3\] 0 " "Info: Pin \"out_word\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_word\[2\] 0 " "Info: Pin \"out_word\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_word\[1\] 0 " "Info: Pin \"out_word\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_word\[0\] 0 " "Info: Pin \"out_word\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_count_clken 0 " "Info: Pin \"_count_clken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[7\] 0 " "Info: Pin \"step\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[6\] 0 " "Info: Pin \"step\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[5\] 0 " "Info: Pin \"step\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[4\] 0 " "Info: Pin \"step\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[3\] 0 " "Info: Pin \"step\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[2\] 0 " "Info: Pin \"step\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[1\] 0 " "Info: Pin \"step\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[0\] 0 " "Info: Pin \"step\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hit 0 " "Info: Pin \"hit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_read_flush 0 " "Info: Pin \"cache_read_flush\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "miss 0 " "Info: Pin \"miss\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[2\] 0 " "Info: Pin \"control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[1\] 0 " "Info: Pin \"control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[0\] 0 " "Info: Pin \"control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_read_word 0 " "Info: Pin \"cache_read_word\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_read_load 0 " "Info: Pin \"cache_read_load\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_write_word 0 " "Info: Pin \"cache_write_word\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_write_load 0 " "Info: Pin \"cache_write_load\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_fst_snd 0 " "Info: Pin \"_fst_snd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_write_h/m 0 " "Info: Pin \"_write_h/m\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_change_cnts 0 " "Info: Pin \"_change_cnts\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "__offfset\[1\] 0 " "Info: Pin \"__offfset\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "__offfset\[0\] 0 " "Info: Pin \"__offfset\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "__tag\[3\] 0 " "Info: Pin \"__tag\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "__tag\[2\] 0 " "Info: Pin \"__tag\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "__tag\[1\] 0 " "Info: Pin \"__tag\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "__tag\[0\] 0 " "Info: Pin \"__tag\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_line_no\[2\] 0 " "Info: Pin \"_line_no\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_line_no\[1\] 0 " "Info: Pin \"_line_no\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_line_no\[0\] 0 " "Info: Pin \"_line_no\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[7\] 0 " "Info: Pin \"reg_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[6\] 0 " "Info: Pin \"reg_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[5\] 0 " "Info: Pin \"reg_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[4\] 0 " "Info: Pin \"reg_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[3\] 0 " "Info: Pin \"reg_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[2\] 0 " "Info: Pin \"reg_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[1\] 0 " "Info: Pin \"reg_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_0\[0\] 0 " "Info: Pin \"reg_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[7\] 0 " "Info: Pin \"reg_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[6\] 0 " "Info: Pin \"reg_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[5\] 0 " "Info: Pin \"reg_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[4\] 0 " "Info: Pin \"reg_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[3\] 0 " "Info: Pin \"reg_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[2\] 0 " "Info: Pin \"reg_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[1\] 0 " "Info: Pin \"reg_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1\[0\] 0 " "Info: Pin \"reg_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_2\[7\] 0 " "Info: Pin \"reg_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_2\[6\] 0 " "Info: Pin \"reg_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_2\[5\] 0 " "Info: Pin \"reg_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_2\[4\] 0 " "Info: Pin \"reg_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_2\[3\] 0 " "Info: Pin \"reg_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_2\[2\] 0 " "Info: Pin \"reg_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_2\[1\] 0 " "Info: Pin \"reg_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_2\[0\] 0 " "Info: Pin \"reg_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_3\[7\] 0 " "Info: Pin \"reg_3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_3\[6\] 0 " "Info: Pin \"reg_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_3\[5\] 0 " "Info: Pin \"reg_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_3\[4\] 0 " "Info: Pin \"reg_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_3\[3\] 0 " "Info: Pin \"reg_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_3\[2\] 0 " "Info: Pin \"reg_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_3\[1\] 0 " "Info: Pin \"reg_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_3\[0\] 0 " "Info: Pin \"reg_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 16:56:15 2013 " "Info: Processing ended: Mon May 06 16:56:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
