# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab3_gd
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.sync_tb -voptargs=+acc
# vsim -gui work.sync_tb -voptargs="+acc" 
# Start time: 21:55:21 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
add wave -position end  sim:/sync_tb/clk
add wave -position end  sim:/sync_tb/d
add wave -position end  sim:/sync_tb/q
add wave -position end  sim:/sync_tb/errors
add wave -position end  sim:/sync_tb/testnum
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gdavis  Hostname: 5CJZ0R3  ProcessID: 6308
#           Attempting to use alternate WLF file "./wlft3ext8y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3ext8y
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
run 2000
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 5 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 29
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 15 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 30
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(28)
#    Time: 45 ns  Iteration: 1  Instance: /sync_tb
# Break in Module sync_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv line 28
add wave -position end  sim:/sync_tb/dut/n1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
run 2000
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 5 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 29
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 15 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 30
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(28)
#    Time: 45 ns  Iteration: 1  Instance: /sync_tb
# Break in Module sync_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv line 28
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
run 2000
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 5 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 28
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 15 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 29
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 25 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 30
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 35 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 30
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(27)
#    Time: 45 ns  Iteration: 1  Instance: /sync_tb
# Break in Module sync_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv line 27
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
run 2000
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 5 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 28
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 15 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 29
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 25 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 30
# ** Error: Error: async d not copied to q after 2 clock cycles
#    Time: 35 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 30
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(27)
#    Time: 45 ns  Iteration: 1  Instance: /sync_tb
# Break in Module sync_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv line 27
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
run 2000
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 7 errors.
# 2 compiles, 1 failed with 7 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 7 errors.
# 2 compiles, 1 failed with 7 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(29): (vopt-7063) Failed to find 'error' in hierarchical name 'error'.
#         Region: sync_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
run 2000
# No Design Loaded!
vsim -gui -voptargs=+acc work.sync_tb
# vsim -gui -voptargs="+acc" work.sync_tb 
# Start time: 21:55:21 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(29): (vopt-7063) Failed to find 'error' in hierarchical name 'error'.
#         Region: sync_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Error loading design
# End time: 22:11:55 on Sep 21,2025, Elapsed time: 0:16:34
# Errors: 2, Warnings: 3
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui -voptargs=+acc work.sync_tb
# vsim -gui -voptargs="+acc" work.sync_tb 
# Start time: 22:13:14 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(30): (vopt-7061) Variable 'errors' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(22).
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(34): (vopt-7061) Variable 'errors' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(22).
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(40): (vopt-7061) Variable 'cycnum' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(23).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=1.
# Error loading design
# End time: 22:13:15 on Sep 21,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 3
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
clear
# invalid command name "clear"
.main clear
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.sync_tb
# vsim -gui -voptargs="+acc" work.sync_tb 
# Start time: 22:19:40 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(25): (vopt-7063) Failed to find 'errors' in hierarchical name 'errors'.
#         Region: sync_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 22:19:40 on Sep 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 8
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.sync_tb
# vsim -gui -voptargs="+acc" work.sync_tb 
# Start time: 22:20:17 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gdavis  Hostname: 5CJZ0R3  ProcessID: 6308
#           Attempting to use alternate WLF file "./wlftn9ytc7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn9ytc7
# Warning in wave window restart: ** UI-Msg (Warning): (vish-4014) No objects found matching '/sync_tb/errors'. 
# Warning in wave window restart: ** UI-Msg (Warning): (vish-4014) No objects found matching '/sync_tb/testnum'. 
run 200
# Tests complete with
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(26)
#    Time: 0 ns  Iteration: 2  Instance: /sync_tb
# Break in Module sync_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv line 26
run 20000
# Tests complete with
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(26)
#    Time: 10 ns  Iteration: 1  Instance: /sync_tb
# Break in Module sync_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv line 26
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
run 200
add wave -position end  sim:/sync_tb/cycnum
run 200
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(32): (vopt-7061) Variable 'cycnum' driven in an always_ff block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(22).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
run 200
# No Design Loaded!
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.sync_tb
# vsim -gui -voptargs="+acc" work.sync_tb 
# Start time: 22:20:17 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "sync_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Loading sv_std.std
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gdavis  Hostname: 5CJZ0R3  ProcessID: 6308
#           Attempting to use alternate WLF file "./wlfti04b1w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti04b1w
run 200
# ** Error: Error: n1 not picking up d
#    Time: 20 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 22
# Tests complete with
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(24)
#    Time: 40 ns  Iteration: 1  Instance: /sync_tb
# Break in Module sync_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv line 24
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "sync_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
run 200
# ** Error: Error: n1 not picking up d
#    Time: 20 ns  Scope: sync_tb File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv Line: 22
# Tests complete with
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(24)
#    Time: 40 ns  Iteration: 1  Instance: /sync_tb
# Break in Module sync_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv line 24
# Compile of sync.sv was successful.
# Compile of sync_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "sync_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.sync_tb(fast)
# Loading work.sync(fast)
run 200
# Tests complete with
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv(25)
#    Time: 50 ns  Iteration: 1  Instance: /sync_tb
# Break in Module sync_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/sync_tb.sv line 25
# Compile of seg_storage_fsm.sv failed with 12 errors.
# Compile of seg_storage_fsm_tb.sv failed with 1 errors.
# 2 compiles, 2 failed with 13 errors.
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.seg_storage_fsm_tb
# End time: 23:50:00 on Sep 21,2025, Elapsed time: 1:29:43
# Errors: 0, Warnings: 7
# vsim -gui -voptargs="+acc" work.seg_storage_fsm_tb 
# Start time: 23:50:00 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv(17): (vopt-2137) Instantiating 'dut' has potential unbounded recursion.
#         Region: seg_storage_fsm_tb.dut.dut
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 23:50:01 on Sep 21,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.seg_storage_fsm_tb
# vsim -gui -voptargs="+acc" work.seg_storage_fsm_tb 
# Start time: 23:50:39 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "seg_storage_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
add wave -position end  sim:/seg_storage_fsm_tb/dut/clk
add wave -position end  sim:/seg_storage_fsm_tb/dut/reset
add wave -position end  sim:/seg_storage_fsm_tb/dut/new_hex
add wave -position end  sim:/seg_storage_fsm_tb/dut/hex_R_new
add wave -position end  sim:/seg_storage_fsm_tb/dut/hex_R
add wave -position end  sim:/seg_storage_fsm_tb/dut/hex_L
add wave -position end  sim:/seg_storage_fsm_tb/dut/interm_hex_L
add wave -position end  sim:/seg_storage_fsm_tb/dut/interm_hex_R
add wave -position end  sim:/seg_storage_fsm_tb/dut/nextinterm_hex_L
add wave -position end  sim:/seg_storage_fsm_tb/dut/nextinterm_hex_R
add wave -position end  sim:/seg_storage_fsm_tb/dut/state
add wave -position end  sim:/seg_storage_fsm_tb/dut/nextstate
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gdavis  Hostname: 5CJZ0R3  ProcessID: 6308
#           Attempting to use alternate WLF file "./wlftkfanc2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkfanc2
run 2000
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv(65)
#    Time: 582 ps  Iteration: 0  Instance: /seg_storage_fsm_tb
# Break in Module seg_storage_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv line 65
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 2000
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv(66)
#    Time: 582 ps  Iteration: 0  Instance: /seg_storage_fsm_tb
# Break in Module seg_storage_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv line 66
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 2000
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv(66)
#    Time: 582 ps  Iteration: 0  Instance: /seg_storage_fsm_tb
# Break in Module seg_storage_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv line 66
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 2000
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv(73)
#    Time: 642 ps  Iteration: 0  Instance: /seg_storage_fsm_tb
# Break in Module seg_storage_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv line 73
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 2000
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv(73)
#    Time: 642 ps  Iteration: 0  Instance: /seg_storage_fsm_tb
# Break in Module seg_storage_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv line 73
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 2000
# ** Note: $stop    : C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv(73)
#    Time: 652 ps  Iteration: 0  Instance: /seg_storage_fsm_tb
# Break in Module seg_storage_fsm_tb at C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv line 73
# Load canceled
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "seg_storage_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 200
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "seg_storage_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 200
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm.sv(44): (vopt-7033) Variable 'nextinterm_hex_L' driven in a combinational block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm.sv(23).
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm.sv(48): (vopt-7033) Variable 'nextinterm_hex_R' driven in a combinational block, may not be driven by any other process. See C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm.sv(24).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=1.
run 200
# No Design Loaded!
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.seg_storage_fsm_tb
# vsim -gui -voptargs="+acc" work.seg_storage_fsm_tb 
# Start time: 23:50:39 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "seg_storage_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=2.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gdavis  Hostname: 5CJZ0R3  ProcessID: 6308
#           Attempting to use alternate WLF file "./wlft3f68am".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3f68am
run 200
# Load canceled
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "seg_storage_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 200
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "seg_storage_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 200
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "seg_storage_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 200
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 200
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "seg_storage_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 200
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 200
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 500
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv(70): (vopt-7063) Failed to find 'HOLD' in hierarchical name 'dut.HOLD'.
#         Region: seg_storage_fsm_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
run 500
# No Design Loaded!
vsim -gui -voptargs=+acc work.seg_storage_fsm_tb
# vsim -gui -voptargs="+acc" work.seg_storage_fsm_tb 
# Start time: 23:50:39 on Sep 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv(70): (vopt-7063) Failed to find 'HOLD' in hierarchical name 'dut.HOLD'.
#         Region: seg_storage_fsm_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Error loading design
# End time: 00:32:38 on Sep 22,2025, Elapsed time: 0:41:59
# Errors: 2, Warnings: 3
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui -voptargs=+acc work.seg_storage_fsm_tb
# vsim -gui -voptargs="+acc" work.seg_storage_fsm_tb 
# Start time: 00:34:21 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "seg_storage_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gdavis  Hostname: 5CJZ0R3  ProcessID: 6308
#           Attempting to use alternate WLF file "./wlft7z2csk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7z2csk
run 500
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 37.
# ** Error: FAILED!: Loop on NEW_L --got state=0 nextstate=0 expected state=1 nextstate=1 at time 59.
#    Time: 59 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Nextstate on New_L to New_R --got state=0 nextstate=0 expected state=1 nextstate=2 at time 61.
#    Time: 61 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Loop on NEW_R --got state=0 nextstate=0 expected state=2 nextstate=2 at time 63.
#    Time: 63 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Nextstate on NEW_R to WAIT --got state=0 nextstate=0 expected state=2 nextstate=3 at time 65.
#    Time: 65 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Loop on WAIT --got state=0 nextstate=0 expected state=3 nextstate=3 at time 67.
#    Time: 67 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Nextstate on WAIT to IDLE --got state=0 nextstate=0 expected state=3 nextstate=0 at time 69.
#    Time: 69 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 500
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# ** Error: FAILED!: Loop on NEW_L --got state=2 nextstate=3 expected state=1 nextstate=1 at time 52.
#    Time: 52 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Output on NEW_L -- got hex_R=6 =0 expected hex_R=0 hex_L=0 at time 54.
#    Time: 54 ps  Scope: seg_storage_fsm_tb.check_output File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 41
# ** Error: FAILED!: Nextstate on New_L to New_R --got state=3 nextstate=0 expected state=1 nextstate=2 at time 66.
#    Time: 66 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Loop on NEW_R --got state=0 nextstate=0 expected state=2 nextstate=2 at time 78.
#    Time: 78 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 80.
# ** Error: FAILED!: Nextstate on NEW_R to WAIT --got state=0 nextstate=0 expected state=2 nextstate=3 at time 92.
#    Time: 92 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Loop on WAIT --got state=0 nextstate=0 expected state=3 nextstate=3 at time 104.
#    Time: 104 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# PASSED!: Output on IDLE -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 106.
# ** Error: FAILED!: Nextstate on IDLE to New_L --got state=0 nextstate=0 expected state=0 nextstate=1 at time 118.
#    Time: 118 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Nextstate on WAIT to IDLE --got state=0 nextstate=0 expected state=3 nextstate=0 at time 120.
#    Time: 120 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# Causality operation skipped due to absence of debug database file
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 500
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# ** Error: FAILED!: Output on NEW_L -- got hex_R=6 =0 expected hex_R=0 hex_L=0 at time 52.
#    Time: 52 ps  Scope: seg_storage_fsm_tb.check_output File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 41
# ** Error: FAILED!: Nextstate on New_L to New_R --got state=3 nextstate=0 expected state=1 nextstate=2 at time 64.
#    Time: 64 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 76.
# ** Error: FAILED!: Nextstate on NEW_R to WAIT --got state=0 nextstate=0 expected state=2 nextstate=3 at time 88.
#    Time: 88 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Loop on WAIT --got state=0 nextstate=0 expected state=3 nextstate=3 at time 100.
#    Time: 100 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# PASSED!: Output on IDLE -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 102.
# ** Error: FAILED!: Nextstate on IDLE to New_L --got state=0 nextstate=0 expected state=0 nextstate=1 at time 114.
#    Time: 114 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Nextstate on WAIT to IDLE --got state=0 nextstate=0 expected state=3 nextstate=0 at time 116.
#    Time: 116 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 500
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 47.
# ** Error: FAILED!: Nextstate on New_L to New_R --got state=2 nextstate=3 expected state=1 nextstate=2 at time 59.
#    Time: 59 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 71.
# ** Error: FAILED!: Nextstate on NEW_R to WAIT --got state=0 nextstate=0 expected state=2 nextstate=3 at time 83.
#    Time: 83 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Loop on WAIT --got state=0 nextstate=0 expected state=3 nextstate=3 at time 95.
#    Time: 95 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# PASSED!: Output on IDLE -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 97.
# ** Error: FAILED!: Nextstate on IDLE to New_L --got state=0 nextstate=0 expected state=0 nextstate=1 at time 109.
#    Time: 109 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Nextstate on WAIT to IDLE --got state=0 nextstate=0 expected state=3 nextstate=0 at time 111.
#    Time: 111 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 500
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 47.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 49.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 61.
# ** Error: FAILED!: Nextstate on NEW_R to WAIT --got state=3 nextstate=0 expected state=2 nextstate=3 at time 63.
#    Time: 63 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Loop on WAIT --got state=0 nextstate=0 expected state=3 nextstate=3 at time 75.
#    Time: 75 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# PASSED!: Output on IDLE -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 77.
# ** Error: FAILED!: Nextstate on IDLE to New_L --got state=0 nextstate=0 expected state=0 nextstate=1 at time 89.
#    Time: 89 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Nextstate on WAIT to IDLE --got state=0 nextstate=0 expected state=3 nextstate=0 at time 91.
#    Time: 91 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 500
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 47.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 49.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 56.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 58.
# ** Error: FAILED!: Loop on WAIT --got state=3 nextstate=0 expected state=3 nextstate=3 at time 70.
#    Time: 70 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# PASSED!: Output on IDLE -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 72.
# ** Error: FAILED!: Nextstate on IDLE to New_L --got state=0 nextstate=0 expected state=0 nextstate=1 at time 84.
#    Time: 84 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Nextstate on WAIT to IDLE --got state=0 nextstate=0 expected state=3 nextstate=0 at time 86.
#    Time: 86 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 500
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 42.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 44.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 51.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 53.
# PASSED!: Loop on WAIT -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 65.
# PASSED!: Output on IDLE -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 67.
# ** Error: FAILED!: Nextstate on IDLE to New_L --got state=0 nextstate=0 expected state=0 nextstate=1 at time 84.
#    Time: 84 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Nextstate on WAIT to IDLE --got state=0 nextstate=0 expected state=3 nextstate=0 at time 86.
#    Time: 86 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 100
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 42.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 44.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 51.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 53.
# PASSED!: Loop on WAIT -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 65.
# PASSED!: Output on IDLE -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 67.
# ** Error: FAILED!: Nextstate on IDLE to New_L --got state=0 nextstate=0 expected state=0 nextstate=1 at time 84.
#    Time: 84 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# ** Error: FAILED!: Nextstate on WAIT to IDLE --got state=0 nextstate=0 expected state=3 nextstate=0 at time 86.
#    Time: 86 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 100
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 42.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 44.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 51.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 53.
# PASSED!: Loop on WAIT -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 65.
# PASSED!: Output on WAIT -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 67.
# ** Error: FAILED!: Nextstate on WAIT to IDLE --got state=0 nextstate=0 expected state=3 nextstate=0 at time 84.
#    Time: 84 ps  Scope: seg_storage_fsm_tb.check_state File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 29
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 100
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 42.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 44.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 51.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 53.
# PASSED!: Loop on WAIT -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 65.
# PASSED!: Output on WAIT -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 67.
# PASSED!: Nextstate on WAIT to IDLE -- got state=3 nextstate=0 expected state=3 nextstate=0 at time 79.
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 100
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 42.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 44.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 51.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 53.
# PASSED!: Loop on WAIT -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 65.
# PASSED!: Output on WAIT -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 67.
# PASSED!: Nextstate on WAIT to IDLE -- got state=3 nextstate=0 expected state=3 nextstate=0 at time 79.
# PASSED!: Output on IDLE -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 82.
# ** Error: FAILED!: Output on NEW_L -- got hex_R=6 =0 expected hex_R=9 hex_L=6 at time 96.
#    Time: 96 ps  Scope: seg_storage_fsm_tb.check_output File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 41
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 500
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 42.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 44.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 51.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 53.
# PASSED!: Loop on WAIT -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 65.
# PASSED!: Output on WAIT -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 67.
# PASSED!: Nextstate on WAIT to IDLE -- got state=3 nextstate=0 expected state=3 nextstate=0 at time 79.
# PASSED!: Output on IDLE -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 82.
# ** Error: FAILED!: Output on NEW_L -- got hex_R=6 =0 expected hex_R=9 hex_L=6 at time 96.
#    Time: 96 ps  Scope: seg_storage_fsm_tb.check_output File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 41
# ** Error: FAILED!: Output on NEW_R -- got hex_R=6 =6 expected hex_R=9 hex_L=6 at time 103.
#    Time: 103 ps  Scope: seg_storage_fsm_tb.check_output File: C:/Users/gdavis/Desktop/e155-lab_3/fpga/src/seg_storage_fsm_tb.sv Line: 41
# PASSED!: Output on WAIT -- got hex_R=9 =6 expected hex_R=9 hex_L=6 at time 115.
# Compile of seg_storage_fsm.sv was successful.
# Compile of seg_storage_fsm_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 500
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 42.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 44.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 51.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 53.
# PASSED!: Loop on WAIT -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 65.
# PASSED!: Output on WAIT -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 67.
# PASSED!: Nextstate on WAIT to IDLE -- got state=3 nextstate=0 expected state=3 nextstate=0 at time 79.
# PASSED!: Output on IDLE second time through -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 81.
# PASSED!: Output on NEW_L second time through -- got hex_R=6 =6 expected hex_R=6 hex_L=6 at time 104.
# PASSED!: Output on NEW_R second time through -- got hex_R=9 =6 expected hex_R=9 hex_L=6 at time 116.
# PASSED!: Output on WAIT second time through -- got hex_R=9 =6 expected hex_R=9 hex_L=6 at time 128.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 150
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 42.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 44.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 51.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 53.
# PASSED!: Loop on WAIT -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 65.
# PASSED!: Output on WAIT -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 67.
# PASSED!: Nextstate on WAIT to IDLE -- got state=3 nextstate=0 expected state=3 nextstate=0 at time 79.
# PASSED!: Output on IDLE second time through -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 81.
# PASSED!: Output on NEW_L second time through -- got hex_R=6 =6 expected hex_R=6 hex_L=6 at time 104.
# PASSED!: Output on NEW_R second time through -- got hex_R=9 =6 expected hex_R=9 hex_L=6 at time 116.
# PASSED!: Output on WAIT second time through -- got hex_R=9 =6 expected hex_R=9 hex_L=6 at time 128.
run 50
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 200
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 42.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 44.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 51.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 53.
# PASSED!: Loop on WAIT -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 65.
# PASSED!: Output on WAIT -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 67.
# PASSED!: Nextstate on WAIT to IDLE -- got state=3 nextstate=0 expected state=3 nextstate=0 at time 79.
# PASSED!: Output on IDLE second time through -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 81.
# PASSED!: Output on NEW_L second time through -- got hex_R=6 =6 expected hex_R=6 hex_L=6 at time 104.
# PASSED!: Output on NEW_R second time through -- got hex_R=9 =6 expected hex_R=9 hex_L=6 at time 116.
# PASSED!: Output on WAIT second time through -- got hex_R=9 =6 expected hex_R=9 hex_L=6 at time 128.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.seg_storage_fsm_tb(fast)
# Loading work.seg_storage_fsm(fast)
run 150
# PASSED!: Loop on IDLE -- got state=0 nextstate=0 expected state=0 nextstate=0 at time 24.
# PASSED!: Output on IDLE -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 26.
# PASSED!: Nextstate on IDLE to New_L -- got state=0 nextstate=1 expected state=0 nextstate=1 at time 40.
# PASSED!: Output on NEW_L -- got hex_R=0 =0 expected hex_R=0 hex_L=0 at time 42.
# PASSED!: Nextstate on New_L to New_R -- got state=1 nextstate=2 expected state=1 nextstate=2 at time 44.
# PASSED!: Output on NEW_R -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 51.
# PASSED!: Nextstate on NEW_R to WAIT -- got state=2 nextstate=3 expected state=2 nextstate=3 at time 53.
# PASSED!: Loop on WAIT -- got state=3 nextstate=3 expected state=3 nextstate=3 at time 65.
# PASSED!: Output on WAIT -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 67.
# PASSED!: Nextstate on WAIT to IDLE -- got state=3 nextstate=0 expected state=3 nextstate=0 at time 79.
# PASSED!: Output on IDLE second time through -- got hex_R=6 =0 expected hex_R=6 hex_L=0 at time 81.
# PASSED!: Output on NEW_L second time through -- got hex_R=6 =6 expected hex_R=6 hex_L=6 at time 104.
# PASSED!: Output on NEW_R second time through -- got hex_R=9 =6 expected hex_R=9 hex_L=6 at time 116.
# PASSED!: Output on WAIT second time through -- got hex_R=9 =6 expected hex_R=9 hex_L=6 at time 128.
