Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat May  4 20:55:42 2019
| Host         : debian running 64-bit Debian GNU/Linux 9.9 (stretch)
| Command      : report_timing_summary -max_paths 10 -file system_fpga_timing_summary_routed.rpt -pb system_fpga_timing_summary_routed.pb -rpx system_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : system_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 502 register/latch pins with no clock driven by root clock pin: bd_clk/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1427 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.613        0.000                      0                   33        0.252        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.613        0.000                      0                   33        0.252        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 2.477ns (46.098%)  route 2.896ns (53.902%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           1.103     6.631    clk_gen/count2[5]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.783 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.472     7.255    clk_gen/count20_carry_i_8_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.894    clk_gen/count20_carry_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.018    clk_gen/count2_0[4]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.419 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.533    clk_gen/count20_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.647    clk_gen/count20_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.761 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.761    clk_gen/count20_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.884    clk_gen/count20_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.998    clk_gen/count20_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.112    clk_gen/count20_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.446 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.446    clk_gen/p_0_in[30]
    SLICE_X32Y27         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.431    14.772    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.062    15.059    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 2.382ns (45.127%)  route 2.896ns (54.873%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           1.103     6.631    clk_gen/count2[5]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.783 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.472     7.255    clk_gen/count20_carry_i_8_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.894    clk_gen/count20_carry_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.018    clk_gen/count2_0[4]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.419 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.533    clk_gen/count20_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.647    clk_gen/count20_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.761 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.761    clk_gen/count20_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.884    clk_gen/count20_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.998    clk_gen/count20_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.112    clk_gen/count20_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.351 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.351    clk_gen/p_0_in[31]
    SLICE_X32Y27         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.431    14.772    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.062    15.059    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 2.366ns (44.961%)  route 2.896ns (55.039%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           1.103     6.631    clk_gen/count2[5]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.783 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.472     7.255    clk_gen/count20_carry_i_8_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.894    clk_gen/count20_carry_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.018    clk_gen/count2_0[4]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.419 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.533    clk_gen/count20_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.647    clk_gen/count20_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.761 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.761    clk_gen/count20_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.884    clk_gen/count20_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.998    clk_gen/count20_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.112 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.112    clk_gen/count20_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.335 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.335    clk_gen/p_0_in[29]
    SLICE_X32Y27         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.431    14.772    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.062    15.059    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.363ns (44.929%)  route 2.896ns (55.071%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           1.103     6.631    clk_gen/count2[5]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.783 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.472     7.255    clk_gen/count20_carry_i_8_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.894    clk_gen/count20_carry_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.018    clk_gen/count2_0[4]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.419 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.533    clk_gen/count20_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.647    clk_gen/count20_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.761 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.761    clk_gen/count20_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.884    clk_gen/count20_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.998    clk_gen/count20_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.332 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.332    clk_gen/p_0_in[26]
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.062    15.058    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 2.342ns (44.708%)  route 2.896ns (55.292%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           1.103     6.631    clk_gen/count2[5]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.783 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.472     7.255    clk_gen/count20_carry_i_8_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.894    clk_gen/count20_carry_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.018    clk_gen/count2_0[4]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.419 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.533    clk_gen/count20_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.647    clk_gen/count20_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.761 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.761    clk_gen/count20_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.884    clk_gen/count20_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.998    clk_gen/count20_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.311 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.311    clk_gen/p_0_in[28]
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.062    15.058    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 2.268ns (43.916%)  route 2.896ns (56.084%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           1.103     6.631    clk_gen/count2[5]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.783 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.472     7.255    clk_gen/count20_carry_i_8_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.894    clk_gen/count20_carry_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.018    clk_gen/count2_0[4]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.419 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.533    clk_gen/count20_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.647    clk_gen/count20_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.761 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.761    clk_gen/count20_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.884    clk_gen/count20_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.998    clk_gen/count20_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.237 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.237    clk_gen/p_0_in[27]
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.062    15.058    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 2.252ns (43.742%)  route 2.896ns (56.258%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           1.103     6.631    clk_gen/count2[5]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.783 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.472     7.255    clk_gen/count20_carry_i_8_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.894    clk_gen/count20_carry_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.018    clk_gen/count2_0[4]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.419 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.533    clk_gen/count20_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.647    clk_gen/count20_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.761 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.761    clk_gen/count20_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.884    clk_gen/count20_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.998 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.998    clk_gen/count20_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.221 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.221    clk_gen/p_0_in[25]
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.062    15.058    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.249ns (43.709%)  route 2.896ns (56.291%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           1.103     6.631    clk_gen/count2[5]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.783 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.472     7.255    clk_gen/count20_carry_i_8_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.894    clk_gen/count20_carry_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.018    clk_gen/count2_0[4]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.419 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.533    clk_gen/count20_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.647    clk_gen/count20_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.761 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.761    clk_gen/count20_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.884    clk_gen/count20_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.218 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.218    clk_gen/p_0_in[22]
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.428    14.769    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.062    15.056    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 2.228ns (43.478%)  route 2.896ns (56.522%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           1.103     6.631    clk_gen/count2[5]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.783 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.472     7.255    clk_gen/count20_carry_i_8_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.894    clk_gen/count20_carry_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.018    clk_gen/count2_0[4]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.419 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.533    clk_gen/count20_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.647    clk_gen/count20_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.761 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.761    clk_gen/count20_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.884    clk_gen/count20_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.197 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.197    clk_gen/p_0_in[24]
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.428    14.769    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.062    15.056    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 2.154ns (42.650%)  route 2.896ns (57.350%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     5.072    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           1.103     6.631    clk_gen/count2[5]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152     6.783 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.472     7.255    clk_gen/count20_carry_i_8_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.326     7.581 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.313     8.894    clk_gen/count20_carry_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.018    clk_gen/count2_0[4]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.419 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.419    clk_gen/count20_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.533 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.533    clk_gen/count20_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.647 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.647    clk_gen/count20_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.761 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.761    clk_gen/count20_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.875 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.884    clk_gen/count20_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.123 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.123    clk_gen/p_0_in[23]
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  hs_clk (IN)
                         net (fo=0)                   0.000    10.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.428    14.769    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.062    15.056    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  4.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.800%)  route 0.125ns (35.200%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.434    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           0.062     1.637    clk_gen/count2[14]
    SLICE_X33Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.682 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.064     1.746    clk_gen/count20_carry_i_3_n_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.791 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.791    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     1.944    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.497     1.447    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.091     1.538    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.433    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.133     1.707    clk_gen/count2[19]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.818    clk_gen/p_0_in[19]
    SLICE_X32Y24         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.816     1.943    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.433    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.133     1.707    clk_gen/count2[23]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.818    clk_gen/p_0_in[23]
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.816     1.943    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.434    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.134     1.709    clk_gen/count2[27]
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.820    clk_gen/p_0_in[27]
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     1.944    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.553     1.436    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.134     1.711    clk_gen/count2[7]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.822    clk_gen/p_0_in[7]
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.820     1.947    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X32Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.553     1.436    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.134     1.711    clk_gen/count2[31]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.822    clk_gen/p_0_in[31]
    SLICE_X32Y27         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     1.946    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.437    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.136     1.714    clk_gen/count2[3]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.825    clk_gen/p_0_in[3]
    SLICE_X32Y20         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.821     1.948    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.433    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.133     1.707    clk_gen/count2[19]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.851 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.851    clk_gen/p_0_in[20]
    SLICE_X32Y24         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.816     1.943    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.433    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.133     1.707    clk_gen/count2[23]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.851 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.851    clk_gen/p_0_in[24]
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.816     1.943    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.434    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.134     1.709    clk_gen/count2[27]
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.853 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.853    clk_gen/p_0_in[28]
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  hs_clk (IN)
                         net (fo=0)                   0.000     0.000    hs_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  hs_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    hs_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  hs_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     1.944    clk_gen/hs_clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hs_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  hs_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y23   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y22   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y22   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y22   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y22   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y23   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y23   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y23   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y23   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y23   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y23   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   clk_gen/count2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   clk_gen/count2_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   clk_gen/count2_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   clk_gen/count2_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   clk_gen/count2_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   clk_gen/count2_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y23   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   clk_gen/count2_reg[13]/C



