# Single-Cycle-RISC-V-Processor
This project is a Single cycle RISC-V Processor designed in Verilog.   It supports a minimal subset of RV32I instructions (addi, add, sw, beq) and can execute small programs stored in instruction memory.
