// Seed: 3905563401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7,
    input supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    output supply0 id_11,
    input wor id_12,
    output logic id_13,
    input wire id_14,
    input supply0 id_15,
    output wor id_16,
    input tri0 id_17,
    input wor id_18,
    input tri0 id_19,
    input supply1 id_20,
    output tri1 id_21
);
  wire id_23;
  module_0(
      id_23, id_23, id_23, id_23
  );
  initial begin
    id_13 <= 1 - id_2;
    assume (1);
  end
endmodule
