[12:17:21.384] <TB2>     INFO: *** Welcome to pxar ***
[12:17:21.384] <TB2>     INFO: *** Today: 2016/06/16
[12:17:21.394] <TB2>     INFO: *** Version: b2a7-dirty
[12:17:21.394] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C15.dat
[12:17:21.395] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:17:21.395] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//defaultMaskFile.dat
[12:17:21.395] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters_C15.dat
[12:17:21.472] <TB2>     INFO:         clk: 4
[12:17:21.472] <TB2>     INFO:         ctr: 4
[12:17:21.472] <TB2>     INFO:         sda: 19
[12:17:21.472] <TB2>     INFO:         tin: 9
[12:17:21.472] <TB2>     INFO:         level: 15
[12:17:21.472] <TB2>     INFO:         triggerdelay: 0
[12:17:21.472] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:17:21.472] <TB2>     INFO: Log level: DEBUG
[12:17:21.483] <TB2>     INFO: Found DTB DTB_WWXLHF
[12:17:21.490] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[12:17:21.493] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[12:17:21.496] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[12:17:23.052] <TB2>     INFO: DUT info: 
[12:17:23.052] <TB2>     INFO: The DUT currently contains the following objects:
[12:17:23.052] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:17:23.052] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[12:17:23.052] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[12:17:23.052] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:17:23.052] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.052] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:17:23.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:17:23.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:17:23.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:17:23.062] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28499968
[12:17:23.062] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x170df90
[12:17:23.062] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1682770
[12:17:23.062] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fbf9dd94010
[12:17:23.062] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fbfa3fff510
[12:17:23.062] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28565504 fPxarMemory = 0x7fbf9dd94010
[12:17:23.063] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 389.1mA
[12:17:23.064] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 474.3mA
[12:17:23.064] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[12:17:23.064] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:17:23.465] <TB2>     INFO: enter 'restricted' command line mode
[12:17:23.465] <TB2>     INFO: enter test to run
[12:17:23.465] <TB2>     INFO:   test: FPIXTest no parameter change
[12:17:23.465] <TB2>     INFO:   running: fpixtest
[12:17:23.465] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:17:23.468] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:17:23.468] <TB2>     INFO: ######################################################################
[12:17:23.468] <TB2>     INFO: PixTestFPIXTest::doTest()
[12:17:23.468] <TB2>     INFO: ######################################################################
[12:17:23.471] <TB2>     INFO: ######################################################################
[12:17:23.471] <TB2>     INFO: PixTestPretest::doTest()
[12:17:23.471] <TB2>     INFO: ######################################################################
[12:17:23.474] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:23.474] <TB2>     INFO:    PixTestPretest::programROC() 
[12:17:23.474] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:41.493] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:17:41.493] <TB2>     INFO: IA differences per ROC:  18.5 20.9 18.5 20.1 20.9 19.3 18.5 17.7 16.9 20.9 19.3 17.7 19.3 17.7 20.9 20.9
[12:17:41.561] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:41.561] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:17:41.561] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:41.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 72.2813 mA
[12:17:41.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.3187 mA
[12:17:41.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  82 Ia 24.9187 mA
[12:17:41.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 24.1187 mA
[12:17:42.069] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 25.7187 mA
[12:17:42.169] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  69 Ia 24.1187 mA
[12:17:42.271] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.3187 mA
[12:17:42.372] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  82 Ia 24.9187 mA
[12:17:42.472] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  78 Ia 23.3187 mA
[12:17:42.574] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  82 Ia 24.9187 mA
[12:17:42.675] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 23.3187 mA
[12:17:42.775] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  82 Ia 24.9187 mA
[12:17:42.876] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  78 Ia 23.3187 mA
[12:17:42.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  82 Ia 24.9187 mA
[12:17:43.077] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 23.3187 mA
[12:17:43.177] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  82 Ia 24.9187 mA
[12:17:43.278] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  78 Ia 24.1187 mA
[12:17:43.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.9187 mA
[12:17:43.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  74 Ia 23.3187 mA
[12:17:43.582] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  78 Ia 24.9187 mA
[12:17:43.682] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  74 Ia 24.1187 mA
[12:17:43.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 25.7187 mA
[12:17:43.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  69 Ia 23.3187 mA
[12:17:43.987] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  73 Ia 24.1187 mA
[12:17:44.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.1187 mA
[12:17:44.190] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.3187 mA
[12:17:44.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  82 Ia 24.9187 mA
[12:17:44.392] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  78 Ia 23.3187 mA
[12:17:44.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 24.1187 mA
[12:17:44.594] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.3187 mA
[12:17:44.695] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  82 Ia 24.1187 mA
[12:17:44.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.5187 mA
[12:17:44.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  87 Ia 24.9187 mA
[12:17:44.997] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  83 Ia 23.3187 mA
[12:17:45.098] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  87 Ia 24.1187 mA
[12:17:45.200] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 25.7187 mA
[12:17:45.301] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  69 Ia 23.3187 mA
[12:17:45.401] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  73 Ia 24.1187 mA
[12:17:45.503] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.1187 mA
[12:17:45.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.5187 mA
[12:17:45.705] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  87 Ia 24.9187 mA
[12:17:45.806] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  83 Ia 23.3187 mA
[12:17:45.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  87 Ia 24.9187 mA
[12:17:46.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 24.1187 mA
[12:17:46.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.1187 mA
[12:17:46.214] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.7187 mA
[12:17:46.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  92 Ia 24.9187 mA
[12:17:46.415] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  88 Ia 24.1187 mA
[12:17:46.516] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.7187 mA
[12:17:46.617] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  69 Ia 24.1187 mA
[12:17:46.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 25.7187 mA
[12:17:46.820] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  69 Ia 23.3187 mA
[12:17:46.921] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  73 Ia 24.1187 mA
[12:17:46.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[12:17:46.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  69
[12:17:46.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[12:17:46.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  74
[12:17:46.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  73
[12:17:46.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[12:17:46.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[12:17:46.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[12:17:46.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  87
[12:17:46.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  73
[12:17:46.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[12:17:46.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  83
[12:17:46.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[12:17:46.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  88
[12:17:46.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  69
[12:17:46.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  73
[12:17:48.777] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[12:17:48.777] <TB2>     INFO: i(loss) [mA/ROC]:     18.5  18.5  18.5  18.5  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5
[12:17:48.810] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:48.810] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[12:17:48.810] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:48.947] <TB2>     INFO: Expecting 231680 events.
[12:17:57.124] <TB2>     INFO: 231680 events read in total (7459ms).
[12:17:57.279] <TB2>     INFO: Test took 8466ms.
[12:17:57.479] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 88 and Delta(CalDel) = 63
[12:17:57.484] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 95 and Delta(CalDel) = 59
[12:17:57.487] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 62
[12:17:57.491] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 60
[12:17:57.494] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 63
[12:17:57.498] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 78 and Delta(CalDel) = 64
[12:17:57.505] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 86 and Delta(CalDel) = 64
[12:17:57.509] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 100 and Delta(CalDel) = 60
[12:17:57.513] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 85 and Delta(CalDel) = 62
[12:17:57.516] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 65
[12:17:57.520] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 90 and Delta(CalDel) = 58
[12:17:57.524] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 60
[12:17:57.528] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 81 and Delta(CalDel) = 61
[12:17:57.531] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 95 and Delta(CalDel) = 60
[12:17:57.535] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 79 and Delta(CalDel) = 61
[12:17:57.539] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 63
[12:17:57.580] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:17:57.612] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:57.612] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:17:57.612] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:57.748] <TB2>     INFO: Expecting 231680 events.
[12:18:05.868] <TB2>     INFO: 231680 events read in total (7401ms).
[12:18:05.872] <TB2>     INFO: Test took 8256ms.
[12:18:05.897] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[12:18:06.212] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[12:18:06.216] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[12:18:06.220] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[12:18:06.223] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[12:18:06.227] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 31
[12:18:06.230] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[12:18:06.234] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[12:18:06.237] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31.5
[12:18:06.240] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 32.5
[12:18:06.244] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 104 +/- 27
[12:18:06.248] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30
[12:18:06.251] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[12:18:06.255] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[12:18:06.258] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[12:18:06.262] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[12:18:06.299] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:18:06.299] <TB2>     INFO: CalDel:      142   144   147   142   148   152   153   132   147   150   104   141   139   125   142   146
[12:18:06.299] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:18:06.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C0.dat
[12:18:06.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C1.dat
[12:18:06.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C2.dat
[12:18:06.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C3.dat
[12:18:06.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C4.dat
[12:18:06.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C5.dat
[12:18:06.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C6.dat
[12:18:06.305] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C7.dat
[12:18:06.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C8.dat
[12:18:06.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C9.dat
[12:18:06.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C10.dat
[12:18:06.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C11.dat
[12:18:06.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C12.dat
[12:18:06.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C13.dat
[12:18:06.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C14.dat
[12:18:06.306] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C15.dat
[12:18:06.307] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:18:06.307] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:18:06.307] <TB2>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[12:18:06.307] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:18:06.393] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:18:06.393] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:18:06.393] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:18:06.393] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:18:06.397] <TB2>     INFO: ######################################################################
[12:18:06.397] <TB2>     INFO: PixTestTiming::doTest()
[12:18:06.397] <TB2>     INFO: ######################################################################
[12:18:06.397] <TB2>     INFO:    ----------------------------------------------------------------------
[12:18:06.397] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[12:18:06.397] <TB2>     INFO:    ----------------------------------------------------------------------
[12:18:06.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:18:08.293] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:18:10.566] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:18:12.844] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:18:15.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:18:17.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:18:19.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:18:21.939] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:18:24.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:18:25.734] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:18:27.253] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:18:28.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:18:30.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:18:31.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:18:33.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:18:34.851] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:18:36.370] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:18:40.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:18:42.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:18:43.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:18:45.081] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:18:46.601] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:18:48.121] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:18:49.640] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:18:51.160] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:18:52.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:18:54.208] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:18:55.730] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:18:57.253] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:18:58.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:19:00.298] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:19:01.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:19:03.345] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:19:04.864] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:19:06.384] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:19:07.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:19:09.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:19:10.946] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:19:12.466] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:19:13.986] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:19:15.507] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:19:17.779] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:19:19.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:19:20.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:19:22.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:19:23.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:19:25.381] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:19:26.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:19:28.423] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:19:30.700] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:19:32.973] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:19:35.246] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:19:37.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:19:39.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:19:42.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:19:44.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:19:46.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:19:48.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:19:51.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:20:03.989] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:20:06.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:20:08.535] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:20:10.808] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:20:13.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:20:15.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:20:17.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:20:19.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:20:22.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:20:24.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:20:26.721] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:20:28.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:20:31.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:20:33.547] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:20:35.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:20:38.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:20:40.367] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:20:42.642] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:20:44.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:20:47.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:20:49.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:20:51.738] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:20:54.574] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:20:56.094] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:20:57.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:20:59.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:21:00.654] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:21:02.174] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:21:03.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:21:05.214] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:21:06.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:21:08.255] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:21:09.779] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:21:11.295] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:21:12.816] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:21:14.336] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:21:15.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:21:17.376] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:21:18.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:21:20.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:21:21.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:21:23.457] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:21:24.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:21:26.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:21:28.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:21:29.538] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:21:31.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:21:33.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:21:34.855] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:21:36.375] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:21:37.895] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:21:39.416] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:21:40.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:21:42.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:21:44.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:21:46.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:21:49.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:21:50.796] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:21:53.070] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:21:55.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:21:57.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:21:59.890] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:22:02.165] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:22:04.442] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:22:06.716] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:22:08.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:22:11.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:22:13.535] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:22:15.811] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:22:18.468] <TB2>     INFO: TBM Phase Settings: 248
[12:22:18.468] <TB2>     INFO: 400MHz Phase: 6
[12:22:18.468] <TB2>     INFO: 160MHz Phase: 7
[12:22:18.468] <TB2>     INFO: Functional Phase Area: 3
[12:22:18.473] <TB2>     INFO: Test took 252076 ms.
[12:22:18.473] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:22:18.473] <TB2>     INFO:    ----------------------------------------------------------------------
[12:22:18.473] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[12:22:18.473] <TB2>     INFO:    ----------------------------------------------------------------------
[12:22:18.473] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:22:20.754] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:22:24.154] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:22:27.929] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:22:31.706] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:22:35.483] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:22:39.261] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:22:43.037] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:22:48.881] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:22:51.529] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:22:53.049] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:22:54.569] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:22:56.089] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:22:57.610] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:22:59.131] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:23:00.651] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:23:04.055] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:23:06.705] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:23:08.225] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:23:09.745] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:23:11.265] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:23:12.785] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:23:14.304] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:23:15.824] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:23:19.412] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:23:22.059] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:23:23.579] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:23:25.855] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:23:28.128] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:23:30.402] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:23:32.675] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:23:34.950] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:23:38.350] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:23:40.997] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:23:42.517] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:23:44.790] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:23:47.064] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:23:49.338] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:23:51.611] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:23:53.884] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:23:57.284] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:23:59.933] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:24:01.451] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:24:03.725] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:24:05.998] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:24:08.271] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:24:10.546] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:24:12.819] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:24:16.219] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:24:18.867] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:24:20.386] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:24:22.659] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:24:24.933] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:24:27.207] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:24:29.480] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:24:31.753] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:24:35.529] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:24:38.176] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:24:39.697] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:24:41.219] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:24:42.741] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:24:44.260] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:24:45.780] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:24:47.300] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:24:51.083] <TB2>     INFO: ROC Delay Settings: 228
[12:24:51.083] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[12:24:51.083] <TB2>     INFO: ROC Port 0 Delay: 4
[12:24:51.083] <TB2>     INFO: ROC Port 1 Delay: 4
[12:24:51.083] <TB2>     INFO: Functional ROC Area: 4
[12:24:51.086] <TB2>     INFO: Test took 152613 ms.
[12:24:51.086] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[12:24:51.086] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:51.086] <TB2>     INFO:    PixTestTiming::TimingTest()
[12:24:51.086] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:52.225] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 
[12:24:52.225] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e022 c000 a102 8000 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[12:24:52.225] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4c0b 4c0b 4c0b 4c0b 4c0b 4c0b 4c0b 4c0b e022 c000 a103 8040 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[12:24:52.225] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:25:06.376] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:06.376] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:25:20.520] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:20.520] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:25:34.602] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:34.603] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:25:48.674] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:48.674] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:26:02.758] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:02.758] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:26:16.844] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:16.844] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:26:30.909] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:30.909] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:26:44.983] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:44.983] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:26:59.057] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:59.057] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:27:13.175] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:13.553] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:13.567] <TB2>     INFO: Decoding statistics:
[12:27:13.568] <TB2>     INFO:   General information:
[12:27:13.568] <TB2>     INFO: 	 16bit words read:         240000000
[12:27:13.568] <TB2>     INFO: 	 valid events total:       20000000
[12:27:13.568] <TB2>     INFO: 	 empty events:             20000000
[12:27:13.568] <TB2>     INFO: 	 valid events with pixels: 0
[12:27:13.568] <TB2>     INFO: 	 valid pixel hits:         0
[12:27:13.568] <TB2>     INFO:   Event errors: 	           0
[12:27:13.568] <TB2>     INFO: 	 start marker:             0
[12:27:13.568] <TB2>     INFO: 	 stop marker:              0
[12:27:13.568] <TB2>     INFO: 	 overflow:                 0
[12:27:13.568] <TB2>     INFO: 	 invalid 5bit words:       0
[12:27:13.568] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[12:27:13.568] <TB2>     INFO:   TBM errors: 		           0
[12:27:13.568] <TB2>     INFO: 	 flawed TBM headers:       0
[12:27:13.568] <TB2>     INFO: 	 flawed TBM trailers:      0
[12:27:13.568] <TB2>     INFO: 	 event ID mismatches:      0
[12:27:13.568] <TB2>     INFO:   ROC errors: 		           0
[12:27:13.568] <TB2>     INFO: 	 missing ROC header(s):    0
[12:27:13.568] <TB2>     INFO: 	 misplaced readback start: 0
[12:27:13.568] <TB2>     INFO:   Pixel decoding errors:	   0
[12:27:13.568] <TB2>     INFO: 	 pixel data incomplete:    0
[12:27:13.568] <TB2>     INFO: 	 pixel address:            0
[12:27:13.568] <TB2>     INFO: 	 pulse height fill bit:    0
[12:27:13.568] <TB2>     INFO: 	 buffer corruption:        0
[12:27:13.568] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:13.568] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:27:13.568] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:13.568] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:13.568] <TB2>     INFO:    Read back bit status: 1
[12:27:13.568] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:13.568] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:13.568] <TB2>     INFO:    Timings are good!
[12:27:13.568] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:13.568] <TB2>     INFO: Test took 142482 ms.
[12:27:13.568] <TB2>     INFO: PixTestTiming::TimingTest() done.
[12:27:13.569] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:27:13.569] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:27:13.569] <TB2>     INFO: PixTestTiming::doTest took 547176 ms.
[12:27:13.569] <TB2>     INFO: PixTestTiming::doTest() done
[12:27:13.569] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:27:13.569] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[12:27:13.569] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[12:27:13.569] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[12:27:13.570] <TB2>     INFO: Write out ROCDelayScan3_V0
[12:27:13.570] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:27:13.570] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:27:13.921] <TB2>     INFO: ######################################################################
[12:27:13.921] <TB2>     INFO: PixTestAlive::doTest()
[12:27:13.921] <TB2>     INFO: ######################################################################
[12:27:13.924] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:13.924] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:13.924] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:13.926] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:14.274] <TB2>     INFO: Expecting 41600 events.
[12:27:18.372] <TB2>     INFO: 41600 events read in total (3383ms).
[12:27:18.373] <TB2>     INFO: Test took 4447ms.
[12:27:18.381] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:18.381] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:27:18.381] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:27:18.757] <TB2>     INFO: PixTestAlive::aliveTest() done
[12:27:18.757] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:18.757] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:18.761] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:18.761] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:18.761] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:18.762] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:19.108] <TB2>     INFO: Expecting 41600 events.
[12:27:22.086] <TB2>     INFO: 41600 events read in total (2263ms).
[12:27:22.087] <TB2>     INFO: Test took 3325ms.
[12:27:22.087] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:22.087] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:27:22.087] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:27:22.088] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:27:22.493] <TB2>     INFO: PixTestAlive::maskTest() done
[12:27:22.493] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:22.497] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:22.497] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:22.497] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:22.498] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:22.851] <TB2>     INFO: Expecting 41600 events.
[12:27:26.921] <TB2>     INFO: 41600 events read in total (3356ms).
[12:27:26.922] <TB2>     INFO: Test took 4424ms.
[12:27:26.930] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:26.930] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:27:26.930] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:27:27.305] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[12:27:27.306] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:27.306] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:27:27.306] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:27:27.315] <TB2>     INFO: ######################################################################
[12:27:27.315] <TB2>     INFO: PixTestTrim::doTest()
[12:27:27.315] <TB2>     INFO: ######################################################################
[12:27:27.317] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:27.317] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:27:27.318] <TB2>     INFO:    ----------------------------------------------------------------------
[12:27:27.395] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:27:27.395] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:27:27.419] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:27:27.419] <TB2>     INFO:     run 1 of 1
[12:27:27.419] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:27:27.762] <TB2>     INFO: Expecting 5025280 events.
[12:28:12.497] <TB2>     INFO: 1384504 events read in total (44020ms).
[12:28:56.523] <TB2>     INFO: 2753640 events read in total (88046ms).
[12:29:40.686] <TB2>     INFO: 4134768 events read in total (132210ms).
[12:30:09.347] <TB2>     INFO: 5025280 events read in total (160870ms).
[12:30:09.392] <TB2>     INFO: Test took 161973ms.
[12:30:09.453] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:30:09.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:30:10.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:30:12.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:30:13.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:30:14.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:30:16.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:30:17.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:30:18.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:30:20.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:30:21.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:30:23.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:30:24.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:30:25.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:30:27.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:30:28.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:30:29.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:30:31.371] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 205721600
[12:30:31.375] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1798 minThrLimit = 86.1554 minThrNLimit = 107.929 -> result = 86.1798 -> 86
[12:30:31.375] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.6442 minThrLimit = 85.6361 minThrNLimit = 110.713 -> result = 85.6442 -> 85
[12:30:31.376] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.2767 minThrLimit = 80.2635 minThrNLimit = 105.464 -> result = 80.2767 -> 80
[12:30:31.376] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.6193 minThrLimit = 81.5593 minThrNLimit = 105.763 -> result = 81.6193 -> 81
[12:30:31.377] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6611 minThrLimit = 90.6149 minThrNLimit = 114.641 -> result = 90.6611 -> 90
[12:30:31.379] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.1105 minThrLimit = 85.0963 minThrNLimit = 108.246 -> result = 85.1105 -> 85
[12:30:31.380] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8112 minThrLimit = 88.7779 minThrNLimit = 109.522 -> result = 88.8112 -> 88
[12:30:31.380] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4911 minThrLimit = 91.4869 minThrNLimit = 116.257 -> result = 91.4911 -> 91
[12:30:31.381] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.118 minThrLimit = 89.0602 minThrNLimit = 114.761 -> result = 89.118 -> 89
[12:30:31.381] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6905 minThrLimit = 94.6716 minThrNLimit = 118.645 -> result = 94.6905 -> 94
[12:30:31.382] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.595 minThrLimit = 101.557 minThrNLimit = 127.914 -> result = 101.595 -> 101
[12:30:31.382] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4198 minThrLimit = 89.4135 minThrNLimit = 110.717 -> result = 89.4198 -> 89
[12:30:31.382] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.2546 minThrLimit = 81.2453 minThrNLimit = 106.321 -> result = 81.2546 -> 81
[12:30:31.383] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.71 minThrLimit = 93.7053 minThrNLimit = 118.951 -> result = 93.71 -> 93
[12:30:31.383] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1696 minThrLimit = 89.139 minThrNLimit = 118.128 -> result = 89.1696 -> 89
[12:30:31.384] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8477 minThrLimit = 94.7641 minThrNLimit = 121.403 -> result = 94.8477 -> 94
[12:30:31.384] <TB2>     INFO: ROC 0 VthrComp = 86
[12:30:31.384] <TB2>     INFO: ROC 1 VthrComp = 85
[12:30:31.384] <TB2>     INFO: ROC 2 VthrComp = 80
[12:30:31.384] <TB2>     INFO: ROC 3 VthrComp = 81
[12:30:31.384] <TB2>     INFO: ROC 4 VthrComp = 90
[12:30:31.384] <TB2>     INFO: ROC 5 VthrComp = 85
[12:30:31.384] <TB2>     INFO: ROC 6 VthrComp = 88
[12:30:31.384] <TB2>     INFO: ROC 7 VthrComp = 91
[12:30:31.384] <TB2>     INFO: ROC 8 VthrComp = 89
[12:30:31.385] <TB2>     INFO: ROC 9 VthrComp = 94
[12:30:31.385] <TB2>     INFO: ROC 10 VthrComp = 101
[12:30:31.385] <TB2>     INFO: ROC 11 VthrComp = 89
[12:30:31.385] <TB2>     INFO: ROC 12 VthrComp = 81
[12:30:31.385] <TB2>     INFO: ROC 13 VthrComp = 93
[12:30:31.385] <TB2>     INFO: ROC 14 VthrComp = 89
[12:30:31.385] <TB2>     INFO: ROC 15 VthrComp = 94
[12:30:31.385] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:30:31.385] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:30:31.405] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:30:31.406] <TB2>     INFO:     run 1 of 1
[12:30:31.406] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:30:31.761] <TB2>     INFO: Expecting 5025280 events.
[12:31:07.549] <TB2>     INFO: 883304 events read in total (35073ms).
[12:31:43.099] <TB2>     INFO: 1764488 events read in total (70623ms).
[12:32:18.825] <TB2>     INFO: 2645080 events read in total (106350ms).
[12:32:54.237] <TB2>     INFO: 3516904 events read in total (141761ms).
[12:33:29.609] <TB2>     INFO: 4384432 events read in total (177133ms).
[12:33:55.687] <TB2>     INFO: 5025280 events read in total (203211ms).
[12:33:55.770] <TB2>     INFO: Test took 204363ms.
[12:33:55.952] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:33:56.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:33:57.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:33:59.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:34:01.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:34:02.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:34:04.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:34:05.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:34:07.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:34:08.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:34:10.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:34:12.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:34:13.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:34:15.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:34:16.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:34:18.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:34:20.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:34:22.104] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290021376
[12:34:22.109] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.2187 for pixel 24/27 mean/min/max = 43.4367/31.9988/54.8745
[12:34:22.109] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.5749 for pixel 22/3 mean/min/max = 44.0898/32.4662/55.7133
[12:34:22.110] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.1166 for pixel 8/79 mean/min/max = 43.5703/33.0001/54.1406
[12:34:22.110] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 53.585 for pixel 38/3 mean/min/max = 43.4317/32.7313/54.1321
[12:34:22.111] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.9003 for pixel 22/45 mean/min/max = 44.971/33.6027/56.3393
[12:34:22.111] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.3087 for pixel 22/75 mean/min/max = 43.1425/31.9466/54.3385
[12:34:22.112] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.3956 for pixel 17/79 mean/min/max = 46.6502/33.8797/59.4206
[12:34:22.112] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.1554 for pixel 0/76 mean/min/max = 45.029/33.8273/56.2307
[12:34:22.112] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.845 for pixel 20/37 mean/min/max = 44.983/33.044/56.922
[12:34:22.113] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.416 for pixel 23/1 mean/min/max = 44.7783/32.881/56.6756
[12:34:22.113] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.5779 for pixel 42/78 mean/min/max = 44.0279/32.2952/55.7605
[12:34:22.113] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.7416 for pixel 17/57 mean/min/max = 45.6788/33.5877/57.7699
[12:34:22.114] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.5698 for pixel 20/8 mean/min/max = 43.8421/32.7068/54.9773
[12:34:22.114] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.9965 for pixel 16/19 mean/min/max = 45.3982/32.7487/58.0477
[12:34:22.114] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.4747 for pixel 0/5 mean/min/max = 44.1129/33.4154/54.8103
[12:34:22.115] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.725 for pixel 3/51 mean/min/max = 44.5546/32.3721/56.7372
[12:34:22.115] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:34:22.257] <TB2>     INFO: Expecting 411648 events.
[12:34:29.741] <TB2>     INFO: 411648 events read in total (6761ms).
[12:34:29.750] <TB2>     INFO: Expecting 411648 events.
[12:34:37.355] <TB2>     INFO: 411648 events read in total (6939ms).
[12:34:37.364] <TB2>     INFO: Expecting 411648 events.
[12:34:44.867] <TB2>     INFO: 411648 events read in total (6838ms).
[12:34:44.878] <TB2>     INFO: Expecting 411648 events.
[12:34:52.401] <TB2>     INFO: 411648 events read in total (6855ms).
[12:34:52.415] <TB2>     INFO: Expecting 411648 events.
[12:35:00.020] <TB2>     INFO: 411648 events read in total (6946ms).
[12:35:00.036] <TB2>     INFO: Expecting 411648 events.
[12:35:07.636] <TB2>     INFO: 411648 events read in total (6944ms).
[12:35:07.655] <TB2>     INFO: Expecting 411648 events.
[12:35:15.261] <TB2>     INFO: 411648 events read in total (6954ms).
[12:35:15.282] <TB2>     INFO: Expecting 411648 events.
[12:35:22.859] <TB2>     INFO: 411648 events read in total (6923ms).
[12:35:22.883] <TB2>     INFO: Expecting 411648 events.
[12:35:30.515] <TB2>     INFO: 411648 events read in total (6984ms).
[12:35:30.541] <TB2>     INFO: Expecting 411648 events.
[12:35:38.165] <TB2>     INFO: 411648 events read in total (6982ms).
[12:35:38.196] <TB2>     INFO: Expecting 411648 events.
[12:35:45.820] <TB2>     INFO: 411648 events read in total (6983ms).
[12:35:45.852] <TB2>     INFO: Expecting 411648 events.
[12:35:53.439] <TB2>     INFO: 411648 events read in total (6949ms).
[12:35:53.472] <TB2>     INFO: Expecting 411648 events.
[12:36:01.104] <TB2>     INFO: 411648 events read in total (6990ms).
[12:36:01.140] <TB2>     INFO: Expecting 411648 events.
[12:36:08.750] <TB2>     INFO: 411648 events read in total (6977ms).
[12:36:08.789] <TB2>     INFO: Expecting 411648 events.
[12:36:16.416] <TB2>     INFO: 411648 events read in total (6991ms).
[12:36:16.457] <TB2>     INFO: Expecting 411648 events.
[12:36:24.087] <TB2>     INFO: 411648 events read in total (7001ms).
[12:36:24.154] <TB2>     INFO: Test took 122039ms.
[12:36:24.634] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1099 < 35 for itrim+1 = 86; old thr = 34.909 ... break
[12:36:24.677] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3287 < 35 for itrim = 99; old thr = 34.4815 ... break
[12:36:24.709] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1541 < 35 for itrim+1 = 89; old thr = 34.9185 ... break
[12:36:24.749] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.594 < 35 for itrim+1 = 88; old thr = 34.6268 ... break
[12:36:24.788] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3453 < 35 for itrim = 105; old thr = 34.3656 ... break
[12:36:24.822] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1331 < 35 for itrim = 96; old thr = 34.3554 ... break
[12:36:24.850] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5051 < 35 for itrim+1 = 107; old thr = 34.942 ... break
[12:36:24.881] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7523 < 35 for itrim+1 = 101; old thr = 34.5574 ... break
[12:36:24.925] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7302 < 35 for itrim = 108; old thr = 34.266 ... break
[12:36:24.964] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5336 < 35 for itrim = 100; old thr = 34.0549 ... break
[12:36:24.002] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7745 < 35 for itrim+1 = 103; old thr = 34.5731 ... break
[12:36:25.036] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2557 < 35 for itrim = 98; old thr = 33.1964 ... break
[12:36:25.080] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3848 < 35 for itrim+1 = 96; old thr = 34.9468 ... break
[12:36:25.117] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.287 < 35 for itrim = 105; old thr = 34.7102 ... break
[12:36:25.159] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4948 < 35 for itrim+1 = 99; old thr = 34.7893 ... break
[12:36:25.201] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6096 < 35 for itrim = 110; old thr = 34.1878 ... break
[12:36:25.276] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:36:25.287] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:36:25.287] <TB2>     INFO:     run 1 of 1
[12:36:25.287] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:36:25.631] <TB2>     INFO: Expecting 5025280 events.
[12:37:01.370] <TB2>     INFO: 869352 events read in total (35025ms).
[12:37:36.529] <TB2>     INFO: 1736776 events read in total (70184ms).
[12:38:11.785] <TB2>     INFO: 2604024 events read in total (105441ms).
[12:38:46.765] <TB2>     INFO: 3461712 events read in total (140420ms).
[12:39:21.877] <TB2>     INFO: 4315360 events read in total (175532ms).
[12:39:50.975] <TB2>     INFO: 5025280 events read in total (204630ms).
[12:39:51.059] <TB2>     INFO: Test took 205773ms.
[12:39:51.243] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:39:51.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:39:53.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:39:54.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:39:56.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:39:57.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:39:59.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:40:00.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:40:02.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:40:03.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:40:05.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:40:06.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:40:08.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:40:09.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:40:11.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:40:13.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:40:15.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:40:16.738] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301297664
[12:40:16.743] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.674178 .. 49.384001
[12:40:16.837] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[12:40:16.850] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:40:16.850] <TB2>     INFO:     run 1 of 1
[12:40:16.850] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:40:17.217] <TB2>     INFO: Expecting 1930240 events.
[12:40:57.229] <TB2>     INFO: 1159424 events read in total (39288ms).
[12:41:24.568] <TB2>     INFO: 1930240 events read in total (66627ms).
[12:41:24.587] <TB2>     INFO: Test took 67736ms.
[12:41:24.627] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:41:24.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:41:25.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:41:26.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:41:27.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:41:28.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:41:29.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:41:30.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:41:31.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:41:32.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:41:33.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:41:34.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:41:35.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:41:36.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:41:37.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:41:38.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:41:39.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:41:40.808] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226111488
[12:41:40.890] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.652793 .. 44.395979
[12:41:40.965] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 54 (-1/-1) hits flags = 528 (plus default)
[12:41:40.977] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:41:40.977] <TB2>     INFO:     run 1 of 1
[12:41:40.978] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:41:41.321] <TB2>     INFO: Expecting 1530880 events.
[12:42:22.793] <TB2>     INFO: 1145104 events read in total (40757ms).
[12:42:36.717] <TB2>     INFO: 1530880 events read in total (54681ms).
[12:42:36.731] <TB2>     INFO: Test took 55753ms.
[12:42:36.763] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:42:36.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:42:37.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:42:38.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:42:39.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:42:40.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:42:41.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:42:42.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:42:43.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:42:44.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:42:45.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:42:46.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:42:47.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:42:48.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:42:49.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:42:50.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:42:51.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:42:52.174] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249200640
[12:42:52.256] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.960509 .. 41.354539
[12:42:52.332] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:42:52.342] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:42:52.342] <TB2>     INFO:     run 1 of 1
[12:42:52.342] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:42:52.697] <TB2>     INFO: Expecting 1297920 events.
[12:43:33.975] <TB2>     INFO: 1146520 events read in total (40564ms).
[12:43:39.814] <TB2>     INFO: 1297920 events read in total (46403ms).
[12:43:39.824] <TB2>     INFO: Test took 47482ms.
[12:43:39.852] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:43:39.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:43:40.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:43:41.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:43:42.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:43:43.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:43:44.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:43:45.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:43:46.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:43:47.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:43:48.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:43:49.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:43:50.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:43:51.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:43:52.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:43:53.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:43:54.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:43:55.824] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 220819456
[12:43:55.918] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.177908 .. 41.176297
[12:43:55.992] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:43:55.002] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:43:55.003] <TB2>     INFO:     run 1 of 1
[12:43:55.003] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:43:56.354] <TB2>     INFO: Expecting 1198080 events.
[12:44:36.993] <TB2>     INFO: 1116856 events read in total (39924ms).
[12:44:40.281] <TB2>     INFO: 1198080 events read in total (43212ms).
[12:44:40.292] <TB2>     INFO: Test took 44289ms.
[12:44:40.320] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:44:40.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:44:41.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:44:42.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:44:43.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:44:44.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:44:45.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:44:45.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:44:46.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:44:47.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:44:48.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:44:49.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:44:50.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:44:51.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:44:52.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:44:53.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:44:54.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:44:55.492] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 220819456
[12:44:55.574] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:44:55.575] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:44:55.586] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:44:55.587] <TB2>     INFO:     run 1 of 1
[12:44:55.587] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:44:55.930] <TB2>     INFO: Expecting 1364480 events.
[12:45:36.028] <TB2>     INFO: 1074504 events read in total (39382ms).
[12:45:46.985] <TB2>     INFO: 1364480 events read in total (50339ms).
[12:45:46.998] <TB2>     INFO: Test took 51411ms.
[12:45:47.037] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:45:47.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:45:48.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:45:49.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:45:50.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:45:50.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:45:51.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:45:53.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:45:54.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:45:55.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:45:56.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:45:57.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:45:58.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:45:59.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:46:00.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:46:01.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:46:02.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:46:03.728] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228872192
[12:46:03.759] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C0.dat
[12:46:03.760] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C1.dat
[12:46:03.762] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C2.dat
[12:46:03.762] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C3.dat
[12:46:03.762] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C4.dat
[12:46:03.762] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C5.dat
[12:46:03.762] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C6.dat
[12:46:03.762] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C7.dat
[12:46:03.762] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C8.dat
[12:46:03.762] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C9.dat
[12:46:03.763] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C10.dat
[12:46:03.763] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C11.dat
[12:46:03.763] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C12.dat
[12:46:03.763] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C13.dat
[12:46:03.763] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C14.dat
[12:46:03.763] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C15.dat
[12:46:03.763] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C0.dat
[12:46:03.770] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C1.dat
[12:46:03.777] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C2.dat
[12:46:03.784] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C3.dat
[12:46:03.791] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C4.dat
[12:46:03.799] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C5.dat
[12:46:03.806] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C6.dat
[12:46:03.813] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C7.dat
[12:46:03.820] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C8.dat
[12:46:03.827] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C9.dat
[12:46:03.834] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C10.dat
[12:46:03.841] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C11.dat
[12:46:03.848] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C12.dat
[12:46:03.855] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C13.dat
[12:46:03.865] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C14.dat
[12:46:03.872] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C15.dat
[12:46:03.878] <TB2>     INFO: PixTestTrim::trimTest() done
[12:46:03.878] <TB2>     INFO: vtrim:      86  99  89  88 105  96 107 101 108 100 103  98  96 105  99 110 
[12:46:03.878] <TB2>     INFO: vthrcomp:   86  85  80  81  90  85  88  91  89  94 101  89  81  93  89  94 
[12:46:03.878] <TB2>     INFO: vcal mean:  34.98  34.96  34.96  34.83  34.95  34.97  34.99  35.00  35.10  34.97  35.04  34.98  34.96  34.93  34.99  34.93 
[12:46:03.878] <TB2>     INFO: vcal RMS:    0.82   0.79   0.76   0.75   0.77   0.78   0.81   0.79   0.79   0.77   0.87   0.79   0.77   0.81   0.75   0.81 
[12:46:03.878] <TB2>     INFO: bits mean:  10.31  10.05  10.07  10.19   9.52  10.61   8.91   9.50   9.70   9.20  10.13   9.07   9.84   9.42   9.62   9.94 
[12:46:03.878] <TB2>     INFO: bits RMS:    2.46   2.47   2.43   2.36   2.48   2.33   2.60   2.50   2.54   2.81   2.49   2.71   2.62   2.62   2.56   2.52 
[12:46:03.891] <TB2>     INFO:    ----------------------------------------------------------------------
[12:46:03.893] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:46:03.893] <TB2>     INFO:    ----------------------------------------------------------------------
[12:46:03.896] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:46:03.896] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:46:03.909] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:46:03.909] <TB2>     INFO:     run 1 of 1
[12:46:03.909] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:46:04.252] <TB2>     INFO: Expecting 4160000 events.
[12:46:49.194] <TB2>     INFO: 1094435 events read in total (44227ms).
[12:47:33.848] <TB2>     INFO: 2178965 events read in total (88881ms).
[12:48:18.196] <TB2>     INFO: 3251280 events read in total (133229ms).
[12:48:56.125] <TB2>     INFO: 4160000 events read in total (171158ms).
[12:48:56.191] <TB2>     INFO: Test took 172283ms.
[12:48:56.333] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:48:56.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:48:58.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:49:00.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:49:02.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:49:04.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:49:06.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:49:07.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:49:09.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:49:11.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:49:13.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:49:15.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:49:17.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:49:19.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:49:21.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:49:23.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:49:26.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:49:28.978] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253865984
[12:49:28.978] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:49:29.075] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:49:29.075] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[12:49:29.087] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:49:29.087] <TB2>     INFO:     run 1 of 1
[12:49:29.087] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:49:29.444] <TB2>     INFO: Expecting 3265600 events.
[12:50:17.005] <TB2>     INFO: 1180015 events read in total (46846ms).
[12:51:03.496] <TB2>     INFO: 2338260 events read in total (93337ms).
[12:51:40.688] <TB2>     INFO: 3265600 events read in total (130530ms).
[12:51:40.732] <TB2>     INFO: Test took 131646ms.
[12:51:40.825] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:41.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:51:42.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:51:44.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:51:46.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:51:47.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:51:49.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:51:51.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:51:52.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:51:54.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:51:56.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:51:57.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:51:59.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:52:01.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:52:02.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:52:04.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:52:06.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:52:07.800] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260272128
[12:52:07.800] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:52:07.876] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:52:07.876] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[12:52:07.887] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:52:07.887] <TB2>     INFO:     run 1 of 1
[12:52:07.887] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:52:08.238] <TB2>     INFO: Expecting 3099200 events.
[12:52:56.148] <TB2>     INFO: 1215300 events read in total (47195ms).
[12:53:43.419] <TB2>     INFO: 2403970 events read in total (94466ms).
[12:54:11.199] <TB2>     INFO: 3099200 events read in total (122246ms).
[12:54:11.235] <TB2>     INFO: Test took 123348ms.
[12:54:11.313] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:11.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:54:13.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:54:14.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:54:16.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:54:17.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:54:19.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:54:21.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:54:22.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:54:24.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:54:25.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:54:27.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:54:29.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:54:30.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:54:32.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:54:33.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:54:35.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:54:37.075] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353939456
[12:54:37.076] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:54:37.151] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:54:37.151] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 147 (-1/-1) hits flags = 528 (plus default)
[12:54:37.164] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:54:37.164] <TB2>     INFO:     run 1 of 1
[12:54:37.164] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:54:37.519] <TB2>     INFO: Expecting 3078400 events.
[12:55:26.025] <TB2>     INFO: 1219505 events read in total (47791ms).
[12:56:13.468] <TB2>     INFO: 2411525 events read in total (95234ms).
[12:56:40.445] <TB2>     INFO: 3078400 events read in total (122211ms).
[12:56:40.483] <TB2>     INFO: Test took 123319ms.
[12:56:40.560] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:56:40.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:56:42.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:56:43.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:56:45.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:56:47.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:56:48.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:56:50.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:56:52.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:56:53.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:56:55.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:56:56.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:56:58.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:56:59.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:57:01.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:57:03.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:57:04.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:57:06.359] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356098048
[12:57:06.360] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:57:06.435] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:57:06.435] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[12:57:06.446] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:57:06.446] <TB2>     INFO:     run 1 of 1
[12:57:06.446] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:57:06.795] <TB2>     INFO: Expecting 3099200 events.
[12:57:56.551] <TB2>     INFO: 1214425 events read in total (49041ms).
[12:58:43.779] <TB2>     INFO: 2401760 events read in total (96269ms).
[12:59:11.630] <TB2>     INFO: 3099200 events read in total (124120ms).
[12:59:11.663] <TB2>     INFO: Test took 125217ms.
[12:59:11.742] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:59:11.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:59:13.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:59:15.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:59:17.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:59:18.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:59:20.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:59:22.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:59:23.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:59:25.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:59:27.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:59:28.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:59:30.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:59:31.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:59:33.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:59:35.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:59:36.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:59:38.633] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364359680
[12:59:38.634] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.5649, thr difference RMS: 1.21656
[12:59:38.634] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.39177, thr difference RMS: 1.31287
[12:59:38.635] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.71049, thr difference RMS: 1.171
[12:59:38.635] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.00896, thr difference RMS: 1.15593
[12:59:38.635] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.67479, thr difference RMS: 1.38875
[12:59:38.635] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.16459, thr difference RMS: 1.06466
[12:59:38.636] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.60599, thr difference RMS: 1.50115
[12:59:38.636] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.57164, thr difference RMS: 1.52395
[12:59:38.636] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.74585, thr difference RMS: 1.42557
[12:59:38.636] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.95503, thr difference RMS: 1.62416
[12:59:38.636] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.89531, thr difference RMS: 1.68799
[12:59:38.637] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.16269, thr difference RMS: 1.52694
[12:59:38.637] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.40872, thr difference RMS: 1.13319
[12:59:38.637] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.69731, thr difference RMS: 1.51179
[12:59:38.637] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.3112, thr difference RMS: 1.28728
[12:59:38.638] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.57021, thr difference RMS: 1.67034
[12:59:38.638] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.65459, thr difference RMS: 1.20579
[12:59:38.638] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.42591, thr difference RMS: 1.29047
[12:59:38.638] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.75759, thr difference RMS: 1.14826
[12:59:38.638] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.07948, thr difference RMS: 1.12676
[12:59:38.639] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.66413, thr difference RMS: 1.38139
[12:59:38.639] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.14974, thr difference RMS: 1.04983
[12:59:38.639] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.52175, thr difference RMS: 1.49706
[12:59:38.639] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.6001, thr difference RMS: 1.55596
[12:59:38.639] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.81306, thr difference RMS: 1.41519
[12:59:38.640] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.81345, thr difference RMS: 1.62429
[12:59:38.640] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.9918, thr difference RMS: 1.6616
[12:59:38.640] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.19963, thr difference RMS: 1.52539
[12:59:38.640] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.43045, thr difference RMS: 1.11583
[12:59:38.640] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.72633, thr difference RMS: 1.4944
[12:59:38.641] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.268, thr difference RMS: 1.27639
[12:59:38.641] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.55938, thr difference RMS: 1.63288
[12:59:38.641] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.84196, thr difference RMS: 1.19921
[12:59:38.641] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.51992, thr difference RMS: 1.29119
[12:59:38.642] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.91165, thr difference RMS: 1.15237
[12:59:38.642] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.26632, thr difference RMS: 1.14694
[12:59:38.642] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.66912, thr difference RMS: 1.37663
[12:59:38.642] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.21243, thr difference RMS: 1.02749
[12:59:38.642] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.51506, thr difference RMS: 1.48806
[12:59:38.643] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.62021, thr difference RMS: 1.55737
[12:59:38.643] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.84907, thr difference RMS: 1.43367
[12:59:38.643] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.75906, thr difference RMS: 1.6051
[12:59:38.643] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.98741, thr difference RMS: 1.68963
[12:59:38.643] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.32184, thr difference RMS: 1.50535
[12:59:38.644] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.48837, thr difference RMS: 1.09345
[12:59:38.644] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.82005, thr difference RMS: 1.48974
[12:59:38.644] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.39578, thr difference RMS: 1.25597
[12:59:38.644] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.71025, thr difference RMS: 1.61056
[12:59:38.644] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.85667, thr difference RMS: 1.22585
[12:59:38.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.65048, thr difference RMS: 1.29839
[12:59:38.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.96686, thr difference RMS: 1.15605
[12:59:38.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.33232, thr difference RMS: 1.15074
[12:59:38.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.68695, thr difference RMS: 1.36476
[12:59:38.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.17139, thr difference RMS: 1.03789
[12:59:38.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.65629, thr difference RMS: 1.48568
[12:59:38.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.66301, thr difference RMS: 1.55313
[12:59:38.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.84357, thr difference RMS: 1.433
[12:59:38.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.76627, thr difference RMS: 1.5899
[12:59:38.646] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.06368, thr difference RMS: 1.67697
[12:59:38.647] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.44571, thr difference RMS: 1.50143
[12:59:38.647] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.60496, thr difference RMS: 1.1229
[12:59:38.647] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.85344, thr difference RMS: 1.48551
[12:59:38.647] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.51929, thr difference RMS: 1.25259
[12:59:38.647] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.89247, thr difference RMS: 1.64322
[12:59:38.750] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[12:59:38.755] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1931 seconds
[12:59:38.755] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:59:39.458] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:59:39.458] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:59:39.461] <TB2>     INFO: ######################################################################
[12:59:39.461] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[12:59:39.461] <TB2>     INFO: ######################################################################
[12:59:39.462] <TB2>     INFO:    ----------------------------------------------------------------------
[12:59:39.462] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:59:39.462] <TB2>     INFO:    ----------------------------------------------------------------------
[12:59:39.462] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:59:39.473] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:59:39.473] <TB2>     INFO:     run 1 of 1
[12:59:39.473] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:59:39.816] <TB2>     INFO: Expecting 59072000 events.
[13:00:09.675] <TB2>     INFO: 1072400 events read in total (29145ms).
[13:00:39.172] <TB2>     INFO: 2140600 events read in total (58642ms).
[13:01:06.952] <TB2>     INFO: 3208600 events read in total (86422ms).
[13:01:35.614] <TB2>     INFO: 4280400 events read in total (115084ms).
[13:02:04.346] <TB2>     INFO: 5349200 events read in total (143816ms).
[13:02:32.831] <TB2>     INFO: 6417800 events read in total (172301ms).
[13:03:01.230] <TB2>     INFO: 7489000 events read in total (200700ms).
[13:03:30.074] <TB2>     INFO: 8557800 events read in total (229544ms).
[13:03:58.018] <TB2>     INFO: 9626200 events read in total (257488ms).
[13:04:26.694] <TB2>     INFO: 10696000 events read in total (286164ms).
[13:04:55.398] <TB2>     INFO: 11766400 events read in total (314868ms).
[13:05:24.038] <TB2>     INFO: 12834800 events read in total (343508ms).
[13:05:52.430] <TB2>     INFO: 13903800 events read in total (371900ms).
[13:06:20.966] <TB2>     INFO: 14975400 events read in total (400436ms).
[13:06:48.845] <TB2>     INFO: 16043800 events read in total (428315ms).
[13:07:17.493] <TB2>     INFO: 17113400 events read in total (456963ms).
[13:07:46.116] <TB2>     INFO: 18184200 events read in total (485586ms).
[13:08:14.710] <TB2>     INFO: 19252400 events read in total (514180ms).
[13:08:43.256] <TB2>     INFO: 20321200 events read in total (542726ms).
[13:09:11.786] <TB2>     INFO: 21392800 events read in total (571256ms).
[13:09:40.331] <TB2>     INFO: 22460800 events read in total (599801ms).
[13:10:08.867] <TB2>     INFO: 23529200 events read in total (628337ms).
[13:10:37.404] <TB2>     INFO: 24600400 events read in total (656874ms).
[13:11:05.962] <TB2>     INFO: 25669400 events read in total (685432ms).
[13:11:34.498] <TB2>     INFO: 26737800 events read in total (713968ms).
[13:12:03.027] <TB2>     INFO: 27809000 events read in total (742497ms).
[13:12:31.480] <TB2>     INFO: 28878200 events read in total (770950ms).
[13:13:00.046] <TB2>     INFO: 29946600 events read in total (799516ms).
[13:13:28.504] <TB2>     INFO: 31016800 events read in total (827974ms).
[13:13:57.046] <TB2>     INFO: 32086600 events read in total (856516ms).
[13:14:25.556] <TB2>     INFO: 33154600 events read in total (885026ms).
[13:14:54.141] <TB2>     INFO: 34223600 events read in total (913611ms).
[13:15:22.814] <TB2>     INFO: 35294800 events read in total (942284ms).
[13:15:51.402] <TB2>     INFO: 36362600 events read in total (970872ms).
[13:16:20.008] <TB2>     INFO: 37430200 events read in total (999478ms).
[13:16:48.515] <TB2>     INFO: 38501000 events read in total (1027985ms).
[13:17:17.186] <TB2>     INFO: 39570200 events read in total (1056656ms).
[13:17:45.802] <TB2>     INFO: 40638200 events read in total (1085272ms).
[13:18:14.407] <TB2>     INFO: 41707200 events read in total (1113877ms).
[13:18:42.933] <TB2>     INFO: 42777800 events read in total (1142403ms).
[13:19:11.457] <TB2>     INFO: 43845200 events read in total (1170927ms).
[13:19:40.118] <TB2>     INFO: 44913200 events read in total (1199588ms).
[13:20:08.713] <TB2>     INFO: 45981800 events read in total (1228183ms).
[13:20:37.309] <TB2>     INFO: 47052000 events read in total (1256779ms).
[13:21:05.914] <TB2>     INFO: 48119800 events read in total (1285384ms).
[13:21:34.521] <TB2>     INFO: 49187400 events read in total (1313991ms).
[13:22:03.250] <TB2>     INFO: 50256200 events read in total (1342720ms).
[13:22:32.018] <TB2>     INFO: 51326000 events read in total (1371488ms).
[13:23:00.654] <TB2>     INFO: 52393200 events read in total (1400124ms).
[13:23:29.291] <TB2>     INFO: 53460800 events read in total (1428761ms).
[13:23:57.938] <TB2>     INFO: 54528000 events read in total (1457408ms).
[13:24:26.713] <TB2>     INFO: 55598600 events read in total (1486183ms).
[13:24:55.276] <TB2>     INFO: 56666600 events read in total (1514746ms).
[13:25:23.947] <TB2>     INFO: 57734200 events read in total (1543417ms).
[13:25:52.520] <TB2>     INFO: 58803200 events read in total (1571990ms).
[13:26:00.180] <TB2>     INFO: 59072000 events read in total (1579650ms).
[13:26:00.201] <TB2>     INFO: Test took 1580728ms.
[13:26:00.261] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:00.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:00.392] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:01.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:01.553] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:02.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:02.698] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:03.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:03.859] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:05.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:05.051] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:06.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:06.227] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:07.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:07.478] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:08.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:08.698] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:09.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:09.905] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:11.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:11.112] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:12.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:12.355] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:13.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:13.575] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:14.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:14.815] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:16.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:16.057] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:17.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:17.227] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:18.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:18.398] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:19.582] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494829568
[13:26:19.612] <TB2>     INFO: PixTestScurves::scurves() done 
[13:26:19.612] <TB2>     INFO: Vcal mean:  35.06  35.03  35.01  34.95  35.05  35.00  35.10  35.11  35.15  35.03  35.09  35.04  35.06  35.04  35.02  35.04 
[13:26:19.612] <TB2>     INFO: Vcal RMS:    0.69   0.66   0.62   0.63   0.63   0.67   0.68   0.65   0.67   0.66   0.75   0.67   0.64   0.68   0.62   0.70 
[13:26:19.612] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:26:19.687] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:26:19.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:26:19.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:26:19.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:26:19.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:26:19.704] <TB2>     INFO: ######################################################################
[13:26:19.704] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:26:19.704] <TB2>     INFO: ######################################################################
[13:26:19.708] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:26:20.051] <TB2>     INFO: Expecting 41600 events.
[13:26:24.173] <TB2>     INFO: 41600 events read in total (3395ms).
[13:26:24.173] <TB2>     INFO: Test took 4465ms.
[13:26:24.182] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:24.182] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:26:24.182] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:26:24.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[13:26:24.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:26:24.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:26:24.191] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:26:24.529] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:26:24.873] <TB2>     INFO: Expecting 41600 events.
[13:26:29.067] <TB2>     INFO: 41600 events read in total (3479ms).
[13:26:29.067] <TB2>     INFO: Test took 4538ms.
[13:26:29.076] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:29.076] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:26:29.076] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:26:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.567
[13:26:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[13:26:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.637
[13:26:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 164
[13:26:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.16
[13:26:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[13:26:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.987
[13:26:29.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 179
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.335
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.127
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 177
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.793
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 174
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.485
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 173
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.284
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.233
[13:26:29.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[13:26:29.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.701
[13:26:29.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 167
[13:26:29.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.873
[13:26:29.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[13:26:29.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.126
[13:26:29.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[13:26:29.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.178
[13:26:29.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 176
[13:26:29.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.151
[13:26:29.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 187
[13:26:29.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.602
[13:26:29.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[13:26:29.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:26:29.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:26:29.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:26:29.157] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:26:29.504] <TB2>     INFO: Expecting 41600 events.
[13:26:33.710] <TB2>     INFO: 41600 events read in total (3492ms).
[13:26:33.711] <TB2>     INFO: Test took 4554ms.
[13:26:33.719] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:33.719] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:26:33.719] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:26:33.723] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:26:33.726] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 10
[13:26:33.726] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.1935
[13:26:33.726] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 81
[13:26:33.726] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.5624
[13:26:33.726] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 61
[13:26:33.726] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8053
[13:26:33.726] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[13:26:33.726] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5664
[13:26:33.726] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0217
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 60
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7327
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 76
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0368
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 63
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8952
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 80
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4568
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 68
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.2597
[13:26:33.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 62
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.7683
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 60
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.0955
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 61
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1899
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [20 ,14] phvalue 75
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.948
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 70
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0968
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.2677
[13:26:33.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 65
[13:26:33.731] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[13:26:34.138] <TB2>     INFO: Expecting 2560 events.
[13:26:35.094] <TB2>     INFO: 2560 events read in total (242ms).
[13:26:35.095] <TB2>     INFO: Test took 1364ms.
[13:26:35.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:35.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 1 1
[13:26:35.603] <TB2>     INFO: Expecting 2560 events.
[13:26:36.559] <TB2>     INFO: 2560 events read in total (242ms).
[13:26:36.559] <TB2>     INFO: Test took 1464ms.
[13:26:36.559] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:36.560] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[13:26:37.067] <TB2>     INFO: Expecting 2560 events.
[13:26:38.024] <TB2>     INFO: 2560 events read in total (243ms).
[13:26:38.024] <TB2>     INFO: Test took 1464ms.
[13:26:38.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:38.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[13:26:38.532] <TB2>     INFO: Expecting 2560 events.
[13:26:39.489] <TB2>     INFO: 2560 events read in total (242ms).
[13:26:39.489] <TB2>     INFO: Test took 1464ms.
[13:26:39.489] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:39.490] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 4 4
[13:26:39.001] <TB2>     INFO: Expecting 2560 events.
[13:26:40.958] <TB2>     INFO: 2560 events read in total (242ms).
[13:26:40.959] <TB2>     INFO: Test took 1469ms.
[13:26:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:40.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 5 5
[13:26:41.466] <TB2>     INFO: Expecting 2560 events.
[13:26:42.424] <TB2>     INFO: 2560 events read in total (243ms).
[13:26:42.424] <TB2>     INFO: Test took 1464ms.
[13:26:42.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:42.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 6 6
[13:26:42.932] <TB2>     INFO: Expecting 2560 events.
[13:26:43.888] <TB2>     INFO: 2560 events read in total (241ms).
[13:26:43.889] <TB2>     INFO: Test took 1464ms.
[13:26:43.889] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:43.889] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 7 7
[13:26:44.396] <TB2>     INFO: Expecting 2560 events.
[13:26:45.359] <TB2>     INFO: 2560 events read in total (247ms).
[13:26:45.360] <TB2>     INFO: Test took 1470ms.
[13:26:45.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:45.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[13:26:45.869] <TB2>     INFO: Expecting 2560 events.
[13:26:46.826] <TB2>     INFO: 2560 events read in total (242ms).
[13:26:46.827] <TB2>     INFO: Test took 1465ms.
[13:26:46.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:46.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 9 9
[13:26:47.335] <TB2>     INFO: Expecting 2560 events.
[13:26:48.293] <TB2>     INFO: 2560 events read in total (243ms).
[13:26:48.293] <TB2>     INFO: Test took 1465ms.
[13:26:48.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:48.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 10 10
[13:26:48.801] <TB2>     INFO: Expecting 2560 events.
[13:26:49.761] <TB2>     INFO: 2560 events read in total (242ms).
[13:26:49.762] <TB2>     INFO: Test took 1467ms.
[13:26:49.762] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:49.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 11 11
[13:26:50.269] <TB2>     INFO: Expecting 2560 events.
[13:26:51.225] <TB2>     INFO: 2560 events read in total (241ms).
[13:26:51.226] <TB2>     INFO: Test took 1463ms.
[13:26:51.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:51.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 20, 14, 12 12
[13:26:51.736] <TB2>     INFO: Expecting 2560 events.
[13:26:52.699] <TB2>     INFO: 2560 events read in total (243ms).
[13:26:52.699] <TB2>     INFO: Test took 1469ms.
[13:26:52.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:52.702] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 13 13
[13:26:53.206] <TB2>     INFO: Expecting 2560 events.
[13:26:54.164] <TB2>     INFO: 2560 events read in total (243ms).
[13:26:54.164] <TB2>     INFO: Test took 1461ms.
[13:26:54.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:54.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[13:26:54.672] <TB2>     INFO: Expecting 2560 events.
[13:26:55.629] <TB2>     INFO: 2560 events read in total (242ms).
[13:26:55.630] <TB2>     INFO: Test took 1462ms.
[13:26:55.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:55.633] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 15 15
[13:26:56.145] <TB2>     INFO: Expecting 2560 events.
[13:26:57.103] <TB2>     INFO: 2560 events read in total (243ms).
[13:26:57.104] <TB2>     INFO: Test took 1471ms.
[13:26:57.106] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:26:57.107] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[13:26:57.107] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[13:26:57.107] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[13:26:57.108] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:26:57.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[13:26:57.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[13:26:57.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[13:26:57.115] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[13:26:57.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[13:26:57.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[13:26:57.116] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[13:26:57.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[13:26:57.117] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[13:26:57.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[13:26:57.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[13:26:57.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[13:26:57.121] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:26:57.614] <TB2>     INFO: Expecting 655360 events.
[13:27:09.300] <TB2>     INFO: 655360 events read in total (10971ms).
[13:27:09.310] <TB2>     INFO: Expecting 655360 events.
[13:27:21.027] <TB2>     INFO: 655360 events read in total (11146ms).
[13:27:21.043] <TB2>     INFO: Expecting 655360 events.
[13:27:32.615] <TB2>     INFO: 655360 events read in total (11004ms).
[13:27:32.634] <TB2>     INFO: Expecting 655360 events.
[13:27:44.266] <TB2>     INFO: 655360 events read in total (11067ms).
[13:27:44.291] <TB2>     INFO: Expecting 655360 events.
[13:27:55.874] <TB2>     INFO: 655360 events read in total (11031ms).
[13:27:55.903] <TB2>     INFO: Expecting 655360 events.
[13:28:07.466] <TB2>     INFO: 655360 events read in total (11010ms).
[13:28:07.498] <TB2>     INFO: Expecting 655360 events.
[13:28:19.127] <TB2>     INFO: 655360 events read in total (11076ms).
[13:28:19.166] <TB2>     INFO: Expecting 655360 events.
[13:28:30.758] <TB2>     INFO: 655360 events read in total (11054ms).
[13:28:30.800] <TB2>     INFO: Expecting 655360 events.
[13:28:42.502] <TB2>     INFO: 655360 events read in total (11163ms).
[13:28:42.551] <TB2>     INFO: Expecting 655360 events.
[13:28:54.155] <TB2>     INFO: 655360 events read in total (11075ms).
[13:28:54.205] <TB2>     INFO: Expecting 655360 events.
[13:29:05.838] <TB2>     INFO: 655360 events read in total (11102ms).
[13:29:05.891] <TB2>     INFO: Expecting 655360 events.
[13:29:17.477] <TB2>     INFO: 655360 events read in total (11060ms).
[13:29:17.537] <TB2>     INFO: Expecting 655360 events.
[13:29:29.145] <TB2>     INFO: 655360 events read in total (11081ms).
[13:29:29.207] <TB2>     INFO: Expecting 655360 events.
[13:29:40.903] <TB2>     INFO: 655360 events read in total (11169ms).
[13:29:40.969] <TB2>     INFO: Expecting 655360 events.
[13:29:52.581] <TB2>     INFO: 655360 events read in total (11086ms).
[13:29:52.654] <TB2>     INFO: Expecting 655360 events.
[13:30:04.259] <TB2>     INFO: 655360 events read in total (11078ms).
[13:30:04.334] <TB2>     INFO: Test took 187213ms.
[13:30:04.427] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:30:04.735] <TB2>     INFO: Expecting 655360 events.
[13:30:16.473] <TB2>     INFO: 655360 events read in total (11023ms).
[13:30:16.484] <TB2>     INFO: Expecting 655360 events.
[13:30:28.052] <TB2>     INFO: 655360 events read in total (10999ms).
[13:30:28.067] <TB2>     INFO: Expecting 655360 events.
[13:30:39.728] <TB2>     INFO: 655360 events read in total (11094ms).
[13:30:39.747] <TB2>     INFO: Expecting 655360 events.
[13:30:51.319] <TB2>     INFO: 655360 events read in total (11009ms).
[13:30:51.344] <TB2>     INFO: Expecting 655360 events.
[13:31:02.965] <TB2>     INFO: 655360 events read in total (11068ms).
[13:31:02.994] <TB2>     INFO: Expecting 655360 events.
[13:31:14.612] <TB2>     INFO: 655360 events read in total (11071ms).
[13:31:14.644] <TB2>     INFO: Expecting 655360 events.
[13:31:26.226] <TB2>     INFO: 655360 events read in total (11035ms).
[13:31:26.263] <TB2>     INFO: Expecting 655360 events.
[13:31:37.837] <TB2>     INFO: 655360 events read in total (11032ms).
[13:31:37.877] <TB2>     INFO: Expecting 655360 events.
[13:31:49.525] <TB2>     INFO: 655360 events read in total (11107ms).
[13:31:49.570] <TB2>     INFO: Expecting 655360 events.
[13:32:01.261] <TB2>     INFO: 655360 events read in total (11155ms).
[13:32:01.312] <TB2>     INFO: Expecting 655360 events.
[13:32:12.959] <TB2>     INFO: 655360 events read in total (11117ms).
[13:32:13.012] <TB2>     INFO: Expecting 655360 events.
[13:32:24.658] <TB2>     INFO: 655360 events read in total (11119ms).
[13:32:24.717] <TB2>     INFO: Expecting 655360 events.
[13:32:36.305] <TB2>     INFO: 655360 events read in total (11062ms).
[13:32:36.368] <TB2>     INFO: Expecting 655360 events.
[13:32:47.984] <TB2>     INFO: 655360 events read in total (11089ms).
[13:32:48.051] <TB2>     INFO: Expecting 655360 events.
[13:32:59.633] <TB2>     INFO: 655360 events read in total (11055ms).
[13:32:59.703] <TB2>     INFO: Expecting 655360 events.
[13:33:11.173] <TB2>     INFO: 655360 events read in total (10943ms).
[13:33:11.248] <TB2>     INFO: Test took 186821ms.
[13:33:11.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:33:11.428] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.429] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:33:11.429] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.429] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:33:11.429] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:33:11.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:33:11.430] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:33:11.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:33:11.431] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:33:11.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:33:11.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:33:11.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:33:11.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:33:11.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:33:11.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:33:11.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:33:11.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:11.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:33:11.435] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.443] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.451] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.458] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.465] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.473] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.480] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:33:11.487] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.495] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.502] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.509] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.516] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.524] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:33:11.531] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.539] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.546] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.554] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:33:11.561] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.568] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:11.576] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:33:11.608] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C0.dat
[13:33:11.608] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C1.dat
[13:33:11.609] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C2.dat
[13:33:11.609] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C3.dat
[13:33:11.609] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C4.dat
[13:33:11.609] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C5.dat
[13:33:11.609] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C6.dat
[13:33:11.610] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C7.dat
[13:33:11.610] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C8.dat
[13:33:11.610] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C9.dat
[13:33:11.610] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C10.dat
[13:33:11.610] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C11.dat
[13:33:11.611] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C12.dat
[13:33:11.622] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C13.dat
[13:33:11.623] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C14.dat
[13:33:11.623] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C15.dat
[13:33:11.968] <TB2>     INFO: Expecting 41600 events.
[13:33:15.785] <TB2>     INFO: 41600 events read in total (3102ms).
[13:33:15.785] <TB2>     INFO: Test took 4159ms.
[13:33:16.453] <TB2>     INFO: Expecting 41600 events.
[13:33:20.263] <TB2>     INFO: 41600 events read in total (3094ms).
[13:33:20.263] <TB2>     INFO: Test took 4168ms.
[13:33:20.918] <TB2>     INFO: Expecting 41600 events.
[13:33:24.747] <TB2>     INFO: 41600 events read in total (3114ms).
[13:33:24.747] <TB2>     INFO: Test took 4172ms.
[13:33:25.053] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:25.184] <TB2>     INFO: Expecting 2560 events.
[13:33:26.143] <TB2>     INFO: 2560 events read in total (244ms).
[13:33:26.144] <TB2>     INFO: Test took 1091ms.
[13:33:26.146] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:26.652] <TB2>     INFO: Expecting 2560 events.
[13:33:27.610] <TB2>     INFO: 2560 events read in total (243ms).
[13:33:27.610] <TB2>     INFO: Test took 1464ms.
[13:33:27.612] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:28.119] <TB2>     INFO: Expecting 2560 events.
[13:33:29.075] <TB2>     INFO: 2560 events read in total (241ms).
[13:33:29.076] <TB2>     INFO: Test took 1464ms.
[13:33:29.078] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:29.587] <TB2>     INFO: Expecting 2560 events.
[13:33:30.547] <TB2>     INFO: 2560 events read in total (245ms).
[13:33:30.547] <TB2>     INFO: Test took 1469ms.
[13:33:30.549] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:31.056] <TB2>     INFO: Expecting 2560 events.
[13:33:32.014] <TB2>     INFO: 2560 events read in total (243ms).
[13:33:32.014] <TB2>     INFO: Test took 1465ms.
[13:33:32.016] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:32.523] <TB2>     INFO: Expecting 2560 events.
[13:33:33.481] <TB2>     INFO: 2560 events read in total (243ms).
[13:33:33.481] <TB2>     INFO: Test took 1465ms.
[13:33:33.483] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:33.991] <TB2>     INFO: Expecting 2560 events.
[13:33:34.950] <TB2>     INFO: 2560 events read in total (245ms).
[13:33:34.950] <TB2>     INFO: Test took 1467ms.
[13:33:34.952] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:35.459] <TB2>     INFO: Expecting 2560 events.
[13:33:36.418] <TB2>     INFO: 2560 events read in total (244ms).
[13:33:36.419] <TB2>     INFO: Test took 1467ms.
[13:33:36.421] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:36.928] <TB2>     INFO: Expecting 2560 events.
[13:33:37.886] <TB2>     INFO: 2560 events read in total (243ms).
[13:33:37.887] <TB2>     INFO: Test took 1466ms.
[13:33:37.890] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:38.395] <TB2>     INFO: Expecting 2560 events.
[13:33:39.351] <TB2>     INFO: 2560 events read in total (241ms).
[13:33:39.351] <TB2>     INFO: Test took 1461ms.
[13:33:39.353] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:39.860] <TB2>     INFO: Expecting 2560 events.
[13:33:40.819] <TB2>     INFO: 2560 events read in total (244ms).
[13:33:40.819] <TB2>     INFO: Test took 1466ms.
[13:33:40.821] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:41.327] <TB2>     INFO: Expecting 2560 events.
[13:33:42.288] <TB2>     INFO: 2560 events read in total (246ms).
[13:33:42.288] <TB2>     INFO: Test took 1467ms.
[13:33:42.292] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:42.796] <TB2>     INFO: Expecting 2560 events.
[13:33:43.757] <TB2>     INFO: 2560 events read in total (246ms).
[13:33:43.758] <TB2>     INFO: Test took 1466ms.
[13:33:43.760] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:44.267] <TB2>     INFO: Expecting 2560 events.
[13:33:45.226] <TB2>     INFO: 2560 events read in total (245ms).
[13:33:45.227] <TB2>     INFO: Test took 1467ms.
[13:33:45.229] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:45.736] <TB2>     INFO: Expecting 2560 events.
[13:33:46.693] <TB2>     INFO: 2560 events read in total (242ms).
[13:33:46.693] <TB2>     INFO: Test took 1464ms.
[13:33:46.695] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:47.202] <TB2>     INFO: Expecting 2560 events.
[13:33:48.162] <TB2>     INFO: 2560 events read in total (245ms).
[13:33:48.162] <TB2>     INFO: Test took 1467ms.
[13:33:48.164] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:48.670] <TB2>     INFO: Expecting 2560 events.
[13:33:49.629] <TB2>     INFO: 2560 events read in total (244ms).
[13:33:49.630] <TB2>     INFO: Test took 1466ms.
[13:33:49.632] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:50.138] <TB2>     INFO: Expecting 2560 events.
[13:33:51.097] <TB2>     INFO: 2560 events read in total (244ms).
[13:33:51.097] <TB2>     INFO: Test took 1466ms.
[13:33:51.099] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:51.605] <TB2>     INFO: Expecting 2560 events.
[13:33:52.563] <TB2>     INFO: 2560 events read in total (243ms).
[13:33:52.563] <TB2>     INFO: Test took 1464ms.
[13:33:52.566] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:53.072] <TB2>     INFO: Expecting 2560 events.
[13:33:54.030] <TB2>     INFO: 2560 events read in total (243ms).
[13:33:54.031] <TB2>     INFO: Test took 1465ms.
[13:33:54.033] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:54.539] <TB2>     INFO: Expecting 2560 events.
[13:33:55.499] <TB2>     INFO: 2560 events read in total (245ms).
[13:33:55.499] <TB2>     INFO: Test took 1466ms.
[13:33:55.502] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:56.013] <TB2>     INFO: Expecting 2560 events.
[13:33:56.973] <TB2>     INFO: 2560 events read in total (245ms).
[13:33:56.974] <TB2>     INFO: Test took 1473ms.
[13:33:56.978] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:57.483] <TB2>     INFO: Expecting 2560 events.
[13:33:58.442] <TB2>     INFO: 2560 events read in total (244ms).
[13:33:58.443] <TB2>     INFO: Test took 1466ms.
[13:33:58.445] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:58.951] <TB2>     INFO: Expecting 2560 events.
[13:33:59.909] <TB2>     INFO: 2560 events read in total (243ms).
[13:33:59.909] <TB2>     INFO: Test took 1464ms.
[13:33:59.911] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:00.418] <TB2>     INFO: Expecting 2560 events.
[13:34:01.378] <TB2>     INFO: 2560 events read in total (245ms).
[13:34:01.378] <TB2>     INFO: Test took 1467ms.
[13:34:01.380] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:01.887] <TB2>     INFO: Expecting 2560 events.
[13:34:02.844] <TB2>     INFO: 2560 events read in total (243ms).
[13:34:02.844] <TB2>     INFO: Test took 1464ms.
[13:34:02.847] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:03.353] <TB2>     INFO: Expecting 2560 events.
[13:34:04.311] <TB2>     INFO: 2560 events read in total (243ms).
[13:34:04.311] <TB2>     INFO: Test took 1465ms.
[13:34:04.315] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:04.820] <TB2>     INFO: Expecting 2560 events.
[13:34:05.779] <TB2>     INFO: 2560 events read in total (244ms).
[13:34:05.779] <TB2>     INFO: Test took 1464ms.
[13:34:05.783] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:06.287] <TB2>     INFO: Expecting 2560 events.
[13:34:07.245] <TB2>     INFO: 2560 events read in total (243ms).
[13:34:07.246] <TB2>     INFO: Test took 1463ms.
[13:34:07.248] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:07.755] <TB2>     INFO: Expecting 2560 events.
[13:34:08.711] <TB2>     INFO: 2560 events read in total (241ms).
[13:34:08.712] <TB2>     INFO: Test took 1464ms.
[13:34:08.714] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:09.220] <TB2>     INFO: Expecting 2560 events.
[13:34:10.180] <TB2>     INFO: 2560 events read in total (245ms).
[13:34:10.180] <TB2>     INFO: Test took 1466ms.
[13:34:10.183] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:10.688] <TB2>     INFO: Expecting 2560 events.
[13:34:11.649] <TB2>     INFO: 2560 events read in total (246ms).
[13:34:11.649] <TB2>     INFO: Test took 1466ms.
[13:34:12.681] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[13:34:12.681] <TB2>     INFO: PH scale (per ROC):    79  78  85  81  78  80  79  71  75  75  80  77  94  80  96  78
[13:34:12.681] <TB2>     INFO: PH offset (per ROC):  170 186 163 165 187 173 183 174 181 186 184 187 165 176 166 182
[13:34:12.852] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:34:12.855] <TB2>     INFO: ######################################################################
[13:34:12.855] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:34:12.855] <TB2>     INFO: ######################################################################
[13:34:12.855] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:34:12.866] <TB2>     INFO: scanning low vcal = 10
[13:34:13.213] <TB2>     INFO: Expecting 41600 events.
[13:34:16.939] <TB2>     INFO: 41600 events read in total (3011ms).
[13:34:16.939] <TB2>     INFO: Test took 4073ms.
[13:34:16.941] <TB2>     INFO: scanning low vcal = 20
[13:34:17.447] <TB2>     INFO: Expecting 41600 events.
[13:34:21.168] <TB2>     INFO: 41600 events read in total (3006ms).
[13:34:21.168] <TB2>     INFO: Test took 4227ms.
[13:34:21.170] <TB2>     INFO: scanning low vcal = 30
[13:34:21.678] <TB2>     INFO: Expecting 41600 events.
[13:34:25.416] <TB2>     INFO: 41600 events read in total (3024ms).
[13:34:25.417] <TB2>     INFO: Test took 4247ms.
[13:34:25.420] <TB2>     INFO: scanning low vcal = 40
[13:34:25.922] <TB2>     INFO: Expecting 41600 events.
[13:34:30.166] <TB2>     INFO: 41600 events read in total (3529ms).
[13:34:30.167] <TB2>     INFO: Test took 4747ms.
[13:34:30.170] <TB2>     INFO: scanning low vcal = 50
[13:34:30.588] <TB2>     INFO: Expecting 41600 events.
[13:34:34.856] <TB2>     INFO: 41600 events read in total (3553ms).
[13:34:34.857] <TB2>     INFO: Test took 4687ms.
[13:34:34.860] <TB2>     INFO: scanning low vcal = 60
[13:34:35.284] <TB2>     INFO: Expecting 41600 events.
[13:34:39.547] <TB2>     INFO: 41600 events read in total (3548ms).
[13:34:39.548] <TB2>     INFO: Test took 4688ms.
[13:34:39.551] <TB2>     INFO: scanning low vcal = 70
[13:34:39.976] <TB2>     INFO: Expecting 41600 events.
[13:34:44.228] <TB2>     INFO: 41600 events read in total (3537ms).
[13:34:44.229] <TB2>     INFO: Test took 4678ms.
[13:34:44.231] <TB2>     INFO: scanning low vcal = 80
[13:34:44.653] <TB2>     INFO: Expecting 41600 events.
[13:34:48.929] <TB2>     INFO: 41600 events read in total (3561ms).
[13:34:48.929] <TB2>     INFO: Test took 4697ms.
[13:34:48.932] <TB2>     INFO: scanning low vcal = 90
[13:34:49.353] <TB2>     INFO: Expecting 41600 events.
[13:34:53.621] <TB2>     INFO: 41600 events read in total (3553ms).
[13:34:53.622] <TB2>     INFO: Test took 4690ms.
[13:34:53.625] <TB2>     INFO: scanning low vcal = 100
[13:34:54.048] <TB2>     INFO: Expecting 41600 events.
[13:34:58.450] <TB2>     INFO: 41600 events read in total (3687ms).
[13:34:58.451] <TB2>     INFO: Test took 4826ms.
[13:34:58.454] <TB2>     INFO: scanning low vcal = 110
[13:34:58.872] <TB2>     INFO: Expecting 41600 events.
[13:35:03.125] <TB2>     INFO: 41600 events read in total (3538ms).
[13:35:03.127] <TB2>     INFO: Test took 4673ms.
[13:35:03.131] <TB2>     INFO: scanning low vcal = 120
[13:35:03.550] <TB2>     INFO: Expecting 41600 events.
[13:35:07.803] <TB2>     INFO: 41600 events read in total (3538ms).
[13:35:07.803] <TB2>     INFO: Test took 4672ms.
[13:35:07.807] <TB2>     INFO: scanning low vcal = 130
[13:35:08.228] <TB2>     INFO: Expecting 41600 events.
[13:35:12.485] <TB2>     INFO: 41600 events read in total (3542ms).
[13:35:12.485] <TB2>     INFO: Test took 4678ms.
[13:35:12.488] <TB2>     INFO: scanning low vcal = 140
[13:35:12.912] <TB2>     INFO: Expecting 41600 events.
[13:35:17.154] <TB2>     INFO: 41600 events read in total (3527ms).
[13:35:17.155] <TB2>     INFO: Test took 4667ms.
[13:35:17.158] <TB2>     INFO: scanning low vcal = 150
[13:35:17.582] <TB2>     INFO: Expecting 41600 events.
[13:35:21.831] <TB2>     INFO: 41600 events read in total (3534ms).
[13:35:21.832] <TB2>     INFO: Test took 4674ms.
[13:35:21.835] <TB2>     INFO: scanning low vcal = 160
[13:35:22.261] <TB2>     INFO: Expecting 41600 events.
[13:35:26.520] <TB2>     INFO: 41600 events read in total (3544ms).
[13:35:26.521] <TB2>     INFO: Test took 4686ms.
[13:35:26.525] <TB2>     INFO: scanning low vcal = 170
[13:35:26.949] <TB2>     INFO: Expecting 41600 events.
[13:35:31.214] <TB2>     INFO: 41600 events read in total (3550ms).
[13:35:31.215] <TB2>     INFO: Test took 4690ms.
[13:35:31.219] <TB2>     INFO: scanning low vcal = 180
[13:35:31.637] <TB2>     INFO: Expecting 41600 events.
[13:35:35.897] <TB2>     INFO: 41600 events read in total (3545ms).
[13:35:35.898] <TB2>     INFO: Test took 4679ms.
[13:35:35.901] <TB2>     INFO: scanning low vcal = 190
[13:35:36.324] <TB2>     INFO: Expecting 41600 events.
[13:35:40.570] <TB2>     INFO: 41600 events read in total (3531ms).
[13:35:40.571] <TB2>     INFO: Test took 4669ms.
[13:35:40.574] <TB2>     INFO: scanning low vcal = 200
[13:35:40.997] <TB2>     INFO: Expecting 41600 events.
[13:35:45.257] <TB2>     INFO: 41600 events read in total (3545ms).
[13:35:45.257] <TB2>     INFO: Test took 4683ms.
[13:35:45.261] <TB2>     INFO: scanning low vcal = 210
[13:35:45.684] <TB2>     INFO: Expecting 41600 events.
[13:35:49.948] <TB2>     INFO: 41600 events read in total (3549ms).
[13:35:49.949] <TB2>     INFO: Test took 4688ms.
[13:35:49.953] <TB2>     INFO: scanning low vcal = 220
[13:35:50.373] <TB2>     INFO: Expecting 41600 events.
[13:35:54.631] <TB2>     INFO: 41600 events read in total (3543ms).
[13:35:54.632] <TB2>     INFO: Test took 4679ms.
[13:35:54.635] <TB2>     INFO: scanning low vcal = 230
[13:35:55.058] <TB2>     INFO: Expecting 41600 events.
[13:35:59.316] <TB2>     INFO: 41600 events read in total (3543ms).
[13:35:59.317] <TB2>     INFO: Test took 4682ms.
[13:35:59.320] <TB2>     INFO: scanning low vcal = 240
[13:35:59.744] <TB2>     INFO: Expecting 41600 events.
[13:36:03.994] <TB2>     INFO: 41600 events read in total (3535ms).
[13:36:03.995] <TB2>     INFO: Test took 4675ms.
[13:36:03.999] <TB2>     INFO: scanning low vcal = 250
[13:36:04.424] <TB2>     INFO: Expecting 41600 events.
[13:36:08.698] <TB2>     INFO: 41600 events read in total (3559ms).
[13:36:08.698] <TB2>     INFO: Test took 4699ms.
[13:36:08.703] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:36:09.128] <TB2>     INFO: Expecting 41600 events.
[13:36:13.368] <TB2>     INFO: 41600 events read in total (3525ms).
[13:36:13.369] <TB2>     INFO: Test took 4666ms.
[13:36:13.373] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:36:13.799] <TB2>     INFO: Expecting 41600 events.
[13:36:18.045] <TB2>     INFO: 41600 events read in total (3531ms).
[13:36:18.047] <TB2>     INFO: Test took 4673ms.
[13:36:18.050] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:36:18.475] <TB2>     INFO: Expecting 41600 events.
[13:36:22.737] <TB2>     INFO: 41600 events read in total (3545ms).
[13:36:22.738] <TB2>     INFO: Test took 4688ms.
[13:36:22.741] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:36:23.166] <TB2>     INFO: Expecting 41600 events.
[13:36:27.403] <TB2>     INFO: 41600 events read in total (3522ms).
[13:36:27.404] <TB2>     INFO: Test took 4662ms.
[13:36:27.409] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:36:27.833] <TB2>     INFO: Expecting 41600 events.
[13:36:32.092] <TB2>     INFO: 41600 events read in total (3544ms).
[13:36:32.093] <TB2>     INFO: Test took 4684ms.
[13:36:32.641] <TB2>     INFO: PixTestGainPedestal::measure() done 
[13:36:32.645] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:36:32.645] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:36:32.645] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:36:32.646] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:36:32.646] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:36:32.646] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:36:32.646] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:36:32.646] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:36:32.647] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:36:32.647] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:36:32.647] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:36:32.647] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:36:32.647] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:36:32.648] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:36:32.648] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:36:32.648] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:37:12.401] <TB2>     INFO: PixTestGainPedestal::fit() done
[13:37:12.401] <TB2>     INFO: non-linearity mean:  0.960 0.955 0.958 0.962 0.954 0.960 0.956 0.957 0.957 0.955 0.961 0.961 0.959 0.962 0.961 0.952
[13:37:12.401] <TB2>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.005 0.007 0.005 0.006 0.006 0.005 0.006 0.005 0.006 0.005 0.004 0.005 0.006
[13:37:12.401] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:37:12.425] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:37:12.448] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:37:12.471] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:37:12.494] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:37:12.517] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:37:12.540] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:37:12.563] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:37:12.586] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:37:12.609] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:37:12.632] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:37:12.655] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:37:12.678] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:37:12.701] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:37:12.724] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:37:12.747] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-4-08_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:37:12.770] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[13:37:12.770] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:37:12.778] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:37:12.778] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:37:12.786] <TB2>     INFO: ######################################################################
[13:37:12.786] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:37:12.786] <TB2>     INFO: ######################################################################
[13:37:12.789] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:37:12.800] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:37:12.800] <TB2>     INFO:     run 1 of 1
[13:37:12.800] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:13.145] <TB2>     INFO: Expecting 3120000 events.
[13:38:05.414] <TB2>     INFO: 1311955 events read in total (51554ms).
[13:38:55.867] <TB2>     INFO: 2620160 events read in total (102007ms).
[13:39:15.377] <TB2>     INFO: 3120000 events read in total (121518ms).
[13:39:15.420] <TB2>     INFO: Test took 122621ms.
[13:39:15.490] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:15.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:17.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:18.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:19.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:21.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:22.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:24.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:25.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:27.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:28.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:30.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:31.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:33.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:34.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:36.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:37.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:39.169] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 384344064
[13:39:39.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:39:39.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.667, RMS = 0.863405
[13:39:39.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:39:39.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:39:39.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7408, RMS = 0.901917
[13:39:39.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:39:39.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:39:39.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2072, RMS = 0.942905
[13:39:39.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:39:39.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:39:39.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6301, RMS = 1.27399
[13:39:39.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:39:39.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:39:39.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4346, RMS = 0.917918
[13:39:39.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:39:39.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:39:39.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8886, RMS = 1.16756
[13:39:39.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:39:39.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:39:39.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.22, RMS = 1.42748
[13:39:39.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:39:39.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:39:39.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.342, RMS = 1.46974
[13:39:39.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:39:39.251] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:39:39.251] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4285, RMS = 1.26619
[13:39:39.251] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[13:39:39.251] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:39:39.251] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4223, RMS = 1.13878
[13:39:39.251] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:39:39.252] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:39:39.252] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4206, RMS = 1.11176
[13:39:39.252] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:39:39.252] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:39:39.252] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1655, RMS = 1.13761
[13:39:39.252] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:39:39.253] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:39:39.253] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7013, RMS = 0.938623
[13:39:39.254] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:39:39.254] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:39:39.254] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9083, RMS = 0.93012
[13:39:39.254] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:39:39.255] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:39:39.255] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1372, RMS = 1.44148
[13:39:39.255] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[13:39:39.255] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:39:39.255] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3588, RMS = 1.46497
[13:39:39.255] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[13:39:39.256] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:39:39.256] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1358, RMS = 1.20983
[13:39:39.256] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:39:39.256] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:39:39.256] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0676, RMS = 1.25983
[13:39:39.256] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:39:39.257] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:39:39.257] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6894, RMS = 1.59751
[13:39:39.257] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[13:39:39.257] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:39:39.257] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1975, RMS = 1.61948
[13:39:39.257] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[13:39:39.258] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:39:39.258] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8258, RMS = 1.999
[13:39:39.258] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[13:39:39.258] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:39:39.258] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.8778, RMS = 2.15122
[13:39:39.258] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[13:39:39.259] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:39:39.259] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3588, RMS = 1.00753
[13:39:39.259] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:39:39.259] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:39:39.259] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1128, RMS = 1.18328
[13:39:39.259] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:39:39.260] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:39:39.260] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5395, RMS = 1.53297
[13:39:39.260] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:39:39.260] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:39:39.260] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1753, RMS = 1.5356
[13:39:39.260] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:39:39.261] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:39:39.261] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6101, RMS = 1.52237
[13:39:39.261] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[13:39:39.261] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:39:39.261] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.061, RMS = 1.36746
[13:39:39.261] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:39:39.263] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:39:39.263] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2806, RMS = 1.02894
[13:39:39.263] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:39:39.263] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:39:39.263] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4744, RMS = 1.11101
[13:39:39.263] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:39:39.264] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:39:39.264] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4687, RMS = 1.39424
[13:39:39.264] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[13:39:39.264] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:39:39.264] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2937, RMS = 1.28161
[13:39:39.264] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[13:39:39.267] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[13:39:39.267] <TB2>     INFO: number of dead bumps (per ROC):     0    0    2    0    0    0    1    0    0    1    0    1    0    0    0    0
[13:39:39.267] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:39:39.366] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:39:39.366] <TB2>     INFO: enter test to run
[13:39:39.367] <TB2>     INFO:   test:  no parameter change
[13:39:39.367] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[13:39:39.369] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 475.1mA
[13:39:39.369] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[13:39:39.369] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:39:39.930] <TB2>    QUIET: Connection to board 141 closed.
[13:39:39.931] <TB2>     INFO: pXar: this is the end, my friend
[13:39:39.932] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
