--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml single_cycle_cpu_display.twx single_cycle_cpu_display.ncd
-o single_cycle_cpu_display.twr single_cycle_cpu_display.pcf -ucf
single_cycle_cpu.ucf

Design file:              single_cycle_cpu_display.ncd
Physical constraint file: single_cycle_cpu_display.pcf
Device,package,speed:     xc6slx150,fgg676,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 17876198 paths analyzed, 4498 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.350ns.
--------------------------------------------------------------------------------

Paths for end point cpu/rf_module/rf_0_134 (SLICE_X47Y126.B3), 51531 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc_3_1 (FF)
  Destination:          cpu/rf_module/rf_0_134 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.372ns (Levels of Logic = 9)
  Clock Path Skew:      0.057ns (0.872 - 0.815)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc_3_1 to cpu/rf_module/rf_0_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y131.AQ     Tcko                  0.408   cpu/pc_3_4
                                                       cpu/pc_3_1
    SLICE_X47Y135.A6     net (fanout=19)       3.575   cpu/pc_3_1
    SLICE_X47Y135.A      Tilo                  0.259   cpu/rf_module/Mmux_rdata2_965
                                                       cpu/inst_rom_module/Mram_inst171
    SLICE_X30Y140.A1     net (fanout=46)       3.843   cpu_inst<17>
    SLICE_X30Y140.A      Tilo                  0.203   N262
                                                       cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A5     net (fanout=4)        1.373   cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/Mmux_alu_operand2161
    SLICE_X37Y130.C5     net (fanout=9)        0.604   cpu/alu_operand2<23>
    SLICE_X37Y130.C      Tilo                  0.259   cpu/alu_module/sll_step2<25>11
                                                       cpu/alu_module/sra_step1<21>1
    SLICE_X41Y134.D5     net (fanout=4)        0.687   cpu/alu_module/sra_step1<21>
    SLICE_X41Y134.D      Tilo                  0.259   cpu/alu_module/srl_step2<21>
                                                       cpu/alu_module/srl_step2<21>1
    SLICE_X51Y127.B2     net (fanout=2)        1.642   cpu/alu_module/srl_step2<21>
    SLICE_X51Y127.B      Tilo                  0.259   cpu/alu_module/Mmux_alu_result8482
                                                       cpu/alu_module/Mmux_alu_result845
    SLICE_X51Y127.C4     net (fanout=4)        0.311   cpu/alu_module/Mmux_alu_result844
    SLICE_X51Y127.C      Tilo                  0.259   cpu/alu_module/Mmux_alu_result8482
                                                       cpu/alu_module/Mmux_alu_result848_4
    SLICE_X79Y131.A4     net (fanout=10)       2.127   cpu/alu_module/Mmux_alu_result848_3
    SLICE_X79Y131.A      Tilo                  0.259   cpu/data_ram_module/mux28_8
                                                       cpu/data_ram_module/mux28_3
    SLICE_X47Y126.B3     net (fanout=11)       2.464   cpu/data_ram_module/mux28_3
    SLICE_X47Y126.CLK    Tas                   0.322   cpu/rf_module/rf_0<136>
                                                       cpu/rf_module/Mmux_rf[4][31]_wdata[31]_mux_29_OUT291
                                                       cpu/rf_module/rf_0_134
    -------------------------------------------------  ---------------------------
    Total                                     19.372ns (2.746ns logic, 16.626ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc_3_1 (FF)
  Destination:          cpu/rf_module/rf_0_134 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.217ns (Levels of Logic = 10)
  Clock Path Skew:      0.057ns (0.872 - 0.815)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc_3_1 to cpu/rf_module/rf_0_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y131.AQ     Tcko                  0.408   cpu/pc_3_4
                                                       cpu/pc_3_1
    SLICE_X47Y135.A6     net (fanout=19)       3.575   cpu/pc_3_1
    SLICE_X47Y135.A      Tilo                  0.259   cpu/rf_module/Mmux_rdata2_965
                                                       cpu/inst_rom_module/Mram_inst171
    SLICE_X30Y140.A1     net (fanout=46)       3.843   cpu_inst<17>
    SLICE_X30Y140.A      Tilo                  0.203   N262
                                                       cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A5     net (fanout=4)        1.373   cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/Mmux_alu_operand2161
    SLICE_X41Y133.C2     net (fanout=9)        0.455   cpu/alu_operand2<23>
    SLICE_X41Y133.C      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/alu_module/sra_step1<23>1
    SLICE_X40Y131.D6     net (fanout=4)        0.316   cpu/alu_module/sra_step1<23>
    SLICE_X40Y131.D      Tilo                  0.203   cpu/alu_module/srl_step2<19>
                                                       cpu/alu_module/srl_step2<19>1
    SLICE_X40Y131.C4     net (fanout=2)        0.381   cpu/alu_module/srl_step2<19>
    SLICE_X40Y131.C      Tilo                  0.204   cpu/alu_module/srl_step2<19>
                                                       cpu/alu_module/Mmux_alu_result7811_SW0
    SLICE_X75Y130.A4     net (fanout=8)        2.601   N152
    SLICE_X75Y130.A      Tilo                  0.259   cpu/data_ram_module/mux26_9
                                                       cpu/alu_module/Mmux_alu_result7811_7
    SLICE_X79Y131.C1     net (fanout=9)        0.878   cpu/alu_module/Mmux_alu_result7811_3
    SLICE_X79Y131.C      Tilo                  0.259   cpu/data_ram_module/mux28_8
                                                       cpu/data_ram_module/mux28_9
    SLICE_X79Y131.A2     net (fanout=1)        0.437   cpu/data_ram_module/mux28_9
    SLICE_X79Y131.A      Tilo                  0.259   cpu/data_ram_module/mux28_8
                                                       cpu/data_ram_module/mux28_3
    SLICE_X47Y126.B3     net (fanout=11)       2.464   cpu/data_ram_module/mux28_3
    SLICE_X47Y126.CLK    Tas                   0.322   cpu/rf_module/rf_0<136>
                                                       cpu/rf_module/Mmux_rf[4][31]_wdata[31]_mux_29_OUT291
                                                       cpu/rf_module/rf_0_134
    -------------------------------------------------  ---------------------------
    Total                                     19.217ns (2.894ns logic, 16.323ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc_3_1 (FF)
  Destination:          cpu/rf_module/rf_0_134 (FF)
  Requirement:          100.000ns
  Data Path Delay:      18.952ns (Levels of Logic = 9)
  Clock Path Skew:      0.057ns (0.872 - 0.815)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc_3_1 to cpu/rf_module/rf_0_134
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y131.AQ     Tcko                  0.408   cpu/pc_3_4
                                                       cpu/pc_3_1
    SLICE_X47Y135.A6     net (fanout=19)       3.575   cpu/pc_3_1
    SLICE_X47Y135.A      Tilo                  0.259   cpu/rf_module/Mmux_rdata2_965
                                                       cpu/inst_rom_module/Mram_inst171
    SLICE_X30Y140.A1     net (fanout=46)       3.843   cpu_inst<17>
    SLICE_X30Y140.A      Tilo                  0.203   N262
                                                       cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A5     net (fanout=4)        1.373   cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/Mmux_alu_operand2161
    SLICE_X41Y133.B6     net (fanout=9)        0.146   cpu/alu_operand2<23>
    SLICE_X41Y133.B      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/alu_module/sra_step1<20>1
    SLICE_X41Y133.D2     net (fanout=4)        0.442   cpu/alu_module/sra_step1<20>
    SLICE_X41Y133.D      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/alu_module/srl_step2<20>1
    SLICE_X56Y130.B3     net (fanout=2)        1.364   cpu/alu_module/srl_step2<20>
    SLICE_X56Y130.B      Tilo                  0.203   cpu/alu_module/Mmux_alu_result818
                                                       cpu/alu_module/Mmux_alu_result815
    SLICE_X56Y130.C4     net (fanout=10)       0.290   cpu/alu_module/Mmux_alu_result814
    SLICE_X56Y130.C      Tilo                  0.204   cpu/alu_module/Mmux_alu_result818
                                                       cpu/alu_module/Mmux_alu_result818_4
    SLICE_X79Y131.A1     net (fanout=9)        2.820   cpu/alu_module/Mmux_alu_result818_3
    SLICE_X79Y131.A      Tilo                  0.259   cpu/data_ram_module/mux28_8
                                                       cpu/data_ram_module/mux28_3
    SLICE_X47Y126.B3     net (fanout=11)       2.464   cpu/data_ram_module/mux28_3
    SLICE_X47Y126.CLK    Tas                   0.322   cpu/rf_module/rf_0<136>
                                                       cpu/rf_module/Mmux_rf[4][31]_wdata[31]_mux_29_OUT291
                                                       cpu/rf_module/rf_0_134
    -------------------------------------------------  ---------------------------
    Total                                     18.952ns (2.635ns logic, 16.317ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu/rf_module/rf_0_103 (SLICE_X37Y128.A4), 108605 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc_3_1 (FF)
  Destination:          cpu/rf_module/rf_0_103 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.245ns (Levels of Logic = 10)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc_3_1 to cpu/rf_module/rf_0_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y131.AQ     Tcko                  0.408   cpu/pc_3_4
                                                       cpu/pc_3_1
    SLICE_X47Y135.A6     net (fanout=19)       3.575   cpu/pc_3_1
    SLICE_X47Y135.A      Tilo                  0.259   cpu/rf_module/Mmux_rdata2_965
                                                       cpu/inst_rom_module/Mram_inst171
    SLICE_X30Y140.A1     net (fanout=46)       3.843   cpu_inst<17>
    SLICE_X30Y140.A      Tilo                  0.203   N262
                                                       cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A5     net (fanout=4)        1.373   cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/Mmux_alu_operand2161
    SLICE_X41Y133.C2     net (fanout=9)        0.455   cpu/alu_operand2<23>
    SLICE_X41Y133.C      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/alu_module/sra_step1<23>1
    SLICE_X40Y131.D6     net (fanout=4)        0.316   cpu/alu_module/sra_step1<23>
    SLICE_X40Y131.D      Tilo                  0.203   cpu/alu_module/srl_step2<19>
                                                       cpu/alu_module/srl_step2<19>1
    SLICE_X40Y131.C4     net (fanout=2)        0.381   cpu/alu_module/srl_step2<19>
    SLICE_X40Y131.C      Tilo                  0.204   cpu/alu_module/srl_step2<19>
                                                       cpu/alu_module/Mmux_alu_result7811_SW0
    SLICE_X75Y123.A4     net (fanout=8)        2.528   N152
    SLICE_X75Y123.A      Tilo                  0.259   cpu/data_ram_module/mux29_91
                                                       cpu/alu_module/Mmux_alu_result7811_6
    SLICE_X75Y129.C3     net (fanout=10)       0.754   cpu/alu_module/Mmux_alu_result7811_2
    SLICE_X75Y129.C      Tilo                  0.259   cpu/data_ram_module/mux11_81
                                                       cpu/data_ram_module/mux29_8
    SLICE_X70Y128.D3     net (fanout=1)        0.809   cpu/data_ram_module/mux29_8
    SLICE_X70Y128.CMUX   Topdc                 0.338   cpu/data_ram_module/mux29_82
                                                       cpu/data_ram_module/mux29_2_f7_F
                                                       cpu/data_ram_module/mux29_2_f7
    SLICE_X37Y128.A4     net (fanout=11)       2.238   cpu/dm_rdata<7>
    SLICE_X37Y128.CLK    Tas                   0.322   cpu/rf_module/rf_0<106>
                                                       cpu/rf_module/Mmux_rf[3][31]_wdata[31]_mux_30_OUT301
                                                       cpu/rf_module/rf_0_103
    -------------------------------------------------  ---------------------------
    Total                                     19.245ns (2.973ns logic, 16.272ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc_3_1 (FF)
  Destination:          cpu/rf_module/rf_0_103 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.199ns (Levels of Logic = 10)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc_3_1 to cpu/rf_module/rf_0_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y131.AQ     Tcko                  0.408   cpu/pc_3_4
                                                       cpu/pc_3_1
    SLICE_X47Y135.A6     net (fanout=19)       3.575   cpu/pc_3_1
    SLICE_X47Y135.A      Tilo                  0.259   cpu/rf_module/Mmux_rdata2_965
                                                       cpu/inst_rom_module/Mram_inst171
    SLICE_X30Y140.A1     net (fanout=46)       3.843   cpu_inst<17>
    SLICE_X30Y140.A      Tilo                  0.203   N262
                                                       cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A5     net (fanout=4)        1.373   cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/Mmux_alu_operand2161
    SLICE_X41Y133.C2     net (fanout=9)        0.455   cpu/alu_operand2<23>
    SLICE_X41Y133.C      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/alu_module/sra_step1<23>1
    SLICE_X40Y131.D6     net (fanout=4)        0.316   cpu/alu_module/sra_step1<23>
    SLICE_X40Y131.D      Tilo                  0.203   cpu/alu_module/srl_step2<19>
                                                       cpu/alu_module/srl_step2<19>1
    SLICE_X40Y131.C4     net (fanout=2)        0.381   cpu/alu_module/srl_step2<19>
    SLICE_X40Y131.C      Tilo                  0.204   cpu/alu_module/srl_step2<19>
                                                       cpu/alu_module/Mmux_alu_result7811_SW0
    SLICE_X75Y130.A4     net (fanout=8)        2.601   N152
    SLICE_X75Y130.A      Tilo                  0.259   cpu/data_ram_module/mux26_9
                                                       cpu/alu_module/Mmux_alu_result7811_7
    SLICE_X70Y127.B2     net (fanout=9)        0.891   cpu/alu_module/Mmux_alu_result7811_3
    SLICE_X70Y127.B      Tilo                  0.205   cpu/data_ram_module/mux29_81
                                                       cpu/data_ram_module/mux29_9
    SLICE_X70Y128.C1     net (fanout=1)        0.602   cpu/data_ram_module/mux29_9
    SLICE_X70Y128.CMUX   Tilo                  0.343   cpu/data_ram_module/mux29_82
                                                       cpu/data_ram_module/mux29_2_f7_G
                                                       cpu/data_ram_module/mux29_2_f7
    SLICE_X37Y128.A4     net (fanout=11)       2.238   cpu/dm_rdata<7>
    SLICE_X37Y128.CLK    Tas                   0.322   cpu/rf_module/rf_0<106>
                                                       cpu/rf_module/Mmux_rf[3][31]_wdata[31]_mux_30_OUT301
                                                       cpu/rf_module/rf_0_103
    -------------------------------------------------  ---------------------------
    Total                                     19.199ns (2.924ns logic, 16.275ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc_3_1 (FF)
  Destination:          cpu/rf_module/rf_0_103 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.157ns (Levels of Logic = 10)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc_3_1 to cpu/rf_module/rf_0_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y131.AQ     Tcko                  0.408   cpu/pc_3_4
                                                       cpu/pc_3_1
    SLICE_X47Y135.A6     net (fanout=19)       3.575   cpu/pc_3_1
    SLICE_X47Y135.A      Tilo                  0.259   cpu/rf_module/Mmux_rdata2_965
                                                       cpu/inst_rom_module/Mram_inst171
    SLICE_X30Y140.A1     net (fanout=46)       3.843   cpu_inst<17>
    SLICE_X30Y140.A      Tilo                  0.203   N262
                                                       cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A5     net (fanout=4)        1.373   cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/Mmux_alu_operand2161
    SLICE_X41Y133.C2     net (fanout=9)        0.455   cpu/alu_operand2<23>
    SLICE_X41Y133.C      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/alu_module/sra_step1<23>1
    SLICE_X40Y131.D6     net (fanout=4)        0.316   cpu/alu_module/sra_step1<23>
    SLICE_X40Y131.D      Tilo                  0.203   cpu/alu_module/srl_step2<19>
                                                       cpu/alu_module/srl_step2<19>1
    SLICE_X40Y131.C4     net (fanout=2)        0.381   cpu/alu_module/srl_step2<19>
    SLICE_X40Y131.C      Tilo                  0.204   cpu/alu_module/srl_step2<19>
                                                       cpu/alu_module/Mmux_alu_result7811_SW0
    SLICE_X75Y123.A4     net (fanout=8)        2.528   N152
    SLICE_X75Y123.A      Tilo                  0.259   cpu/data_ram_module/mux29_91
                                                       cpu/alu_module/Mmux_alu_result7811_6
    SLICE_X75Y129.B1     net (fanout=10)       0.884   cpu/alu_module/Mmux_alu_result7811_2
    SLICE_X75Y129.B      Tilo                  0.259   cpu/data_ram_module/mux11_81
                                                       cpu/data_ram_module/mux29_7
    SLICE_X70Y128.D5     net (fanout=1)        0.591   cpu/data_ram_module/mux29_7
    SLICE_X70Y128.CMUX   Topdc                 0.338   cpu/data_ram_module/mux29_82
                                                       cpu/data_ram_module/mux29_2_f7_F
                                                       cpu/data_ram_module/mux29_2_f7
    SLICE_X37Y128.A4     net (fanout=11)       2.238   cpu/dm_rdata<7>
    SLICE_X37Y128.CLK    Tas                   0.322   cpu/rf_module/rf_0<106>
                                                       cpu/rf_module/Mmux_rf[3][31]_wdata[31]_mux_30_OUT301
                                                       cpu/rf_module/rf_0_103
    -------------------------------------------------  ---------------------------
    Total                                     19.157ns (2.973ns logic, 16.184ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point cpu/rf_module/rf_0_228 (SLICE_X55Y122.B1), 51531 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc_3_1 (FF)
  Destination:          cpu/rf_module/rf_0_228 (FF)
  Requirement:          100.000ns
  Data Path Delay:      19.283ns (Levels of Logic = 9)
  Clock Path Skew:      0.049ns (0.864 - 0.815)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc_3_1 to cpu/rf_module/rf_0_228
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y131.AQ     Tcko                  0.408   cpu/pc_3_4
                                                       cpu/pc_3_1
    SLICE_X47Y135.A6     net (fanout=19)       3.575   cpu/pc_3_1
    SLICE_X47Y135.A      Tilo                  0.259   cpu/rf_module/Mmux_rdata2_965
                                                       cpu/inst_rom_module/Mram_inst171
    SLICE_X30Y140.A1     net (fanout=46)       3.843   cpu_inst<17>
    SLICE_X30Y140.A      Tilo                  0.203   N262
                                                       cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A5     net (fanout=4)        1.373   cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/Mmux_alu_operand2161
    SLICE_X37Y130.C5     net (fanout=9)        0.604   cpu/alu_operand2<23>
    SLICE_X37Y130.C      Tilo                  0.259   cpu/alu_module/sll_step2<25>11
                                                       cpu/alu_module/sra_step1<21>1
    SLICE_X41Y134.D5     net (fanout=4)        0.687   cpu/alu_module/sra_step1<21>
    SLICE_X41Y134.D      Tilo                  0.259   cpu/alu_module/srl_step2<21>
                                                       cpu/alu_module/srl_step2<21>1
    SLICE_X51Y127.B2     net (fanout=2)        1.642   cpu/alu_module/srl_step2<21>
    SLICE_X51Y127.B      Tilo                  0.259   cpu/alu_module/Mmux_alu_result8482
                                                       cpu/alu_module/Mmux_alu_result845
    SLICE_X51Y127.C4     net (fanout=4)        0.311   cpu/alu_module/Mmux_alu_result844
    SLICE_X51Y127.C      Tilo                  0.259   cpu/alu_module/Mmux_alu_result8482
                                                       cpu/alu_module/Mmux_alu_result848_4
    SLICE_X79Y130.A1     net (fanout=10)       2.264   cpu/alu_module/Mmux_alu_result848_3
    SLICE_X79Y130.A      Tilo                  0.259   cpu/data_ram_module/mux26_8
                                                       cpu/data_ram_module/mux26_3
    SLICE_X55Y122.B1     net (fanout=11)       2.238   cpu/data_ram_module/mux26_3
    SLICE_X55Y122.CLK    Tas                   0.322   cpu/rf_module/rf_0<230>
                                                       cpu/rf_module/Mmux_rf[7][31]_wdata[31]_mux_26_OUT271
                                                       cpu/rf_module/rf_0_228
    -------------------------------------------------  ---------------------------
    Total                                     19.283ns (2.746ns logic, 16.537ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc_3_1 (FF)
  Destination:          cpu/rf_module/rf_0_228 (FF)
  Requirement:          100.000ns
  Data Path Delay:      18.662ns (Levels of Logic = 10)
  Clock Path Skew:      0.049ns (0.864 - 0.815)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc_3_1 to cpu/rf_module/rf_0_228
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y131.AQ     Tcko                  0.408   cpu/pc_3_4
                                                       cpu/pc_3_1
    SLICE_X47Y135.A6     net (fanout=19)       3.575   cpu/pc_3_1
    SLICE_X47Y135.A      Tilo                  0.259   cpu/rf_module/Mmux_rdata2_965
                                                       cpu/inst_rom_module/Mram_inst171
    SLICE_X30Y140.A1     net (fanout=46)       3.843   cpu_inst<17>
    SLICE_X30Y140.A      Tilo                  0.203   N262
                                                       cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A5     net (fanout=4)        1.373   cpu/rf_module/Mmux_rdata2_415
    SLICE_X41Y133.A      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/Mmux_alu_operand2161
    SLICE_X41Y133.C2     net (fanout=9)        0.455   cpu/alu_operand2<23>
    SLICE_X41Y133.C      Tilo                  0.259   cpu/alu_module/srl_step2<20>
                                                       cpu/alu_module/sra_step1<23>1
    SLICE_X40Y131.D6     net (fanout=4)        0.316   cpu/alu_module/sra_step1<23>
    SLICE_X40Y131.D      Tilo                  0.203   cpu/alu_module/srl_step2<19>
                                                       cpu/alu_module/srl_step2<19>1
    SLICE_X40Y131.C4     net (fanout=2)        0.381   cpu/alu_module/srl_step2<19>
    SLICE_X40Y131.C      Tilo                  0.204   cpu/alu_module/srl_step2<19>
                                                       cpu/alu_module/Mmux_alu_result7811_SW0
    SLICE_X75Y130.A4     net (fanout=8)        2.601   N152
    SLICE_X75Y130.A      Tilo                  0.259   cpu/data_ram_module/mux26_9
                                                       cpu/alu_module/Mmux_alu_result7811_7
    SLICE_X79Y130.C3     net (fanout=9)        0.549   cpu/alu_module/Mmux_alu_result7811_3
    SLICE_X79Y130.C      Tilo                  0.259   cpu/data_ram_module/mux26_8
                                                       cpu/data_ram_module/mux26_81
    SLICE_X79Y130.A2     net (fanout=1)        0.437   cpu/data_ram_module/mux26_81
    SLICE_X79Y130.A      Tilo                  0.259   cpu/data_ram_module/mux26_8
                                                       cpu/data_ram_module/mux26_3
    SLICE_X55Y122.B1     net (fanout=11)       2.238   cpu/data_ram_module/mux26_3
    SLICE_X55Y122.CLK    Tas                   0.322   cpu/rf_module/rf_0<230>
                                                       cpu/rf_module/Mmux_rf[7][31]_wdata[31]_mux_26_OUT271
                                                       cpu/rf_module/rf_0_228
    -------------------------------------------------  ---------------------------
    Total                                     18.662ns (2.894ns logic, 15.768ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     81.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/pc_3_1 (FF)
  Destination:          cpu/rf_module/rf_0_228 (FF)
  Requirement:          100.000ns
  Data Path Delay:      18.565ns (Levels of Logic = 9)
  Clock Path Skew:      0.049ns (0.864 - 0.815)
  Source Clock:         cpu_clk rising at 0.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/pc_3_1 to cpu/rf_module/rf_0_228
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y131.AQ     Tcko                  0.408   cpu/pc_3_4
                                                       cpu/pc_3_1
    SLICE_X47Y135.A6     net (fanout=19)       3.575   cpu/pc_3_1
    SLICE_X47Y135.A      Tilo                  0.259   cpu/rf_module/Mmux_rdata2_965
                                                       cpu/inst_rom_module/Mram_inst171
    SLICE_X26Y138.B3     net (fanout=46)       3.217   cpu_inst<17>
    SLICE_X26Y138.B      Tilo                  0.203   N252
                                                       cpu/rf_module/Mmux_rdata2_413
    SLICE_X26Y138.A5     net (fanout=3)        0.230   cpu/rf_module/Mmux_rdata2_413
    SLICE_X26Y138.A      Tilo                  0.203   N252
                                                       cpu/Mmux_alu_operand2141
    SLICE_X37Y130.C6     net (fanout=10)       1.711   cpu/alu_operand2<21>
    SLICE_X37Y130.C      Tilo                  0.259   cpu/alu_module/sll_step2<25>11
                                                       cpu/alu_module/sra_step1<21>1
    SLICE_X41Y134.D5     net (fanout=4)        0.687   cpu/alu_module/sra_step1<21>
    SLICE_X41Y134.D      Tilo                  0.259   cpu/alu_module/srl_step2<21>
                                                       cpu/alu_module/srl_step2<21>1
    SLICE_X51Y127.B2     net (fanout=2)        1.642   cpu/alu_module/srl_step2<21>
    SLICE_X51Y127.B      Tilo                  0.259   cpu/alu_module/Mmux_alu_result8482
                                                       cpu/alu_module/Mmux_alu_result845
    SLICE_X51Y127.C4     net (fanout=4)        0.311   cpu/alu_module/Mmux_alu_result844
    SLICE_X51Y127.C      Tilo                  0.259   cpu/alu_module/Mmux_alu_result8482
                                                       cpu/alu_module/Mmux_alu_result848_4
    SLICE_X79Y130.A1     net (fanout=10)       2.264   cpu/alu_module/Mmux_alu_result848_3
    SLICE_X79Y130.A      Tilo                  0.259   cpu/data_ram_module/mux26_8
                                                       cpu/data_ram_module/mux26_3
    SLICE_X55Y122.B1     net (fanout=11)       2.238   cpu/data_ram_module/mux26_3
    SLICE_X55Y122.CLK    Tas                   0.322   cpu/rf_module/rf_0<230>
                                                       cpu/rf_module/Mmux_rf[7][31]_wdata[31]_mux_26_OUT271
                                                       cpu/rf_module/rf_0_228
    -------------------------------------------------  ---------------------------
    Total                                     18.565ns (2.690ns logic, 15.875ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point display_value_12 (SLICE_X53Y135.A2), 10 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/rf_module/rf_0_364 (FF)
  Destination:          display_value_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.574ns (Levels of Logic = 3)
  Clock Path Skew:      2.538ns (4.038 - 1.500)
  Source Clock:         cpu_clk rising at 100.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: cpu/rf_module/rf_0_364 to display_value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y127.CQ     Tcko                  0.200   cpu/rf_module/rf_0<365>
                                                       cpu/rf_module/rf_0_364
    SLICE_X34Y125.A4     net (fanout=4)        0.231   cpu/rf_module/rf_0<364>
    SLICE_X34Y125.A      Tilo                  0.142   cpu/rf_module/Mmux_test_data_811
                                                       cpu/rf_module/Mmux_test_data_9111
    SLICE_X34Y125.D3     net (fanout=1)        0.131   cpu/rf_module/Mmux_test_data_911
    SLICE_X34Y125.CMUX   Topdc                 0.237   cpu/rf_module/Mmux_test_data_811
                                                       cpu/rf_module/Mmux_test_data_43
                                                       cpu/rf_module/Mmux_test_data_2_f7_2
    SLICE_X53Y135.A2     net (fanout=1)        1.418   rf_data<12>
    SLICE_X53Y135.CLK    Tah         (-Th)    -0.215   display_value<13>
                                                       Mmux_display_number[5]_rf_data[31]_mux_18_OUT4
                                                       display_value_12
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (0.794ns logic, 1.780ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/rf_module/rf_0_268 (FF)
  Destination:          display_value_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 3)
  Clock Path Skew:      2.539ns (4.038 - 1.499)
  Source Clock:         cpu_clk rising at 100.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: cpu/rf_module/rf_0_268 to display_value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y125.CQ     Tcko                  0.198   cpu/rf_module/rf_0<269>
                                                       cpu/rf_module/rf_0_268
    SLICE_X34Y125.A1     net (fanout=4)        0.261   cpu/rf_module/rf_0<268>
    SLICE_X34Y125.A      Tilo                  0.142   cpu/rf_module/Mmux_test_data_811
                                                       cpu/rf_module/Mmux_test_data_9111
    SLICE_X34Y125.D3     net (fanout=1)        0.131   cpu/rf_module/Mmux_test_data_911
    SLICE_X34Y125.CMUX   Topdc                 0.237   cpu/rf_module/Mmux_test_data_811
                                                       cpu/rf_module/Mmux_test_data_43
                                                       cpu/rf_module/Mmux_test_data_2_f7_2
    SLICE_X53Y135.A2     net (fanout=1)        1.418   rf_data<12>
    SLICE_X53Y135.CLK    Tah         (-Th)    -0.215   display_value<13>
                                                       Mmux_display_number[5]_rf_data[31]_mux_18_OUT4
                                                       display_value_12
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.792ns logic, 1.810ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/rf_module/rf_0_396 (FF)
  Destination:          display_value_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.904ns (Levels of Logic = 3)
  Clock Path Skew:      2.618ns (4.038 - 1.420)
  Source Clock:         cpu_clk rising at 100.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: cpu/rf_module/rf_0_396 to display_value_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y128.AQ     Tcko                  0.234   cpu/rf_module/rf_0<399>
                                                       cpu/rf_module/rf_0_396
    SLICE_X34Y125.A3     net (fanout=4)        0.552   cpu/rf_module/rf_0<396>
    SLICE_X34Y125.AMUX   Tilo                  0.183   cpu/rf_module/Mmux_test_data_811
                                                       cpu/rf_module/Mmux_test_data_1032
    SLICE_X34Y125.D5     net (fanout=1)        0.065   cpu/rf_module/Mmux_test_data_103
    SLICE_X34Y125.CMUX   Topdc                 0.237   cpu/rf_module/Mmux_test_data_811
                                                       cpu/rf_module/Mmux_test_data_43
                                                       cpu/rf_module/Mmux_test_data_2_f7_2
    SLICE_X53Y135.A2     net (fanout=1)        1.418   rf_data<12>
    SLICE_X53Y135.CLK    Tah         (-Th)    -0.215   display_value<13>
                                                       Mmux_display_number[5]_rf_data[31]_mux_18_OUT4
                                                       display_value_12
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (0.869ns logic, 2.035ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_clk (SLICE_X72Y162.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/clk_count_5 (FF)
  Destination:          lcd_module/touch_module/touch_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk_IBUFG_BUFG rising at 100.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/clk_count_5 to lcd_module/touch_module/touch_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y161.DQ     Tcko                  0.198   lcd_module/touch_module/clk_count<5>
                                                       lcd_module/touch_module/clk_count_5
    SLICE_X72Y162.CE     net (fanout=7)        0.144   lcd_module/touch_module/clk_count<5>
    SLICE_X72Y162.CLK    Tckce       (-Th)     0.092   ct_scl_OBUF
                                                       lcd_module/touch_module/touch_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.106ns logic, 0.144ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu/rf_module/rf_0_408 (SLICE_X38Y141.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/rf_module/rf_0_408 (FF)
  Destination:          cpu/rf_module/rf_0_408 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_clk rising at 100.000ns
  Destination Clock:    cpu_clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu/rf_module/rf_0_408 to cpu/rf_module/rf_0_408
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y141.AQ     Tcko                  0.200   cpu/rf_module/rf_0<411>
                                                       cpu/rf_module/rf_0_408
    SLICE_X38Y141.A6     net (fanout=4)        0.021   cpu/rf_module/rf_0<408>
    SLICE_X38Y141.CLK    Tah         (-Th)    -0.190   cpu/rf_module/rf_0<411>
                                                       cpu/rf_module/Mmux_rf[12][31]_wdata[31]_mux_21_OUT171
                                                       cpu/rf_module/rf_0_408
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y80.CLKA
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_IBUFG_BUFG/I0
  Logical resource: clk_IBUFG_BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.350|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17876198 paths, 0 nets, and 12501 connections

Design statistics:
   Minimum period:  19.350ns{1}   (Maximum frequency:  51.680MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 17 23:16:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



