Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr  9 15:48:28 2023
| Host         : LAPTOP-7D1D3GGC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |             559 |          230 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           38 |
| Yes          | No                    | Yes                    |            3180 |         2354 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+----------------------+------------------+------------------+----------------+--------------+
|  u_seg7x16/seg7_clk |                      | U_RAM/rstn       |                1 |              3 |         3.00 |
| ~Clk_CPU_BUFG       |                      |                  |                1 |              4 |         4.00 |
|  Clk_CPU_BUFG       | ram_data[7]_i_1_n_0  |                  |                8 |              8 |         1.00 |
|  Clk_CPU_BUFG       | reg_data             | U_RAM/rstn       |                2 |              8 |         4.00 |
|  Clk_CPU_BUFG       | ram_data             | U_RAM/rstn       |                7 |             26 |         3.71 |
|  Clk_CPU_BUFG       | U_detector/E[0]      | U_RAM/rstn       |               18 |             32 |         1.78 |
|  Clk_CPU_BUFG       | reg_data[31]_i_1_n_0 |                  |               30 |             32 |         1.07 |
|  clk_IBUF_BUFG      |                      | U_RAM/rstn       |               12 |             50 |         4.17 |
|  Clk_CPU_BUFG       | U_detector/t_PC      | U_RAM/rstn       |               29 |             74 |         2.55 |
|  Clk_CPU_BUFG       |                      | U_RAM/rstn       |              217 |            506 |         2.33 |
|  Clk_CPU_BUFG       | reg4/MEM_WB_regwrite | U_RAM/rstn       |              422 |            992 |         2.35 |
|  Clk_CPU_BUFG       | reg3/E[0]            | U_RAM/rstn       |             1876 |           2048 |         1.09 |
+---------------------+----------------------+------------------+------------------+----------------+--------------+


