{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1527748435805 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527748435819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527748435875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527748435876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527748435876 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527748436009 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527748436022 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1527748436292 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1527748436292 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3135 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527748436301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3137 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527748436301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3139 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527748436301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3141 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527748436301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3143 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1527748436301 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1527748436301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527748436305 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527748436317 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527748437871 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527748437871 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527748437885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527748437885 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1527748437886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node CLK~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527748437999 ""}  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 19 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3126 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527748437999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK20MHZ~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Automatically promoted node CLK20MHZ~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1527748437999 ""}  } { { "cputop.v" "" { Text "/media/Sony_4GU/FPGA/cpu_pipeline/cputop.v" 20 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK20MHZ~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 0 { 0 ""} 0 3128 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527748437999 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527748438604 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527748438606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527748438607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527748438609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527748438612 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527748438613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527748438663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1527748438665 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1527748438665 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1527748438665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527748438665 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[0\] " "Node \"DIPSW_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[1\] " "Node \"DIPSW_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[2\] " "Node \"DIPSW_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[3\] " "Node \"DIPSW_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[4\] " "Node \"DIPSW_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[5\] " "Node \"DIPSW_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[6\] " "Node \"DIPSW_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_A\[7\] " "Node \"DIPSW_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[0\] " "Node \"DIPSW_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[1\] " "Node \"DIPSW_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[2\] " "Node \"DIPSW_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[3\] " "Node \"DIPSW_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[4\] " "Node \"DIPSW_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[5\] " "Node \"DIPSW_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[6\] " "Node \"DIPSW_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIPSW_B\[7\] " "Node \"DIPSW_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIPSW_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_A0 " "Node \"PSW_A0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_A0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_A1 " "Node \"PSW_A1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_A1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_A2 " "Node \"PSW_A2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_A2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_A3 " "Node \"PSW_A3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_A3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_A4 " "Node \"PSW_A4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_A4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_B0 " "Node \"PSW_B0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_B0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_B1 " "Node \"PSW_B1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_B1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_B2 " "Node \"PSW_B2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_B2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_B3 " "Node \"PSW_B3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_B3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_B4 " "Node \"PSW_B4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_B4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_C0 " "Node \"PSW_C0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_C0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_C1 " "Node \"PSW_C1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_C1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_C2 " "Node \"PSW_C2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_C2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_C3 " "Node \"PSW_C3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_C3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_C4 " "Node \"PSW_C4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_C4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_D2 " "Node \"PSW_D2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_D3 " "Node \"PSW_D3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PSW_D4 " "Node \"PSW_D4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PSW_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_A\[0\] " "Node \"RTSW_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_A\[1\] " "Node \"RTSW_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_A\[2\] " "Node \"RTSW_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_A\[3\] " "Node \"RTSW_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_B\[0\] " "Node \"RTSW_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_B\[1\] " "Node \"RTSW_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_B\[2\] " "Node \"RTSW_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTSW_B\[3\] " "Node \"RTSW_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RTSW_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1527748438798 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1527748438798 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527748438801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527748440557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527748441094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527748441110 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527748443525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527748443525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527748444117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X34_Y11 X44_Y21 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "/media/Sony_4GU/FPGA/cpu_pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} 34 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1527748445967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527748445967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527748448646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1527748448647 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527748448647 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1527748448695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527748448759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527748449369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527748449427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527748450192 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527748450803 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527748451739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/Sony_4GU/FPGA/cpu_pipeline/output_files/cpu.fit.smsg " "Generated suppressed messages file /media/Sony_4GU/FPGA/cpu_pipeline/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527748451905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527748453191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 15:34:13 2018 " "Processing ended: Thu May 31 15:34:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527748453191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527748453191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527748453191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527748453191 ""}
