--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml main_sch.twx main_sch.ncd -o main_sch.twr main_sch.pcf -ucf
LCD.ucf -ucf GenIO.ucf -ucf ADC_DAC.ucf

Design file:              main_sch.ncd
Physical constraint file: main_sch.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clock_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19367 paths analyzed, 878 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.097ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/temp_1 (SLICE_X23Y28.CE), 548 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/reg11b_3 (FF)
  Destination:          XLXI_7/temp_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.063ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.019 - 0.053)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/reg11b_3 to XLXI_7/temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.YQ      Tcko                  0.652   XLXN_38<3>
                                                       XLXI_5/reg11b_3
    SLICE_X29Y34.G3      net (fanout=24)       1.884   XLXN_38<2>
    SLICE_X29Y34.Y       Tilo                  0.704   XLXI_28/schodek_store_cmp_eq0008
                                                       XLXI_28/schodek_store_cmp_eq000311
    SLICE_X30Y34.G2      net (fanout=14)       0.627   N18
    SLICE_X30Y34.Y       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store_cmp_eq00032
    SLICE_X30Y34.F2      net (fanout=2)        0.424   XLXI_28/schodek_store_cmp_eq0003
    SLICE_X30Y34.X       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store<12>111
    SLICE_X28Y30.BX      net (fanout=3)        0.980   N16
    SLICE_X28Y30.X       Tbxx                  0.806   XLXN_105<2>
                                                       XLXI_28/schodek_store<2>56
    SLICE_X19Y31.G2      net (fanout=1)        1.012   XLXN_105<2>
    SLICE_X19Y31.COUT    Topcyg                1.001   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_lut<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<2>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.XB      Tcinxb                0.404   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.F4      net (fanout=15)       0.603   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.X       Tilo                  0.704   XLXI_7/schodek<12>
                                                       XLXI_7/temp_not00021
    SLICE_X23Y28.CE      net (fanout=3)        0.953   XLXI_7/temp_not0002
    SLICE_X23Y28.CLK     Tceck                 0.555   XLXI_7/temp<1>
                                                       XLXI_7/temp_1
    -------------------------------------------------  ---------------------------
    Total                                     13.063ns (6.580ns logic, 6.483ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/reg11b_3 (FF)
  Destination:          XLXI_7/temp_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.046ns (Levels of Logic = 7)
  Clock Path Skew:      -0.034ns (0.019 - 0.053)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/reg11b_3 to XLXI_7/temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.YQ      Tcko                  0.652   XLXN_38<3>
                                                       XLXI_5/reg11b_3
    SLICE_X29Y34.G3      net (fanout=24)       1.884   XLXN_38<2>
    SLICE_X29Y34.Y       Tilo                  0.704   XLXI_28/schodek_store_cmp_eq0008
                                                       XLXI_28/schodek_store_cmp_eq000311
    SLICE_X30Y34.G2      net (fanout=14)       0.627   N18
    SLICE_X30Y34.Y       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store_cmp_eq00032
    SLICE_X30Y34.F2      net (fanout=2)        0.424   XLXI_28/schodek_store_cmp_eq0003
    SLICE_X30Y34.X       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store<12>111
    SLICE_X20Y32.BX      net (fanout=3)        1.622   N16
    SLICE_X20Y32.X       Tbxx                  0.806   XLXN_105<9>
                                                       XLXI_28/schodek_store<9>52
    SLICE_X19Y33.F2      net (fanout=1)        0.428   XLXN_105<9>
    SLICE_X19Y33.COUT    Topcyf                1.162   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_lut<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.XB      Tcinxb                0.404   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.F4      net (fanout=15)       0.603   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.X       Tilo                  0.704   XLXI_7/schodek<12>
                                                       XLXI_7/temp_not00021
    SLICE_X23Y28.CE      net (fanout=3)        0.953   XLXI_7/temp_not0002
    SLICE_X23Y28.CLK     Tceck                 0.555   XLXI_7/temp<1>
                                                       XLXI_7/temp_1
    -------------------------------------------------  ---------------------------
    Total                                     13.046ns (6.505ns logic, 6.541ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/reg11b_6 (FF)
  Destination:          XLXI_7/temp_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.832ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.019 - 0.053)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/reg11b_6 to XLXI_7/temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.XQ      Tcko                  0.591   XLXN_38<5>
                                                       XLXI_5/reg11b_6
    SLICE_X29Y34.G4      net (fanout=22)       1.714   XLXN_38<5>
    SLICE_X29Y34.Y       Tilo                  0.704   XLXI_28/schodek_store_cmp_eq0008
                                                       XLXI_28/schodek_store_cmp_eq000311
    SLICE_X30Y34.G2      net (fanout=14)       0.627   N18
    SLICE_X30Y34.Y       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store_cmp_eq00032
    SLICE_X30Y34.F2      net (fanout=2)        0.424   XLXI_28/schodek_store_cmp_eq0003
    SLICE_X30Y34.X       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store<12>111
    SLICE_X28Y30.BX      net (fanout=3)        0.980   N16
    SLICE_X28Y30.X       Tbxx                  0.806   XLXN_105<2>
                                                       XLXI_28/schodek_store<2>56
    SLICE_X19Y31.G2      net (fanout=1)        1.012   XLXN_105<2>
    SLICE_X19Y31.COUT    Topcyg                1.001   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_lut<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<2>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.XB      Tcinxb                0.404   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.F4      net (fanout=15)       0.603   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.X       Tilo                  0.704   XLXI_7/schodek<12>
                                                       XLXI_7/temp_not00021
    SLICE_X23Y28.CE      net (fanout=3)        0.953   XLXI_7/temp_not0002
    SLICE_X23Y28.CLK     Tceck                 0.555   XLXI_7/temp<1>
                                                       XLXI_7/temp_1
    -------------------------------------------------  ---------------------------
    Total                                     12.832ns (6.519ns logic, 6.313ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/temp_0 (SLICE_X23Y28.CE), 548 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/reg11b_3 (FF)
  Destination:          XLXI_7/temp_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.063ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.019 - 0.053)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/reg11b_3 to XLXI_7/temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.YQ      Tcko                  0.652   XLXN_38<3>
                                                       XLXI_5/reg11b_3
    SLICE_X29Y34.G3      net (fanout=24)       1.884   XLXN_38<2>
    SLICE_X29Y34.Y       Tilo                  0.704   XLXI_28/schodek_store_cmp_eq0008
                                                       XLXI_28/schodek_store_cmp_eq000311
    SLICE_X30Y34.G2      net (fanout=14)       0.627   N18
    SLICE_X30Y34.Y       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store_cmp_eq00032
    SLICE_X30Y34.F2      net (fanout=2)        0.424   XLXI_28/schodek_store_cmp_eq0003
    SLICE_X30Y34.X       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store<12>111
    SLICE_X28Y30.BX      net (fanout=3)        0.980   N16
    SLICE_X28Y30.X       Tbxx                  0.806   XLXN_105<2>
                                                       XLXI_28/schodek_store<2>56
    SLICE_X19Y31.G2      net (fanout=1)        1.012   XLXN_105<2>
    SLICE_X19Y31.COUT    Topcyg                1.001   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_lut<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<2>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.XB      Tcinxb                0.404   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.F4      net (fanout=15)       0.603   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.X       Tilo                  0.704   XLXI_7/schodek<12>
                                                       XLXI_7/temp_not00021
    SLICE_X23Y28.CE      net (fanout=3)        0.953   XLXI_7/temp_not0002
    SLICE_X23Y28.CLK     Tceck                 0.555   XLXI_7/temp<1>
                                                       XLXI_7/temp_0
    -------------------------------------------------  ---------------------------
    Total                                     13.063ns (6.580ns logic, 6.483ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/reg11b_3 (FF)
  Destination:          XLXI_7/temp_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.046ns (Levels of Logic = 7)
  Clock Path Skew:      -0.034ns (0.019 - 0.053)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/reg11b_3 to XLXI_7/temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.YQ      Tcko                  0.652   XLXN_38<3>
                                                       XLXI_5/reg11b_3
    SLICE_X29Y34.G3      net (fanout=24)       1.884   XLXN_38<2>
    SLICE_X29Y34.Y       Tilo                  0.704   XLXI_28/schodek_store_cmp_eq0008
                                                       XLXI_28/schodek_store_cmp_eq000311
    SLICE_X30Y34.G2      net (fanout=14)       0.627   N18
    SLICE_X30Y34.Y       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store_cmp_eq00032
    SLICE_X30Y34.F2      net (fanout=2)        0.424   XLXI_28/schodek_store_cmp_eq0003
    SLICE_X30Y34.X       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store<12>111
    SLICE_X20Y32.BX      net (fanout=3)        1.622   N16
    SLICE_X20Y32.X       Tbxx                  0.806   XLXN_105<9>
                                                       XLXI_28/schodek_store<9>52
    SLICE_X19Y33.F2      net (fanout=1)        0.428   XLXN_105<9>
    SLICE_X19Y33.COUT    Topcyf                1.162   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_lut<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.XB      Tcinxb                0.404   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.F4      net (fanout=15)       0.603   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.X       Tilo                  0.704   XLXI_7/schodek<12>
                                                       XLXI_7/temp_not00021
    SLICE_X23Y28.CE      net (fanout=3)        0.953   XLXI_7/temp_not0002
    SLICE_X23Y28.CLK     Tceck                 0.555   XLXI_7/temp<1>
                                                       XLXI_7/temp_0
    -------------------------------------------------  ---------------------------
    Total                                     13.046ns (6.505ns logic, 6.541ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/reg11b_6 (FF)
  Destination:          XLXI_7/temp_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.832ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.019 - 0.053)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/reg11b_6 to XLXI_7/temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.XQ      Tcko                  0.591   XLXN_38<5>
                                                       XLXI_5/reg11b_6
    SLICE_X29Y34.G4      net (fanout=22)       1.714   XLXN_38<5>
    SLICE_X29Y34.Y       Tilo                  0.704   XLXI_28/schodek_store_cmp_eq0008
                                                       XLXI_28/schodek_store_cmp_eq000311
    SLICE_X30Y34.G2      net (fanout=14)       0.627   N18
    SLICE_X30Y34.Y       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store_cmp_eq00032
    SLICE_X30Y34.F2      net (fanout=2)        0.424   XLXI_28/schodek_store_cmp_eq0003
    SLICE_X30Y34.X       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store<12>111
    SLICE_X28Y30.BX      net (fanout=3)        0.980   N16
    SLICE_X28Y30.X       Tbxx                  0.806   XLXN_105<2>
                                                       XLXI_28/schodek_store<2>56
    SLICE_X19Y31.G2      net (fanout=1)        1.012   XLXN_105<2>
    SLICE_X19Y31.COUT    Topcyg                1.001   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_lut<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<2>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.XB      Tcinxb                0.404   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.F4      net (fanout=15)       0.603   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.X       Tilo                  0.704   XLXI_7/schodek<12>
                                                       XLXI_7/temp_not00021
    SLICE_X23Y28.CE      net (fanout=3)        0.953   XLXI_7/temp_not0002
    SLICE_X23Y28.CLK     Tceck                 0.555   XLXI_7/temp<1>
                                                       XLXI_7/temp_0
    -------------------------------------------------  ---------------------------
    Total                                     12.832ns (6.519ns logic, 6.313ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/temp_3 (SLICE_X23Y29.CE), 548 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/reg11b_3 (FF)
  Destination:          XLXI_7/temp_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.063ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.019 - 0.053)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/reg11b_3 to XLXI_7/temp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.YQ      Tcko                  0.652   XLXN_38<3>
                                                       XLXI_5/reg11b_3
    SLICE_X29Y34.G3      net (fanout=24)       1.884   XLXN_38<2>
    SLICE_X29Y34.Y       Tilo                  0.704   XLXI_28/schodek_store_cmp_eq0008
                                                       XLXI_28/schodek_store_cmp_eq000311
    SLICE_X30Y34.G2      net (fanout=14)       0.627   N18
    SLICE_X30Y34.Y       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store_cmp_eq00032
    SLICE_X30Y34.F2      net (fanout=2)        0.424   XLXI_28/schodek_store_cmp_eq0003
    SLICE_X30Y34.X       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store<12>111
    SLICE_X28Y30.BX      net (fanout=3)        0.980   N16
    SLICE_X28Y30.X       Tbxx                  0.806   XLXN_105<2>
                                                       XLXI_28/schodek_store<2>56
    SLICE_X19Y31.G2      net (fanout=1)        1.012   XLXN_105<2>
    SLICE_X19Y31.COUT    Topcyg                1.001   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_lut<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<2>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.XB      Tcinxb                0.404   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.F4      net (fanout=15)       0.603   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.X       Tilo                  0.704   XLXI_7/schodek<12>
                                                       XLXI_7/temp_not00021
    SLICE_X23Y29.CE      net (fanout=3)        0.953   XLXI_7/temp_not0002
    SLICE_X23Y29.CLK     Tceck                 0.555   XLXI_7/temp<3>
                                                       XLXI_7/temp_3
    -------------------------------------------------  ---------------------------
    Total                                     13.063ns (6.580ns logic, 6.483ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/reg11b_3 (FF)
  Destination:          XLXI_7/temp_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.046ns (Levels of Logic = 7)
  Clock Path Skew:      -0.034ns (0.019 - 0.053)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/reg11b_3 to XLXI_7/temp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.YQ      Tcko                  0.652   XLXN_38<3>
                                                       XLXI_5/reg11b_3
    SLICE_X29Y34.G3      net (fanout=24)       1.884   XLXN_38<2>
    SLICE_X29Y34.Y       Tilo                  0.704   XLXI_28/schodek_store_cmp_eq0008
                                                       XLXI_28/schodek_store_cmp_eq000311
    SLICE_X30Y34.G2      net (fanout=14)       0.627   N18
    SLICE_X30Y34.Y       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store_cmp_eq00032
    SLICE_X30Y34.F2      net (fanout=2)        0.424   XLXI_28/schodek_store_cmp_eq0003
    SLICE_X30Y34.X       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store<12>111
    SLICE_X20Y32.BX      net (fanout=3)        1.622   N16
    SLICE_X20Y32.X       Tbxx                  0.806   XLXN_105<9>
                                                       XLXI_28/schodek_store<9>52
    SLICE_X19Y33.F2      net (fanout=1)        0.428   XLXN_105<9>
    SLICE_X19Y33.COUT    Topcyf                1.162   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_lut<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.XB      Tcinxb                0.404   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.F4      net (fanout=15)       0.603   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.X       Tilo                  0.704   XLXI_7/schodek<12>
                                                       XLXI_7/temp_not00021
    SLICE_X23Y29.CE      net (fanout=3)        0.953   XLXI_7/temp_not0002
    SLICE_X23Y29.CLK     Tceck                 0.555   XLXI_7/temp<3>
                                                       XLXI_7/temp_3
    -------------------------------------------------  ---------------------------
    Total                                     13.046ns (6.505ns logic, 6.541ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/reg11b_6 (FF)
  Destination:          XLXI_7/temp_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.832ns (Levels of Logic = 9)
  Clock Path Skew:      -0.034ns (0.019 - 0.053)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/reg11b_6 to XLXI_7/temp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.XQ      Tcko                  0.591   XLXN_38<5>
                                                       XLXI_5/reg11b_6
    SLICE_X29Y34.G4      net (fanout=22)       1.714   XLXN_38<5>
    SLICE_X29Y34.Y       Tilo                  0.704   XLXI_28/schodek_store_cmp_eq0008
                                                       XLXI_28/schodek_store_cmp_eq000311
    SLICE_X30Y34.G2      net (fanout=14)       0.627   N18
    SLICE_X30Y34.Y       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store_cmp_eq00032
    SLICE_X30Y34.F2      net (fanout=2)        0.424   XLXI_28/schodek_store_cmp_eq0003
    SLICE_X30Y34.X       Tilo                  0.759   N16
                                                       XLXI_28/schodek_store<12>111
    SLICE_X28Y30.BX      net (fanout=3)        0.980   N16
    SLICE_X28Y30.X       Tbxx                  0.806   XLXN_105<2>
                                                       XLXI_28/schodek_store<2>56
    SLICE_X19Y31.G2      net (fanout=1)        1.012   XLXN_105<2>
    SLICE_X19Y31.COUT    Topcyg                1.001   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_lut<1>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<1>
    SLICE_X19Y32.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<2>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<3>
    SLICE_X19Y33.COUT    Tbyp                  0.118   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<4>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<5>
    SLICE_X19Y34.XB      Tcinxb                0.404   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
                                                       XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.F4      net (fanout=15)       0.603   XLXI_7/Mcompar_schodek_cmp_eq0000_cy<6>
    SLICE_X19Y36.X       Tilo                  0.704   XLXI_7/schodek<12>
                                                       XLXI_7/temp_not00021
    SLICE_X23Y29.CE      net (fanout=3)        0.953   XLXI_7/temp_not0002
    SLICE_X23Y29.CLK     Tceck                 0.555   XLXI_7/temp<3>
                                                       XLXI_7/temp_3
    -------------------------------------------------  ---------------------------
    Total                                     12.832ns (6.519ns logic, 6.313ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clock_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_32/take_rand_3 (SLICE_X25Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_32/rand_3 (FF)
  Destination:          XLXI_32/take_rand_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock_BUFGP rising at 20.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_32/rand_3 to XLXI_32/take_rand_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.XQ      Tcko                  0.473   XLXI_32/rand<3>
                                                       XLXI_32/rand_3
    SLICE_X25Y39.BX      net (fanout=1)        0.364   XLXI_32/rand<3>
    SLICE_X25Y39.CLK     Tckdi       (-Th)    -0.093   XLXI_32/take_rand<3>
                                                       XLXI_32/take_rand_3
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.566ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_32/rand_3 (SLICE_X25Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_27/numb_out_3 (FF)
  Destination:          XLXI_32/rand_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         Clock_BUFGP rising at 20.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_27/numb_out_3 to XLXI_32/rand_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.XQ      Tcko                  0.474   XLXI_27/numb_out<3>
                                                       XLXI_27/numb_out_3
    SLICE_X25Y38.BX      net (fanout=1)        0.377   XLXI_27/numb_out<3>
    SLICE_X25Y38.CLK     Tckdi       (-Th)    -0.093   XLXI_32/rand<3>
                                                       XLXI_32/rand_3
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.567ns logic, 0.377ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_32/rand_1 (SLICE_X24Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.963ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_27/numb_out_1 (FF)
  Destination:          XLXI_32/rand_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         Clock_BUFGP rising at 20.000ns
  Destination Clock:    Clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_27/numb_out_1 to XLXI_32/rand_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y40.XQ      Tcko                  0.474   XLXI_27/numb_out<1>
                                                       XLXI_27/numb_out_1
    SLICE_X24Y38.BX      net (fanout=1)        0.353   XLXI_27/numb_out<1>
    SLICE_X24Y38.CLK     Tckdi       (-Th)    -0.134   XLXI_32/rand<1>
                                                       XLXI_32/rand_1
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.608ns logic, 0.353ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clock_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_32/scan_tonum<3>/CLK
  Logical resource: XLXI_32/scan_tonum_3/CK
  Location pin: SLICE_X34Y36.CLK
  Clock network: Clock_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_32/scan_tonum<3>/CLK
  Logical resource: XLXI_32/scan_tonum_3/CK
  Location pin: SLICE_X34Y36.CLK
  Clock network: Clock_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_32/scan_tonum<3>/CLK
  Logical resource: XLXI_32/scan_tonum_3/CK
  Location pin: SLICE_X34Y36.CLK
  Clock network: Clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   13.097|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19367 paths, 0 nets, and 1777 connections

Design statistics:
   Minimum period:  13.097ns{1}   (Maximum frequency:  76.353MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 17 14:54:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



