$comment
	File created using the following command:
		vcd file aca_tp1.msim.vcd -direction
$end
$date
	Fri Nov 16 01:28:58 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module encoder_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " m [10] $end
$var wire 1 # m [9] $end
$var wire 1 $ m [8] $end
$var wire 1 % m [7] $end
$var wire 1 & m [6] $end
$var wire 1 ' m [5] $end
$var wire 1 ( m [4] $end
$var wire 1 ) m [3] $end
$var wire 1 * m [2] $end
$var wire 1 + m [1] $end
$var wire 1 , m [0] $end
$var wire 1 - x [14] $end
$var wire 1 . x [13] $end
$var wire 1 / x [12] $end
$var wire 1 0 x [11] $end
$var wire 1 1 x [10] $end
$var wire 1 2 x [9] $end
$var wire 1 3 x [8] $end
$var wire 1 4 x [7] $end
$var wire 1 5 x [6] $end
$var wire 1 6 x [5] $end
$var wire 1 7 x [4] $end
$var wire 1 8 x [3] $end
$var wire 1 9 x [2] $end
$var wire 1 : x [1] $end
$var wire 1 ; x [0] $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var wire 1 ? devoe $end
$var wire 1 @ devclrn $end
$var wire 1 A devpor $end
$var wire 1 B ww_devoe $end
$var wire 1 C ww_devclrn $end
$var wire 1 D ww_devpor $end
$var wire 1 E ww_clk $end
$var wire 1 F ww_m [10] $end
$var wire 1 G ww_m [9] $end
$var wire 1 H ww_m [8] $end
$var wire 1 I ww_m [7] $end
$var wire 1 J ww_m [6] $end
$var wire 1 K ww_m [5] $end
$var wire 1 L ww_m [4] $end
$var wire 1 M ww_m [3] $end
$var wire 1 N ww_m [2] $end
$var wire 1 O ww_m [1] $end
$var wire 1 P ww_m [0] $end
$var wire 1 Q ww_x [14] $end
$var wire 1 R ww_x [13] $end
$var wire 1 S ww_x [12] $end
$var wire 1 T ww_x [11] $end
$var wire 1 U ww_x [10] $end
$var wire 1 V ww_x [9] $end
$var wire 1 W ww_x [8] $end
$var wire 1 X ww_x [7] $end
$var wire 1 Y ww_x [6] $end
$var wire 1 Z ww_x [5] $end
$var wire 1 [ ww_x [4] $end
$var wire 1 \ ww_x [3] $end
$var wire 1 ] ww_x [2] $end
$var wire 1 ^ ww_x [1] $end
$var wire 1 _ ww_x [0] $end
$var wire 1 ` \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 a \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 b \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 c \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 d \x[0]~output_o\ $end
$var wire 1 e \x[1]~output_o\ $end
$var wire 1 f \x[2]~output_o\ $end
$var wire 1 g \x[3]~output_o\ $end
$var wire 1 h \x[4]~output_o\ $end
$var wire 1 i \x[5]~output_o\ $end
$var wire 1 j \x[6]~output_o\ $end
$var wire 1 k \x[7]~output_o\ $end
$var wire 1 l \x[8]~output_o\ $end
$var wire 1 m \x[9]~output_o\ $end
$var wire 1 n \x[10]~output_o\ $end
$var wire 1 o \x[11]~output_o\ $end
$var wire 1 p \x[12]~output_o\ $end
$var wire 1 q \x[13]~output_o\ $end
$var wire 1 r \x[14]~output_o\ $end
$var wire 1 s \clk~input_o\ $end
$var wire 1 t \clk~inputclkctrl_outclk\ $end
$var wire 1 u \m[6]~input_o\ $end
$var wire 1 v \m[1]~input_o\ $end
$var wire 1 w \m[2]~input_o\ $end
$var wire 1 x \m[3]~input_o\ $end
$var wire 1 y \m[0]~input_o\ $end
$var wire 1 z \x_signal~0_combout\ $end
$var wire 1 { \m[8]~input_o\ $end
$var wire 1 | \m[5]~input_o\ $end
$var wire 1 } \x_signal~1_combout\ $end
$var wire 1 ~ \m[7]~input_o\ $end
$var wire 1 !! \m[4]~input_o\ $end
$var wire 1 "! \m[9]~input_o\ $end
$var wire 1 #! \x_signal~2_combout\ $end
$var wire 1 $! \x_signal~3_combout\ $end
$var wire 1 %! \m[10]~input_o\ $end
$var wire 1 &! \x_signal~4_combout\ $end
$var wire 1 '! \x_signal~5_combout\ $end
$var wire 1 (! \x_signal~6_combout\ $end
$var wire 1 )! \x_signal~7_combout\ $end
$var wire 1 *! \x_signal[4]~feeder_combout\ $end
$var wire 1 +! \x_signal[8]~feeder_combout\ $end
$var wire 1 ,! \x_signal[9]~feeder_combout\ $end
$var wire 1 -! \x_signal[12]~feeder_combout\ $end
$var wire 1 .! \x_signal[13]~feeder_combout\ $end
$var wire 1 /! x_signal [14] $end
$var wire 1 0! x_signal [13] $end
$var wire 1 1! x_signal [12] $end
$var wire 1 2! x_signal [11] $end
$var wire 1 3! x_signal [10] $end
$var wire 1 4! x_signal [9] $end
$var wire 1 5! x_signal [8] $end
$var wire 1 6! x_signal [7] $end
$var wire 1 7! x_signal [6] $end
$var wire 1 8! x_signal [5] $end
$var wire 1 9! x_signal [4] $end
$var wire 1 :! x_signal [3] $end
$var wire 1 ;! x_signal [2] $end
$var wire 1 <! x_signal [1] $end
$var wire 1 =! x_signal [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0<
1=
x>
1?
1@
1A
1B
1C
1D
0E
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
0v
1w
0x
1y
0z
1{
1|
1}
0~
0!!
0"!
0#!
1$!
1%!
0&!
1'!
1(!
0)!
1*!
0+!
1,!
1-!
0.!
1"
0#
1$
0%
1&
1'
0(
0)
1*
0+
1,
1F
0G
1H
0I
1J
1K
0L
0M
1N
0O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
1`
1a
1b
0c
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
$end
#200000
1!
1E
1s
1c
1t
1=!
1<!
1;!
19!
17!
14!
13!
11!
1/!
1r
1p
1n
1m
1j
1h
1f
1e
1d
1Q
1S
1U
1V
1Y
1[
1]
1^
1_
1;
1:
19
17
15
12
11
1/
1-
#520000
0!
0E
0s
0c
0t
#1000000
