@W: CG781 :"/build/top.v":1168:4:1168:7|Input DIR on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input DIRSEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LOADREG on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input DYNROTATE on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMICLK on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMIRESET_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMIREQUEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMIWRRD_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMIOFFSET on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMIWDATA on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input PLLPOWERDOWN_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOP on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS2 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS3 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS4 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS5 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LEGACY on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input STDBY on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ROTDEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input DIRDEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ROTDELP1 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input GRAYTEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input BINTEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input DIRDELP1 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input GRAYACT on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input BINACT on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/build/vexriscv_imac+dcache.v":6888:23:6888:51|Removing wire io_cpu_decode_physicalAddress, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Removing wire io_cpu_decode_data, as there is no assignment to it.
@W: CL318 :"/build/vexriscv_imac+dcache.v":6888:23:6888:51|*Output io_cpu_decode_physicalAddress has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|*Output io_cpu_decode_data has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG360 :"/build/vexriscv_imac+dcache.v":5929:23:5929:42|Removing wire io_cpu_writesPending, as there is no assignment to it.
@W: CL318 :"/build/vexriscv_imac+dcache.v":5929:23:5929:42|*Output io_cpu_writesPending has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_way[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_address[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_data_valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_data_error. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_data_address[19:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageA_request_totalyConsistent. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_request_totalyConsistent. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_mmuRsp_allowExecute. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_mmuRsp_bypassTranslation. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_tagsReadRsp_0_valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_tagsReadRsp_0_address[19:0]. Make sure that there are no unused intermediate registers.
@W: CG360 :"/build/vexriscv_imac+dcache.v":69:22:69:66|Removing wire IBusCachedPlugin_cache_io_cpu_fetch_isRemoved, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":71:22:71:65|Removing wire IBusCachedPlugin_cache_io_cpu_decode_isValid, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":72:22:72:65|Removing wire IBusCachedPlugin_cache_io_cpu_decode_isStuck, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":73:22:73:60|Removing wire IBusCachedPlugin_cache_io_cpu_decode_pc, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":87:22:87:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SW, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":88:22:88:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SR, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":89:22:89:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SO, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":90:22:90:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SI, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":91:22:91:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PW, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":92:22:92:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PR, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":93:22:93:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PO, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":94:22:94:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PI, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":95:22:95:58|Removing wire dataCache_1_io_cpu_writeBack_fence_FM, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":377:22:377:51|Removing wire _zz_RegFilePlugin_regFile_port, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":379:22:379:53|Removing wire _zz_RegFilePlugin_regFile_port_1, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":676:22:676:66|Removing wire IBusCachedPlugin_mmuBus_rsp_bypassTranslation, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":689:22:689:42|Removing wire dBus_rsp_payload_last, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":704:22:704:66|Removing wire DBusCachedPlugin_mmuBus_rsp_bypassTranslation, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":800:22:800:70|Removing wire IBusCachedPlugin_iBusRsp_output_payload_rsp_error, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":802:22:802:66|Removing wire IBusCachedPlugin_iBusRsp_output_payload_isRvc, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":812:22:812:75|Removing wire IBusCachedPlugin_decompressor_output_payload_rsp_error, as there is no assignment to it.
@W: CG133 :"/build/vexriscv_imac+dcache.v":1056:22:1056:41|Object CsrPlugin_mtvec_mode is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register _zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register IBusCachedPlugin_injector_formal_rawInDecode[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_rData_uncached. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_rData_last. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register decode_to_execute_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register execute_to_memory_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register memory_to_writeBack_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_fetchPc_correctionReg. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_0. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_rspCounter[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register DBusCachedPlugin_rspCounter[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register CsrPlugin_lastStageWasWfi. Make sure that there are no unused intermediate registers.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 1 to 0 of toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 1 to 0 of toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Removing unused bit 32 of memory_DivPlugin_rs1_9[32:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 64 to 32 of memory_DivPlugin_accumulator_8[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 31 to 30 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 27 to 15 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 6 to 0 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 31 to 30 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 27 to 15 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 6 to 0 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bit 0 of execute_to_memory_BRANCH_CALC[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bits 1 to 0 of CsrPlugin_interrupt_code[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/top.v":4370:2:4370:7|Pruning unused bits 7 to 4 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CS263 :"/build/top.v":4541:16:4541:27|Port-width mismatch for port LMMIOFFSET. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG781 :"/build/top.v":4536:4:4536:11|Input ALTSCLIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":4536:4:4536:11|Input ALTSDAIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":4536:4:4536:11|Input SCLIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":4536:4:4536:11|Input SDAIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG216 :"/build/top.v":4626:4:4626:5|Ignoring attribute full_case on statement
@W: CL271 :"/build/top.v":4615:2:4615:7|Pruning unused bits 31 to 16 of shift_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG216 :"/build/top.v":4793:4:4793:5|Ignoring attribute full_case on statement
@W: CL271 :"/build/top.v":5369:2:5369:7|Pruning unused bits 7 to 2 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG781 :"/build/top.v":5843:4:5843:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":5843:4:5843:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":6002:4:6002:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":6002:4:6002:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":6161:4:6161:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":6161:4:6161:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":6320:4:6320:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":6320:4:6320:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG146 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":5810:7:5810:15|Creating black box for empty module MULTIBOOT_0b00000000000000000000000000000000_EN
@W: CG532 :"/build/top.v":7213:2:7213:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG216 :"/build/top.v":7339:4:7339:5|Ignoring attribute full_case on statement
@W: CL169 :"/build/top.v":7271:2:7271:7|Pruning unused register r_rst$31. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/top.v":7265:2:7265:7|Pruning unused register w_level[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/top.v":7263:2:7263:7|Pruning unused register consume_w_bin[4:0]. Make sure that there are no unused intermediate registers.
@W: CG216 :"/build/top.v":7773:4:7773:5|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7775:6:7775:7|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7788:4:7788:5|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7790:6:7790:7|Ignoring attribute full_case on statement
@W: CL169 :"/build/top.v":7530:2:7530:7|Pruning unused register sink__data[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/top.v":7526:2:7526:7|Pruning unused register dq_i[3:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"/build/top.v":8819:2:8819:7|Pruning unused bits 7 to 1 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG216 :"/build/top.v":7912:4:7912:5|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7914:6:7914:7|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7929:4:7929:5|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7932:8:7932:9|Ignoring attribute full_case on statement
@W: CL169 :"/build/top.v":9401:2:9401:7|Pruning unused register w_shadow__3__data[7:0]. Make sure that there are no unused intermediate registers.
@W: CG216 :"/build/top.v":9697:10:9697:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9713:10:9713:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9730:10:9730:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9748:10:9748:11|Ignoring attribute full_case on statement
@W: CG360 :"/build/top.v":9656:14:9656:26|Removing wire \shreg.parity , as there is no assignment to it.
@W: CL169 :"/build/top.v":9683:2:9683:7|Pruning unused register err[2:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"/build/top.v":9679:2:9679:7|Removing unused bit 0 of shreg[9:0]. Either assign all bits or reduce the width of the signal.
@W: CG216 :"/build/top.v":9882:10:9882:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9899:10:9899:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9916:10:9916:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9934:10:9934:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9951:10:9951:11|Ignoring attribute full_case on statement
@W: CG360 :"/build/top.v":9840:14:9840:26|Removing wire \shreg.parity , as there is no assignment to it.
@W: CL260 :"/build/top.v":11296:2:11296:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":11302:2:11302:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":11505:4:11505:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":12207:2:12207:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":12213:2:12213:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":12416:4:12416:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":13118:2:13118:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":13124:2:13124:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":13327:4:13327:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":14029:2:14029:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":14035:2:14035:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":14238:4:14238:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":14940:2:14940:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":14946:2:14946:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":15149:4:15149:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":15851:2:15851:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":15857:2:15857:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":16060:4:16060:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":16762:2:16762:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":16768:2:16768:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":16971:4:16971:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":17673:2:17673:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":17679:2:17679:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":17882:4:17882:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":18584:2:18584:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":18590:2:18590:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":18793:4:18793:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":19495:2:19495:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":19501:2:19501:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":19704:4:19704:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":20406:2:20406:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":20412:2:20412:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":20615:4:20615:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":21317:2:21317:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":21323:2:21323:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":21526:4:21526:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":22228:2:22228:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":22234:2:22234:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":22437:4:22437:5|Ignoring attribute full_case on statement
@W: CL260 :"/build/top.v":23139:2:23139:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":23145:2:23145:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG216 :"/build/top.v":23348:4:23348:5|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":24212:10:24212:11|Ignoring attribute full_case on statement
@W: CG532 :"/build/top.v":24624:2:24624:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL169 :"/build/top.v":24766:2:24766:7|Pruning unused register _0_[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/top.v":24774:2:24774:7|Pruning unused register wb_bus__ack. Make sure that there are no unused intermediate registers.
@W: CG532 :"/build/top.v":24378:2:24378:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"/build/top.v":24401:2:24401:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG216 :"/build/top.v":24495:6:24495:7|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":24507:6:24507:7|Ignoring attribute full_case on statement
@W: CL279 :"/build/top.v":24395:2:24395:7|Pruning register bits 15 to 14 of _0_[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG216 :"/build/top.v":25475:4:25475:5|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":1835:4:1835:5|Ignoring attribute full_case on statement
@W: CS263 :"/build/top.v":1644:15:1644:18|Port-width mismatch for port MSPIMADDR. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CL169 :"/build/top.v":1485:2:1485:7|Pruning unused register permit_bus_traffic. Make sure that there are no unused intermediate registers.
@W: CL247 :"/build/top.v":23404:15:23404:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":23404:15:23404:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":23102:15:23102:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":22780:15:22780:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":22493:15:22493:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":22493:15:22493:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":22191:15:22191:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":21869:15:21869:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":21582:15:21582:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":21582:15:21582:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":21280:15:21280:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":20958:15:20958:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":20671:15:20671:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":20671:15:20671:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":20369:15:20369:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":20047:15:20047:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":19760:15:19760:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":19760:15:19760:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":19458:15:19458:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":19136:15:19136:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":18849:15:18849:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":18849:15:18849:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":18547:15:18547:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":18225:15:18225:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":17938:15:17938:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":17938:15:17938:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":17636:15:17636:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":17314:15:17314:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":17027:15:17027:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":17027:15:17027:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":16725:15:16725:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":16403:15:16403:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":16116:15:16116:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":16116:15:16116:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":15814:15:15814:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":15492:15:15492:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":15205:15:15205:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":15205:15:15205:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":14903:15:14903:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":14581:15:14581:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":14294:15:14294:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":14294:15:14294:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":13992:15:13992:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":13670:15:13670:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":13383:15:13383:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":13383:15:13383:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":13081:15:13081:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":12759:15:12759:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":12472:15:12472:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":12472:15:12472:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":12170:15:12170:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":11848:15:11848:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":11561:15:11561:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":11561:15:11561:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/build/top.v":11259:15:11259:20|Input port bit 31 of source[31:0] is unused
@W: CL246 :"/build/top.v":10937:15:10937:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL138 :"/build/top.v":9389:2:9389:7|Removing register 'r_shadow__3__data' because it is only assigned 0 or its original value.
@W: CL169 :"/build/top.v":9387:2:9387:7|Pruning unused register r_shadow__3__r_en. Make sure that there are no unused intermediate registers.
@W: CL247 :"/build/top.v":8931:14:8931:25|Input port bit 0 of port$4523$0[1:0] is unused
@W: CL279 :"/build/top.v":8813:2:8813:7|Pruning register bits 7 to 1 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"/build/top.v":8781:14:8781:24|Input port bits 7 to 1 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/build/top.v":7482:15:7482:25|Input port bits 49 to 43 of port$707$0[49:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"/build/top.v":7768:2:7768:7|Sharing sequential element clk and merging posedge_reg. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL138 :"/build/top.v":6704:2:6704:7|Removing register 'r_shadow__3__data' because it is only assigned 0 or its original value.
@W: CL279 :"/build/top.v":6700:2:6700:7|Pruning register bits 7 to 2 of r_shadow__2__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/build/top.v":6702:2:6702:7|Pruning unused register r_shadow__3__r_en. Make sure that there are no unused intermediate registers.
@W: CL279 :"/build/top.v":5361:2:5361:7|Pruning register bits 7 to 2 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"/build/top.v":5313:14:5313:24|Input port bits 7 to 2 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/build/top.v":4487:14:4487:25|Input port bits 7 to 6 of lmmi__offset[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"/build/top.v":4362:2:4362:7|Pruning register bits 7 to 4 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"/build/top.v":4314:14:4314:24|Input port bits 7 to 4 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/build/top.v":2119:15:2119:24|Input port bits 1 to 0 of port$30$0[25:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning register bit 1 of CsrPlugin_mstatus_MPP[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bit 1 of _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bit 1 of decode_to_execute_INSTRUCTION[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL156 :"/build/vexriscv_imac+dcache.v":69:22:69:66|*Input IBusCachedPlugin_cache_io_cpu_fetch_isRemoved to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":676:22:676:66|*Input IBusCachedPlugin_mmuBus_rsp_bypassTranslation to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":71:22:71:65|*Input IBusCachedPlugin_cache_io_cpu_decode_isValid to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":72:22:72:65|*Input IBusCachedPlugin_cache_io_cpu_decode_isStuck to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":73:22:73:60|*Input IBusCachedPlugin_cache_io_cpu_decode_pc[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":704:22:704:66|*Input DBusCachedPlugin_mmuBus_rsp_bypassTranslation to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":87:22:87:58|*Input dataCache_1_io_cpu_writeBack_fence_SW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":88:22:88:58|*Input dataCache_1_io_cpu_writeBack_fence_SR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":89:22:89:58|*Input dataCache_1_io_cpu_writeBack_fence_SO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":90:22:90:58|*Input dataCache_1_io_cpu_writeBack_fence_SI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":91:22:91:58|*Input dataCache_1_io_cpu_writeBack_fence_PW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":92:22:92:58|*Input dataCache_1_io_cpu_writeBack_fence_PR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":93:22:93:58|*Input dataCache_1_io_cpu_writeBack_fence_PO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":94:22:94:58|*Input dataCache_1_io_cpu_writeBack_fence_PI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":95:22:95:58|*Input dataCache_1_io_cpu_writeBack_fence_FM[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":689:22:689:42|*Input dBus_rsp_payload_last to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Removing register 'stageB_wayInvalidate' because it is only assigned 0 or its original value.
@W: CL246 :"/build/vexriscv_imac+dcache.v":5878:23:5878:44|Input port bits 31 to 12 of io_cpu_execute_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/build/vexriscv_imac+dcache.v":5891:23:5891:43|Input port bits 31 to 12 of io_cpu_memory_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/build/vexriscv_imac+dcache.v":6864:23:6864:40|Input port bits 31 to 12 of io_cpu_prefetch_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/build/vexriscv_imac+dcache.v":6864:23:6864:40|Input port bits 1 to 0 of io_cpu_prefetch_pc[31:0] are unused. Assign logic for all port bits or change the input port size.

