# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../edice.vhd" \
"../../../../../edice_tb.vhd" \

# Do not sort compile order
nosort
