

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Tue Sep  5 02:10:21 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57385|    57385|  0.574 ms|  0.574 ms|  57385|  57385|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |    57384|    57384|      4782|          -|          -|    12|        no|
        | + l_exp_sum_i3  |      804|      804|        67|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 15 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca i64 1" [kernel.cpp:106]   --->   Operation 16 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Q_h_V = alloca i64 1" [kernel.cpp:187]   --->   Operation 17 'alloca' 'Q_h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Q_h_V_1 = alloca i64 1" [kernel.cpp:187]   --->   Operation 18 'alloca' 'Q_h_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%K_h_V = alloca i64 1" [kernel.cpp:188]   --->   Operation 19 'alloca' 'K_h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%K_h_V_1 = alloca i64 1" [kernel.cpp:188]   --->   Operation 20 'alloca' 'K_h_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%V_h_V = alloca i64 1" [kernel.cpp:189]   --->   Operation 21 'alloca' 'V_h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%V_h_V_1 = alloca i64 1" [kernel.cpp:189]   --->   Operation 22 'alloca' 'V_h_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v100 = alloca i64 1" [kernel.cpp:201]   --->   Operation 23 'alloca' 'v100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v101_V = alloca i64 1" [kernel.cpp:203]   --->   Operation 24 'alloca' 'v101_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v101_V_1 = alloca i64 1" [kernel.cpp:203]   --->   Operation 25 'alloca' 'v101_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v102_0_0 = alloca i64 1"   --->   Operation 26 'alloca' 'v102_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v102_0_1 = alloca i64 1"   --->   Operation 27 'alloca' 'v102_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%v102_0_2 = alloca i64 1"   --->   Operation 28 'alloca' 'v102_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%v102_0_3 = alloca i64 1"   --->   Operation 29 'alloca' 'v102_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v102_1_0 = alloca i64 1"   --->   Operation 30 'alloca' 'v102_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v102_1_1 = alloca i64 1"   --->   Operation 31 'alloca' 'v102_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v102_1_2 = alloca i64 1"   --->   Operation 32 'alloca' 'v102_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v102_1_3 = alloca i64 1"   --->   Operation 33 'alloca' 'v102_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v102_2_0 = alloca i64 1"   --->   Operation 34 'alloca' 'v102_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v102_2_1 = alloca i64 1"   --->   Operation 35 'alloca' 'v102_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v102_2_2 = alloca i64 1"   --->   Operation 36 'alloca' 'v102_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v102_2_3 = alloca i64 1"   --->   Operation 37 'alloca' 'v102_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v102_3_0 = alloca i64 1"   --->   Operation 38 'alloca' 'v102_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%v102_3_1 = alloca i64 1"   --->   Operation 39 'alloca' 'v102_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v102_3_2 = alloca i64 1"   --->   Operation 40 'alloca' 'v102_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v102_3_3 = alloca i64 1"   --->   Operation 41 'alloca' 'v102_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln186 = store i4 0, i4 %h" [kernel.cpp:186]   --->   Operation 42 'store' 'store_ln186' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln186 = br void %for.body" [kernel.cpp:186]   --->   Operation 43 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [kernel.cpp:186]   --->   Operation 44 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.30ns)   --->   "%icmp_ln186 = icmp_eq  i4 %h_1, i4 12" [kernel.cpp:186]   --->   Operation 45 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln186 = add i4 %h_1, i4 1" [kernel.cpp:186]   --->   Operation 47 'add' 'add_ln186' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %for.body.split, void %for.end131" [kernel.cpp:186]   --->   Operation 48 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [kernel.cpp:186]   --->   Operation 49 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln186 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i24 %v89_0_0, i24 %v89_0_1, i24 %v89_0_2, i24 %v89_0_3, i24 %v89_0_4, i24 %v89_0_5, i24 %v89_0_6, i24 %v89_0_7, i24 %v89_0_8, i24 %v89_0_9, i24 %v89_0_10, i24 %v89_0_11, i24 %v89_1_0, i24 %v89_1_1, i24 %v89_1_2, i24 %v89_1_3, i24 %v89_1_4, i24 %v89_1_5, i24 %v89_1_6, i24 %v89_1_7, i24 %v89_1_8, i24 %v89_1_9, i24 %v89_1_10, i24 %v89_1_11, i24 %v89_2_0, i24 %v89_2_1, i24 %v89_2_2, i24 %v89_2_3, i24 %v89_2_4, i24 %v89_2_5, i24 %v89_2_6, i24 %v89_2_7, i24 %v89_2_8, i24 %v89_2_9, i24 %v89_2_10, i24 %v89_2_11, i24 %v89_3_0, i24 %v89_3_1, i24 %v89_3_2, i24 %v89_3_3, i24 %v89_3_4, i24 %v89_3_5, i24 %v89_3_6, i24 %v89_3_7, i24 %v89_3_8, i24 %v89_3_9, i24 %v89_3_10, i24 %v89_3_11, i24 %v89_4_0, i24 %v89_4_1, i24 %v89_4_2, i24 %v89_4_3, i24 %v89_4_4, i24 %v89_4_5, i24 %v89_4_6, i24 %v89_4_7, i24 %v89_4_8, i24 %v89_4_9, i24 %v89_4_10, i24 %v89_4_11, i24 %v89_5_0, i24 %v89_5_1, i24 %v89_5_2, i24 %v89_5_3, i24 %v89_5_4, i24 %v89_5_5, i24 %v89_5_6, i24 %v89_5_7, i24 %v89_5_8, i24 %v89_5_9, i24 %v89_5_10, i24 %v89_5_11, i24 %v89_6_0, i24 %v89_6_1, i24 %v89_6_2, i24 %v89_6_3, i24 %v89_6_4, i24 %v89_6_5, i24 %v89_6_6, i24 %v89_6_7, i24 %v89_6_8, i24 %v89_6_9, i24 %v89_6_10, i24 %v89_6_11, i24 %v89_7_0, i24 %v89_7_1, i24 %v89_7_2, i24 %v89_7_3, i24 %v89_7_4, i24 %v89_7_5, i24 %v89_7_6, i24 %v89_7_7, i24 %v89_7_8, i24 %v89_7_9, i24 %v89_7_10, i24 %v89_7_11, i24 %v89_8_0, i24 %v89_8_1, i24 %v89_8_2, i24 %v89_8_3, i24 %v89_8_4, i24 %v89_8_5, i24 %v89_8_6, i24 %v89_8_7, i24 %v89_8_8, i24 %v89_8_9, i24 %v89_8_10, i24 %v89_8_11, i24 %v89_9_0, i24 %v89_9_1, i24 %v89_9_2, i24 %v89_9_3, i24 %v89_9_4, i24 %v89_9_5, i24 %v89_9_6, i24 %v89_9_7, i24 %v89_9_8, i24 %v89_9_9, i24 %v89_9_10, i24 %v89_9_11, i24 %v89_10_0, i24 %v89_10_1, i24 %v89_10_2, i24 %v89_10_3, i24 %v89_10_4, i24 %v89_10_5, i24 %v89_10_6, i24 %v89_10_7, i24 %v89_10_8, i24 %v89_10_9, i24 %v89_10_10, i24 %v89_10_11, i24 %v89_11_0, i24 %v89_11_1, i24 %v89_11_2, i24 %v89_11_3, i24 %v89_11_4, i24 %v89_11_5, i24 %v89_11_6, i24 %v89_11_7, i24 %v89_11_8, i24 %v89_11_9, i24 %v89_11_10, i24 %v89_11_11, i24 %V_h_V, i24 %V_h_V_1, i24 %v88_0_0, i24 %v88_0_1, i24 %v88_0_2, i24 %v88_0_3, i24 %v88_0_4, i24 %v88_0_5, i24 %v88_0_6, i24 %v88_0_7, i24 %v88_0_8, i24 %v88_0_9, i24 %v88_0_10, i24 %v88_0_11, i24 %v88_1_0, i24 %v88_1_1, i24 %v88_1_2, i24 %v88_1_3, i24 %v88_1_4, i24 %v88_1_5, i24 %v88_1_6, i24 %v88_1_7, i24 %v88_1_8, i24 %v88_1_9, i24 %v88_1_10, i24 %v88_1_11, i24 %v88_2_0, i24 %v88_2_1, i24 %v88_2_2, i24 %v88_2_3, i24 %v88_2_4, i24 %v88_2_5, i24 %v88_2_6, i24 %v88_2_7, i24 %v88_2_8, i24 %v88_2_9, i24 %v88_2_10, i24 %v88_2_11, i24 %v88_3_0, i24 %v88_3_1, i24 %v88_3_2, i24 %v88_3_3, i24 %v88_3_4, i24 %v88_3_5, i24 %v88_3_6, i24 %v88_3_7, i24 %v88_3_8, i24 %v88_3_9, i24 %v88_3_10, i24 %v88_3_11, i24 %v88_4_0, i24 %v88_4_1, i24 %v88_4_2, i24 %v88_4_3, i24 %v88_4_4, i24 %v88_4_5, i24 %v88_4_6, i24 %v88_4_7, i24 %v88_4_8, i24 %v88_4_9, i24 %v88_4_10, i24 %v88_4_11, i24 %v88_5_0, i24 %v88_5_1, i24 %v88_5_2, i24 %v88_5_3, i24 %v88_5_4, i24 %v88_5_5, i24 %v88_5_6, i24 %v88_5_7, i24 %v88_5_8, i24 %v88_5_9, i24 %v88_5_10, i24 %v88_5_11, i24 %v88_6_0, i24 %v88_6_1, i24 %v88_6_2, i24 %v88_6_3, i24 %v88_6_4, i24 %v88_6_5, i24 %v88_6_6, i24 %v88_6_7, i24 %v88_6_8, i24 %v88_6_9, i24 %v88_6_10, i24 %v88_6_11, i24 %v88_7_0, i24 %v88_7_1, i24 %v88_7_2, i24 %v88_7_3, i24 %v88_7_4, i24 %v88_7_5, i24 %v88_7_6, i24 %v88_7_7, i24 %v88_7_8, i24 %v88_7_9, i24 %v88_7_10, i24 %v88_7_11, i24 %v88_8_0, i24 %v88_8_1, i24 %v88_8_2, i24 %v88_8_3, i24 %v88_8_4, i24 %v88_8_5, i24 %v88_8_6, i24 %v88_8_7, i24 %v88_8_8, i24 %v88_8_9, i24 %v88_8_10, i24 %v88_8_11, i24 %v88_9_0, i24 %v88_9_1, i24 %v88_9_2, i24 %v88_9_3, i24 %v88_9_4, i24 %v88_9_5, i24 %v88_9_6, i24 %v88_9_7, i24 %v88_9_8, i24 %v88_9_9, i24 %v88_9_10, i24 %v88_9_11, i24 %v88_10_0, i24 %v88_10_1, i24 %v88_10_2, i24 %v88_10_3, i24 %v88_10_4, i24 %v88_10_5, i24 %v88_10_6, i24 %v88_10_7, i24 %v88_10_8, i24 %v88_10_9, i24 %v88_10_10, i24 %v88_10_11, i24 %v88_11_0, i24 %v88_11_1, i24 %v88_11_2, i24 %v88_11_3, i24 %v88_11_4, i24 %v88_11_5, i24 %v88_11_6, i24 %v88_11_7, i24 %v88_11_8, i24 %v88_11_9, i24 %v88_11_10, i24 %v88_11_11, i24 %Q_h_V, i24 %Q_h_V_1, i24 %K_h_V, i24 %K_h_V_1, i10 %tmp_44, i24 %v87_0_0, i24 %v87_0_1, i24 %v87_0_2, i24 %v87_0_3, i24 %v87_0_4, i24 %v87_0_5, i24 %v87_0_6, i24 %v87_0_7, i24 %v87_0_8, i24 %v87_0_9, i24 %v87_0_10, i24 %v87_0_11, i24 %v87_1_0, i24 %v87_1_1, i24 %v87_1_2, i24 %v87_1_3, i24 %v87_1_4, i24 %v87_1_5, i24 %v87_1_6, i24 %v87_1_7, i24 %v87_1_8, i24 %v87_1_9, i24 %v87_1_10, i24 %v87_1_11, i24 %v87_2_0, i24 %v87_2_1, i24 %v87_2_2, i24 %v87_2_3, i24 %v87_2_4, i24 %v87_2_5, i24 %v87_2_6, i24 %v87_2_7, i24 %v87_2_8, i24 %v87_2_9, i24 %v87_2_10, i24 %v87_2_11, i24 %v87_3_0, i24 %v87_3_1, i24 %v87_3_2, i24 %v87_3_3, i24 %v87_3_4, i24 %v87_3_5, i24 %v87_3_6, i24 %v87_3_7, i24 %v87_3_8, i24 %v87_3_9, i24 %v87_3_10, i24 %v87_3_11, i24 %v87_4_0, i24 %v87_4_1, i24 %v87_4_2, i24 %v87_4_3, i24 %v87_4_4, i24 %v87_4_5, i24 %v87_4_6, i24 %v87_4_7, i24 %v87_4_8, i24 %v87_4_9, i24 %v87_4_10, i24 %v87_4_11, i24 %v87_5_0, i24 %v87_5_1, i24 %v87_5_2, i24 %v87_5_3, i24 %v87_5_4, i24 %v87_5_5, i24 %v87_5_6, i24 %v87_5_7, i24 %v87_5_8, i24 %v87_5_9, i24 %v87_5_10, i24 %v87_5_11, i24 %v87_6_0, i24 %v87_6_1, i24 %v87_6_2, i24 %v87_6_3, i24 %v87_6_4, i24 %v87_6_5, i24 %v87_6_6, i24 %v87_6_7, i24 %v87_6_8, i24 %v87_6_9, i24 %v87_6_10, i24 %v87_6_11, i24 %v87_7_0, i24 %v87_7_1, i24 %v87_7_2, i24 %v87_7_3, i24 %v87_7_4, i24 %v87_7_5, i24 %v87_7_6, i24 %v87_7_7, i24 %v87_7_8, i24 %v87_7_9, i24 %v87_7_10, i24 %v87_7_11, i24 %v87_8_0, i24 %v87_8_1, i24 %v87_8_2, i24 %v87_8_3, i24 %v87_8_4, i24 %v87_8_5, i24 %v87_8_6, i24 %v87_8_7, i24 %v87_8_8, i24 %v87_8_9, i24 %v87_8_10, i24 %v87_8_11, i24 %v87_9_0, i24 %v87_9_1, i24 %v87_9_2, i24 %v87_9_3, i24 %v87_9_4, i24 %v87_9_5, i24 %v87_9_6, i24 %v87_9_7, i24 %v87_9_8, i24 %v87_9_9, i24 %v87_9_10, i24 %v87_9_11, i24 %v87_10_0, i24 %v87_10_1, i24 %v87_10_2, i24 %v87_10_3, i24 %v87_10_4, i24 %v87_10_5, i24 %v87_10_6, i24 %v87_10_7, i24 %v87_10_8, i24 %v87_10_9, i24 %v87_10_10, i24 %v87_10_11, i24 %v87_11_0, i24 %v87_11_1, i24 %v87_11_2, i24 %v87_11_3, i24 %v87_11_4, i24 %v87_11_5, i24 %v87_11_6, i24 %v87_11_7, i24 %v87_11_8, i24 %v87_11_9, i24 %v87_11_10, i24 %v87_11_11" [kernel.cpp:186]   --->   Operation 50 'call' 'call_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_107_1, i32 %inp_sumRow"   --->   Operation 51 'call' 'call_ln0' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln215 = ret" [kernel.cpp:215]   --->   Operation 52 'ret' 'ret_ln215' <Predicate = (icmp_ln186)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln186 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i24 %v89_0_0, i24 %v89_0_1, i24 %v89_0_2, i24 %v89_0_3, i24 %v89_0_4, i24 %v89_0_5, i24 %v89_0_6, i24 %v89_0_7, i24 %v89_0_8, i24 %v89_0_9, i24 %v89_0_10, i24 %v89_0_11, i24 %v89_1_0, i24 %v89_1_1, i24 %v89_1_2, i24 %v89_1_3, i24 %v89_1_4, i24 %v89_1_5, i24 %v89_1_6, i24 %v89_1_7, i24 %v89_1_8, i24 %v89_1_9, i24 %v89_1_10, i24 %v89_1_11, i24 %v89_2_0, i24 %v89_2_1, i24 %v89_2_2, i24 %v89_2_3, i24 %v89_2_4, i24 %v89_2_5, i24 %v89_2_6, i24 %v89_2_7, i24 %v89_2_8, i24 %v89_2_9, i24 %v89_2_10, i24 %v89_2_11, i24 %v89_3_0, i24 %v89_3_1, i24 %v89_3_2, i24 %v89_3_3, i24 %v89_3_4, i24 %v89_3_5, i24 %v89_3_6, i24 %v89_3_7, i24 %v89_3_8, i24 %v89_3_9, i24 %v89_3_10, i24 %v89_3_11, i24 %v89_4_0, i24 %v89_4_1, i24 %v89_4_2, i24 %v89_4_3, i24 %v89_4_4, i24 %v89_4_5, i24 %v89_4_6, i24 %v89_4_7, i24 %v89_4_8, i24 %v89_4_9, i24 %v89_4_10, i24 %v89_4_11, i24 %v89_5_0, i24 %v89_5_1, i24 %v89_5_2, i24 %v89_5_3, i24 %v89_5_4, i24 %v89_5_5, i24 %v89_5_6, i24 %v89_5_7, i24 %v89_5_8, i24 %v89_5_9, i24 %v89_5_10, i24 %v89_5_11, i24 %v89_6_0, i24 %v89_6_1, i24 %v89_6_2, i24 %v89_6_3, i24 %v89_6_4, i24 %v89_6_5, i24 %v89_6_6, i24 %v89_6_7, i24 %v89_6_8, i24 %v89_6_9, i24 %v89_6_10, i24 %v89_6_11, i24 %v89_7_0, i24 %v89_7_1, i24 %v89_7_2, i24 %v89_7_3, i24 %v89_7_4, i24 %v89_7_5, i24 %v89_7_6, i24 %v89_7_7, i24 %v89_7_8, i24 %v89_7_9, i24 %v89_7_10, i24 %v89_7_11, i24 %v89_8_0, i24 %v89_8_1, i24 %v89_8_2, i24 %v89_8_3, i24 %v89_8_4, i24 %v89_8_5, i24 %v89_8_6, i24 %v89_8_7, i24 %v89_8_8, i24 %v89_8_9, i24 %v89_8_10, i24 %v89_8_11, i24 %v89_9_0, i24 %v89_9_1, i24 %v89_9_2, i24 %v89_9_3, i24 %v89_9_4, i24 %v89_9_5, i24 %v89_9_6, i24 %v89_9_7, i24 %v89_9_8, i24 %v89_9_9, i24 %v89_9_10, i24 %v89_9_11, i24 %v89_10_0, i24 %v89_10_1, i24 %v89_10_2, i24 %v89_10_3, i24 %v89_10_4, i24 %v89_10_5, i24 %v89_10_6, i24 %v89_10_7, i24 %v89_10_8, i24 %v89_10_9, i24 %v89_10_10, i24 %v89_10_11, i24 %v89_11_0, i24 %v89_11_1, i24 %v89_11_2, i24 %v89_11_3, i24 %v89_11_4, i24 %v89_11_5, i24 %v89_11_6, i24 %v89_11_7, i24 %v89_11_8, i24 %v89_11_9, i24 %v89_11_10, i24 %v89_11_11, i24 %V_h_V, i24 %V_h_V_1, i24 %v88_0_0, i24 %v88_0_1, i24 %v88_0_2, i24 %v88_0_3, i24 %v88_0_4, i24 %v88_0_5, i24 %v88_0_6, i24 %v88_0_7, i24 %v88_0_8, i24 %v88_0_9, i24 %v88_0_10, i24 %v88_0_11, i24 %v88_1_0, i24 %v88_1_1, i24 %v88_1_2, i24 %v88_1_3, i24 %v88_1_4, i24 %v88_1_5, i24 %v88_1_6, i24 %v88_1_7, i24 %v88_1_8, i24 %v88_1_9, i24 %v88_1_10, i24 %v88_1_11, i24 %v88_2_0, i24 %v88_2_1, i24 %v88_2_2, i24 %v88_2_3, i24 %v88_2_4, i24 %v88_2_5, i24 %v88_2_6, i24 %v88_2_7, i24 %v88_2_8, i24 %v88_2_9, i24 %v88_2_10, i24 %v88_2_11, i24 %v88_3_0, i24 %v88_3_1, i24 %v88_3_2, i24 %v88_3_3, i24 %v88_3_4, i24 %v88_3_5, i24 %v88_3_6, i24 %v88_3_7, i24 %v88_3_8, i24 %v88_3_9, i24 %v88_3_10, i24 %v88_3_11, i24 %v88_4_0, i24 %v88_4_1, i24 %v88_4_2, i24 %v88_4_3, i24 %v88_4_4, i24 %v88_4_5, i24 %v88_4_6, i24 %v88_4_7, i24 %v88_4_8, i24 %v88_4_9, i24 %v88_4_10, i24 %v88_4_11, i24 %v88_5_0, i24 %v88_5_1, i24 %v88_5_2, i24 %v88_5_3, i24 %v88_5_4, i24 %v88_5_5, i24 %v88_5_6, i24 %v88_5_7, i24 %v88_5_8, i24 %v88_5_9, i24 %v88_5_10, i24 %v88_5_11, i24 %v88_6_0, i24 %v88_6_1, i24 %v88_6_2, i24 %v88_6_3, i24 %v88_6_4, i24 %v88_6_5, i24 %v88_6_6, i24 %v88_6_7, i24 %v88_6_8, i24 %v88_6_9, i24 %v88_6_10, i24 %v88_6_11, i24 %v88_7_0, i24 %v88_7_1, i24 %v88_7_2, i24 %v88_7_3, i24 %v88_7_4, i24 %v88_7_5, i24 %v88_7_6, i24 %v88_7_7, i24 %v88_7_8, i24 %v88_7_9, i24 %v88_7_10, i24 %v88_7_11, i24 %v88_8_0, i24 %v88_8_1, i24 %v88_8_2, i24 %v88_8_3, i24 %v88_8_4, i24 %v88_8_5, i24 %v88_8_6, i24 %v88_8_7, i24 %v88_8_8, i24 %v88_8_9, i24 %v88_8_10, i24 %v88_8_11, i24 %v88_9_0, i24 %v88_9_1, i24 %v88_9_2, i24 %v88_9_3, i24 %v88_9_4, i24 %v88_9_5, i24 %v88_9_6, i24 %v88_9_7, i24 %v88_9_8, i24 %v88_9_9, i24 %v88_9_10, i24 %v88_9_11, i24 %v88_10_0, i24 %v88_10_1, i24 %v88_10_2, i24 %v88_10_3, i24 %v88_10_4, i24 %v88_10_5, i24 %v88_10_6, i24 %v88_10_7, i24 %v88_10_8, i24 %v88_10_9, i24 %v88_10_10, i24 %v88_10_11, i24 %v88_11_0, i24 %v88_11_1, i24 %v88_11_2, i24 %v88_11_3, i24 %v88_11_4, i24 %v88_11_5, i24 %v88_11_6, i24 %v88_11_7, i24 %v88_11_8, i24 %v88_11_9, i24 %v88_11_10, i24 %v88_11_11, i24 %Q_h_V, i24 %Q_h_V_1, i24 %K_h_V, i24 %K_h_V_1, i10 %tmp_44, i24 %v87_0_0, i24 %v87_0_1, i24 %v87_0_2, i24 %v87_0_3, i24 %v87_0_4, i24 %v87_0_5, i24 %v87_0_6, i24 %v87_0_7, i24 %v87_0_8, i24 %v87_0_9, i24 %v87_0_10, i24 %v87_0_11, i24 %v87_1_0, i24 %v87_1_1, i24 %v87_1_2, i24 %v87_1_3, i24 %v87_1_4, i24 %v87_1_5, i24 %v87_1_6, i24 %v87_1_7, i24 %v87_1_8, i24 %v87_1_9, i24 %v87_1_10, i24 %v87_1_11, i24 %v87_2_0, i24 %v87_2_1, i24 %v87_2_2, i24 %v87_2_3, i24 %v87_2_4, i24 %v87_2_5, i24 %v87_2_6, i24 %v87_2_7, i24 %v87_2_8, i24 %v87_2_9, i24 %v87_2_10, i24 %v87_2_11, i24 %v87_3_0, i24 %v87_3_1, i24 %v87_3_2, i24 %v87_3_3, i24 %v87_3_4, i24 %v87_3_5, i24 %v87_3_6, i24 %v87_3_7, i24 %v87_3_8, i24 %v87_3_9, i24 %v87_3_10, i24 %v87_3_11, i24 %v87_4_0, i24 %v87_4_1, i24 %v87_4_2, i24 %v87_4_3, i24 %v87_4_4, i24 %v87_4_5, i24 %v87_4_6, i24 %v87_4_7, i24 %v87_4_8, i24 %v87_4_9, i24 %v87_4_10, i24 %v87_4_11, i24 %v87_5_0, i24 %v87_5_1, i24 %v87_5_2, i24 %v87_5_3, i24 %v87_5_4, i24 %v87_5_5, i24 %v87_5_6, i24 %v87_5_7, i24 %v87_5_8, i24 %v87_5_9, i24 %v87_5_10, i24 %v87_5_11, i24 %v87_6_0, i24 %v87_6_1, i24 %v87_6_2, i24 %v87_6_3, i24 %v87_6_4, i24 %v87_6_5, i24 %v87_6_6, i24 %v87_6_7, i24 %v87_6_8, i24 %v87_6_9, i24 %v87_6_10, i24 %v87_6_11, i24 %v87_7_0, i24 %v87_7_1, i24 %v87_7_2, i24 %v87_7_3, i24 %v87_7_4, i24 %v87_7_5, i24 %v87_7_6, i24 %v87_7_7, i24 %v87_7_8, i24 %v87_7_9, i24 %v87_7_10, i24 %v87_7_11, i24 %v87_8_0, i24 %v87_8_1, i24 %v87_8_2, i24 %v87_8_3, i24 %v87_8_4, i24 %v87_8_5, i24 %v87_8_6, i24 %v87_8_7, i24 %v87_8_8, i24 %v87_8_9, i24 %v87_8_10, i24 %v87_8_11, i24 %v87_9_0, i24 %v87_9_1, i24 %v87_9_2, i24 %v87_9_3, i24 %v87_9_4, i24 %v87_9_5, i24 %v87_9_6, i24 %v87_9_7, i24 %v87_9_8, i24 %v87_9_9, i24 %v87_9_10, i24 %v87_9_11, i24 %v87_10_0, i24 %v87_10_1, i24 %v87_10_2, i24 %v87_10_3, i24 %v87_10_4, i24 %v87_10_5, i24 %v87_10_6, i24 %v87_10_7, i24 %v87_10_8, i24 %v87_10_9, i24 %v87_10_10, i24 %v87_10_11, i24 %v87_11_0, i24 %v87_11_1, i24 %v87_11_2, i24 %v87_11_3, i24 %v87_11_4, i24 %v87_11_5, i24 %v87_11_6, i24 %v87_11_7, i24 %v87_11_8, i24 %v87_11_9, i24 %v87_11_10, i24 %v87_11_11" [kernel.cpp:186]   --->   Operation 53 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_107_1, i32 %inp_sumRow"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln202 = call void @Attention_layer, i24 %Q_h_V, i24 %Q_h_V_1, i24 %K_h_V, i24 %K_h_V_1, i32 %v100" [kernel.cpp:202]   --->   Operation 55 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel.cpp:187]   --->   Operation 56 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln202 = call void @Attention_layer, i24 %Q_h_V, i24 %Q_h_V_1, i24 %K_h_V, i24 %K_h_V_1, i32 %v100" [kernel.cpp:202]   --->   Operation 57 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln110 = br void %l_j2.i" [kernel.cpp:110]   --->   Operation 58 'br' 'br_ln110' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%i3 = phi i4 %add_ln110, void %l_j2.i.split, i4 0, void %for.body.split" [kernel.cpp:110]   --->   Operation 59 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.30ns)   --->   "%icmp_ln110 = icmp_eq  i4 %i3, i4 12" [kernel.cpp:110]   --->   Operation 60 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_437 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 61 'speclooptripcount' 'empty_437' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln110 = add i4 %i3, i4 1" [kernel.cpp:110]   --->   Operation 62 'add' 'add_ln110' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %l_j2.i.split, void %for.inc49.i.preheader" [kernel.cpp:110]   --->   Operation 63 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i4 %i3" [kernel.cpp:110]   --->   Operation 64 'zext' 'zext_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln110" [kernel.cpp:110]   --->   Operation 65 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [kernel.cpp:117]   --->   Operation 66 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln110)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v100, i24 %v101_V, i24 %v101_V_1"   --->   Operation 67 'call' 'call_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln186 = store i4 %add_ln186, i4 %h" [kernel.cpp:186]   --->   Operation 68 'store' 'store_ln186' <Predicate = (icmp_ln110)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 69 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [kernel.cpp:117]   --->   Operation 69 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 7.08>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i3, i4 0" [kernel.cpp:113]   --->   Operation 70 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i3, i2 0" [kernel.cpp:113]   --->   Operation 71 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i6 %tmp_46" [kernel.cpp:113]   --->   Operation 72 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.91ns)   --->   "%sub_ln113 = sub i8 %tmp_s, i8 %zext_ln113" [kernel.cpp:113]   --->   Operation 73 'sub' 'sub_ln113' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [2/2] (5.16ns)   --->   "%call_ln117 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i8 %sub_ln113, i32 %v100" [kernel.cpp:117]   --->   Operation 74 'call' 'call_ln117' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [kernel.cpp:110]   --->   Operation 75 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln117 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i8 %sub_ln113, i32 %v100" [kernel.cpp:117]   --->   Operation 76 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln110 = br void %l_j2.i" [kernel.cpp:110]   --->   Operation 77 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v100, i24 %v101_V, i24 %v101_V_1"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln206 = call void @Context_layer, i24 %v101_V, i24 %v101_V_1, i24 %V_h_V, i24 %V_h_V_1, i24 %v102_0_0, i24 %v102_0_1, i24 %v102_0_2, i24 %v102_0_3, i24 %v102_1_0, i24 %v102_1_1, i24 %v102_1_2, i24 %v102_1_3, i24 %v102_2_0, i24 %v102_2_1, i24 %v102_2_2, i24 %v102_2_3, i24 %v102_3_0, i24 %v102_3_1, i24 %v102_3_2, i24 %v102_3_3" [kernel.cpp:206]   --->   Operation 79 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln206 = call void @Context_layer, i24 %v101_V, i24 %v101_V_1, i24 %V_h_V, i24 %V_h_V_1, i24 %v102_0_0, i24 %v102_0_1, i24 %v102_0_2, i24 %v102_0_3, i24 %v102_1_0, i24 %v102_1_1, i24 %v102_1_2, i24 %v102_1_3, i24 %v102_2_0, i24 %v102_2_1, i24 %v102_2_2, i24 %v102_2_3, i24 %v102_3_0, i24 %v102_3_1, i24 %v102_3_2, i24 %v102_3_3" [kernel.cpp:206]   --->   Operation 80 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln186 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i24 %v102_0_0, i24 %v102_0_1, i24 %v102_0_2, i24 %v102_0_3, i24 %v102_1_0, i24 %v102_1_1, i24 %v102_1_2, i24 %v102_1_3, i24 %v102_2_0, i24 %v102_2_1, i24 %v102_2_2, i24 %v102_2_3, i24 %v102_3_0, i24 %v102_3_1, i24 %v102_3_2, i24 %v102_3_3, i10 %tmp_44, i24 %v90_0, i24 %v90_1, i24 %v90_2, i24 %v90_3, i24 %v90_4, i24 %v90_5, i24 %v90_6, i24 %v90_7, i24 %v90_8, i24 %v90_9, i24 %v90_10, i24 %v90_11" [kernel.cpp:186]   --->   Operation 81 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln186 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i24 %v102_0_0, i24 %v102_0_1, i24 %v102_0_2, i24 %v102_0_3, i24 %v102_1_0, i24 %v102_1_1, i24 %v102_1_2, i24 %v102_1_3, i24 %v102_2_0, i24 %v102_2_1, i24 %v102_2_2, i24 %v102_2_3, i24 %v102_3_0, i24 %v102_3_1, i24 %v102_3_2, i24 %v102_3_3, i10 %tmp_44, i24 %v90_0, i24 %v90_1, i24 %v90_2, i24 %v90_3, i24 %v90_4, i24 %v90_5, i24 %v90_6, i24 %v90_7, i24 %v90_8, i24 %v90_9, i24 %v90_10, i24 %v90_11" [kernel.cpp:186]   --->   Operation 82 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln186 = br void %for.body" [kernel.cpp:186]   --->   Operation 83 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('h') [445]  (0 ns)
	'store' operation ('store_ln186', kernel.cpp:186) of constant 0 on local variable 'h' [472]  (1.59 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'load' operation ('h', kernel.cpp:186) on local variable 'h' [475]  (0 ns)
	'add' operation ('add_ln186', kernel.cpp:186) [478]  (1.74 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i3', kernel.cpp:110) with incoming values : ('add_ln110', kernel.cpp:110) [488]  (1.59 ns)

 <State 6>: 2.89ns
The critical path consists of the following:
	'phi' operation ('i3', kernel.cpp:110) with incoming values : ('add_ln110', kernel.cpp:110) [488]  (0 ns)
	'getelementptr' operation ('inp_sumRow_addr', kernel.cpp:110) [500]  (0 ns)
	'load' operation ('inp_sumRow_load', kernel.cpp:117) on array 'inp_sumRow', kernel.cpp:106 [501]  (2.32 ns)
	blocking operation 0.568 ns on control path)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('inp_sumRow_load', kernel.cpp:117) on array 'inp_sumRow', kernel.cpp:106 [501]  (2.32 ns)

 <State 8>: 7.08ns
The critical path consists of the following:
	'sub' operation ('sub_ln113', kernel.cpp:113) [498]  (1.92 ns)
	'call' operation ('call_ln117', kernel.cpp:117) to 'Self_attention_Pipeline_l_j2' [502]  (5.17 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
