

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          7.8MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             1 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
74c5737c297eaf7460f010f32b7bccc0  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_Ls5JIR
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_25vuAs"
Running: cat _ptx_25vuAs | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_heRfs3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_heRfs3 --output-file  /dev/null 2> _ptx_25vuAsinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_25vuAs _ptx2_heRfs3 _ptx_25vuAsinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=29236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 50 sec (170 sec)
gpgpu_simulation_rate = 29236 (inst/sec)
gpgpu_simulation_rate = 2408 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=51179

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 4 sec (184 sec)
gpgpu_simulation_rate = 51179 (inst/sec)
gpgpu_simulation_rate = 3455 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 122096
gpu_sim_insn = 4971019
gpu_ipc =      40.7140
gpu_tot_sim_cycle = 985149
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      14.6050
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 2686112
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9470
partiton_reqs_in_parallel_util = 2686112
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 122096
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 8450
partiton_replys_in_parallel_total    = 16591
L2_BW  =       6.5598 GB/Sec
L2_BW_total  =       2.4093 GB/Sec
gpu_total_sim_rate=50662

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5472
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256762
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5472
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
335, 335, 334, 335, 334, 335, 334, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74620	W0_Idle:14102283	W0_Scoreboard:2602134	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 2504 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 985148 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9093 	41 	0 	899 	131 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7846 	245 	109 	3 	11973 	51 	5 	0 	0 	900 	130 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14022 	6701 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	16 	1 	3 	5 	2 	12 	8 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    119815      4581    137814    117852     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018     48923     15374    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    109584     76138    115260     12352    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     15157    120893     67865      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588      1028      4580     15082     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508      1024      5544      4584     12028     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    101920    102156      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      7368      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672       984    119593      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     14020       966    125355     12440    104334     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21352     24059      1836      2606      1451      6275      1350      1318     11051     12792     16216     16726     24785     25659     19917     20466
dram[1]:      24147     24070      7242      1845      1462      3141      2293      1404     11526     10613     16794     17063     25644     25649     20468     20426
dram[2]:      24130     22684      1831      1861      6794      1480      1412      1378      9918     11812     15335     14839     25631     25089     20393     20365
dram[3]:      24130     21422      2524      1796      1361      1538      1240      1280     11111     10627     15732     15152     25626     25650     22322     22319
dram[4]:      21457     21721      1848      1796      1561      1530      1460      1467     11062     10635     15738     15741     25638     25631     22035     22007
dram[5]:      24083     22631      1872      1845      6249      1516      2986      1408     10602     11015     15124     15734     24097     26788     21998     21976
dram[6]:      24100     22667      6334      1852      6404      1545      1209      1127      9873     11007     15575     16064     22948     24017     21976     21968
dram[7]:      24117     22684      1877      6369      1416      1502      1273      1253     11210     12072     15586     15133     24013     24009     22360     22642
dram[8]:      19668     18509      1880      1824      1208      1464      2282      1343     11621     12072     16052     16058     20801     22625     22666     23332
dram[9]:      18565     19658      1813      1705      6186      1426      1298      1334     12281     12231     16058     16056     22591     24013     23362     25223
dram[10]:      18548     19619      1811      1763      1929      1354      1349      1283     11929     11814     17786     16047     22636     24073     23389     23373
maximum mf latency per bank:
dram[0]:      18192     18205       356     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     61465       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532       373     92079       444       463       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359     89491       418       440       501     10643     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       357       364     10795       430      2895       489     14952     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576041 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005356
n_activity=4753 dram_eff=0.651
bk0: 76a 577366i bk1: 64a 577399i bk2: 64a 577516i bk3: 72a 577393i bk4: 64a 577493i bk5: 68a 577337i bk6: 64a 577318i bk7: 68a 577204i bk8: 104a 577392i bk9: 116a 577144i bk10: 132a 577276i bk11: 128a 577150i bk12: 132a 577321i bk13: 128a 577223i bk14: 132a 577332i bk15: 128a 577221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0127119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576076 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.005263
n_activity=4528 dram_eff=0.6714
bk0: 64a 577463i bk1: 64a 577419i bk2: 68a 577469i bk3: 64a 577480i bk4: 64a 577492i bk5: 72a 577346i bk6: 64a 577331i bk7: 64a 577266i bk8: 108a 577335i bk9: 108a 577219i bk10: 136a 577232i bk11: 128a 577147i bk12: 128a 577362i bk13: 128a 577229i bk14: 128a 577363i bk15: 128a 577189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0118758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xc0995c00, atomic=0 1 entries : 0x7f6ec7a0bde0 :  mf: uid=463971, sid12:w46, part=2, addr=0xc0995c40, load , size=32, unknown  status = IN_PARTITION_DRAM (985148), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576060 n_act=34 n_pre=18 n_req=387 n_rd=1530 n_write=4 bw_util=0.005311
n_activity=4552 dram_eff=0.674
bk0: 64a 577466i bk1: 68a 577388i bk2: 68a 577440i bk3: 64a 577474i bk4: 76a 577393i bk5: 64a 577392i bk6: 64a 577351i bk7: 64a 577267i bk8: 110a 577293i bk9: 108a 577186i bk10: 132a 577273i bk11: 132a 577138i bk12: 128a 577360i bk13: 132a 577181i bk14: 128a 577367i bk15: 128a 577231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0114534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576058 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.005311
n_activity=4646 dram_eff=0.6604
bk0: 64a 577431i bk1: 68a 577358i bk2: 68a 577480i bk3: 64a 577476i bk4: 68a 577458i bk5: 68a 577412i bk6: 68a 577363i bk7: 68a 577252i bk8: 112a 577336i bk9: 108a 577194i bk10: 128a 577336i bk11: 132a 577150i bk12: 128a 577346i bk13: 128a 577210i bk14: 128a 577332i bk15: 128a 577240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.010522
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576078 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005263
n_activity=4468 dram_eff=0.6804
bk0: 72a 577387i bk1: 72a 577334i bk2: 64a 577512i bk3: 64a 577468i bk4: 64a 577489i bk5: 64a 577428i bk6: 68a 577304i bk7: 64a 577253i bk8: 104a 577334i bk9: 108a 577183i bk10: 128a 577305i bk11: 128a 577154i bk12: 128a 577359i bk13: 128a 577217i bk14: 132a 577313i bk15: 132a 577166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0116144
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576067 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005294
n_activity=4471 dram_eff=0.684
bk0: 64a 577443i bk1: 68a 577365i bk2: 64a 577511i bk3: 64a 577477i bk4: 68a 577445i bk5: 64a 577394i bk6: 68a 577264i bk7: 64a 577242i bk8: 108a 577362i bk9: 104a 577258i bk10: 132a 577288i bk11: 128a 577181i bk12: 132a 577333i bk13: 132a 577170i bk14: 132a 577320i bk15: 132a 577196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0125838
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576029 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005384
n_activity=4850 dram_eff=0.6412
bk0: 64a 577425i bk1: 68a 577351i bk2: 76a 577382i bk3: 64a 577439i bk4: 68a 577443i bk5: 64a 577400i bk6: 64a 577350i bk7: 72a 577221i bk8: 112a 577332i bk9: 104a 577236i bk10: 132a 577283i bk11: 128a 577149i bk12: 136a 577292i bk13: 128a 577219i bk14: 136a 577285i bk15: 132a 577089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0118758
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576079 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005259
n_activity=4405 dram_eff=0.6897
bk0: 64a 577437i bk1: 68a 577358i bk2: 68a 577480i bk3: 72a 577378i bk4: 64a 577501i bk5: 60a 577401i bk6: 64a 577319i bk7: 64a 577354i bk8: 108a 577358i bk9: 104a 577241i bk10: 132a 577282i bk11: 132a 577112i bk12: 128a 577361i bk13: 128a 577208i bk14: 132a 577326i bk15: 128a 577220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0110171
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576088 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005235
n_activity=4443 dram_eff=0.6806
bk0: 64a 577430i bk1: 68a 577350i bk2: 64a 577505i bk3: 64a 577467i bk4: 72a 577385i bk5: 60a 577379i bk6: 64a 577291i bk7: 64a 577253i bk8: 108a 577346i bk9: 104a 577252i bk10: 128a 577347i bk11: 128a 577198i bk12: 132a 577311i bk13: 132a 577191i bk14: 128a 577350i bk15: 124a 577218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113582
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576089 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005232
n_activity=4405 dram_eff=0.686
bk0: 68a 577414i bk1: 64a 577394i bk2: 68a 577488i bk3: 68a 577443i bk4: 68a 577449i bk5: 60a 577417i bk6: 64a 577326i bk7: 64a 577231i bk8: 108a 577341i bk9: 108a 577237i bk10: 128a 577341i bk11: 128a 577182i bk12: 132a 577333i bk13: 128a 577230i bk14: 124a 577376i bk15: 128a 577227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00962873
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=577646 n_nop=576080 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005263
n_activity=4490 dram_eff=0.6771
bk0: 68a 577415i bk1: 64a 577421i bk2: 64a 577517i bk3: 64a 577477i bk4: 64a 577501i bk5: 68a 577358i bk6: 68a 577281i bk7: 64a 577253i bk8: 112a 577349i bk9: 112a 577234i bk10: 132a 577305i bk11: 128a 577159i bk12: 132a 577325i bk13: 128a 577221i bk14: 124a 577347i bk15: 124a 577210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0100511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1133, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25041
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50433
icnt_total_pkts_simt_to_mem=25159
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5655
	minimum = 6
	maximum = 28
Network latency average = 7.5468
	minimum = 6
	maximum = 28
Slowest packet = 49120
Flit latency average = 7.20758
	minimum = 6
	maximum = 27
Slowest flit = 73865
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00138417
	minimum = 0.00117941 (at node 1)
	maximum = 0.00166264 (at node 40)
Accepted packet rate average = 0.00138417
	minimum = 0.00117941 (at node 1)
	maximum = 0.00166264 (at node 40)
Injected flit rate average = 0.00207773
	minimum = 0.00117941 (at node 1)
	maximum = 0.00330071 (at node 40)
Accepted flit rate average= 0.00207773
	minimum = 0.0015275 (at node 45)
	maximum = 0.00286253 (at node 12)
Injected packet length average = 1.50107
Accepted packet length average = 1.50107
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.27 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79 (3 samples)
Network latency average = 12.1276 (3 samples)
	minimum = 6 (3 samples)
	maximum = 56 (3 samples)
Flit latency average = 11.9731 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0138778 (3 samples)
	minimum = 0.0115254 (3 samples)
	maximum = 0.0168446 (3 samples)
Accepted packet rate average = 0.0138778 (3 samples)
	minimum = 0.0115254 (3 samples)
	maximum = 0.0168446 (3 samples)
Injected flit rate average = 0.0209557 (3 samples)
	minimum = 0.0115254 (3 samples)
	maximum = 0.0370518 (3 samples)
Accepted flit rate average = 0.0209557 (3 samples)
	minimum = 0.0154582 (3 samples)
	maximum = 0.0274218 (3 samples)
Injected packet size average = 1.51002 (3 samples)
Accepted packet size average = 1.51002 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 44 sec (284 sec)
gpgpu_simulation_rate = 50662 (inst/sec)
gpgpu_simulation_rate = 3468 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3359
gpu_sim_insn = 4447144
gpu_ipc =    1323.9489
gpu_tot_sim_cycle = 1210658
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      15.5579
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14438
partiton_reqs_in_parallel = 73898
partiton_reqs_in_parallel_total    = 6843803
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7140
partiton_reqs_in_parallel_util = 73898
partiton_reqs_in_parallel_util_total    = 6843803
gpu_sim_cycle_parition_util = 3359
gpu_tot_sim_cycle_parition_util    = 311091
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25041
L2_BW  =     234.4063 GB/Sec
L2_BW_total  =       2.6109 GB/Sec
gpu_total_sim_rate=63418

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5472
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338677
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5472
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
440, 440, 439, 440, 439, 440, 439, 440, 440, 440, 440, 440, 440, 440, 440, 440, 419, 434, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 419, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91251	W0_Idle:14105204	W0_Scoreboard:2636313	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 1953 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 1210657 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19248 	9103 	41 	0 	899 	131 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11023 	461 	109 	3 	16887 	51 	5 	0 	0 	900 	130 	2569 	1194 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20779 	8058 	3749 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	136 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	17 	1 	3 	5 	2 	12 	8 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    119815      4581    137814    117852     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018     48923     15374    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    109584     76138    115260     12352    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     15157    120893     67865      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588      1028      4580     15082     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508      1024      5544      4584     12028     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    101920    102156      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      7368      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672       984    119593      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     14020       966    125355     12440    104334     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21364     24059      1844      2606      2063      6810      2199      2090     11541     13186     16597     17099     25141     26037     20259     20809
dram[1]:      24147     24070      7242      1853      2061      3688      3056      2164     11974     11069     17159     17442     26044     26029     20837     20767
dram[2]:      24130     22706      1831      1861      7254      2063      2207      2136     10368     12266     15703     15188     26012     25447     20801     20771
dram[3]:      24144     21422      2524      1796      1881      2126      2000      1947     11571     11097     16086     15488     26001     26017     22757     22752
dram[4]:      21477     21747      1856      1796      2165      2119      2230      2256     11547     11100     16127     16096     26010     25995     22474     22432
dram[5]:      24083     22644      1887      1845      6811      2140      3717      2190     11058     11457     15483     16111     24467     27155     22423     22380
dram[6]:      24100     22667      6352      1852      6955      2156      2022      1827     10318     11494     15951     16437     23301     24398     22343     22338
dram[7]:      24117     22697      1891      6381      2049      2177      2102      2048     11664     12534     15975     15485     24393     24378     22710     22995
dram[8]:      19668     18522      1880      1832      1722      2105      3055      2156     12089     12526     16472     16468     21264     22984     23051     23708
dram[9]:      18579     19687      1813      1719      6777      2089      2104      2111     12720     12660     16477     16461     22981     24417     23728     25569
dram[10]:      18556     19627      1811      1763      2570      1982      2133      2074     12373     12263     18175     16430     23044     24473     23772     23746
maximum mf latency per bank:
dram[0]:      18192     18205       356     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     61465       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532       373     92079       444       463       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359     89491       418       440       501     10643     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       357       364     10795       430      2895       489     14952     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582277 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.005299
n_activity=4753 dram_eff=0.651
bk0: 76a 583602i bk1: 64a 583635i bk2: 64a 583752i bk3: 72a 583629i bk4: 64a 583729i bk5: 68a 583573i bk6: 64a 583554i bk7: 68a 583440i bk8: 104a 583628i bk9: 116a 583380i bk10: 132a 583512i bk11: 128a 583386i bk12: 132a 583557i bk13: 128a 583459i bk14: 132a 583568i bk15: 128a 583457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0125762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582312 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.005207
n_activity=4528 dram_eff=0.6714
bk0: 64a 583699i bk1: 64a 583655i bk2: 68a 583705i bk3: 64a 583716i bk4: 64a 583728i bk5: 72a 583582i bk6: 64a 583567i bk7: 64a 583502i bk8: 108a 583571i bk9: 108a 583455i bk10: 136a 583468i bk11: 128a 583383i bk12: 128a 583598i bk13: 128a 583465i bk14: 128a 583599i bk15: 128a 583425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0117489
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582294 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.005261
n_activity=4570 dram_eff=0.6722
bk0: 64a 583702i bk1: 68a 583624i bk2: 68a 583676i bk3: 64a 583710i bk4: 76a 583629i bk5: 64a 583628i bk6: 64a 583587i bk7: 64a 583503i bk8: 112a 583526i bk9: 108a 583422i bk10: 132a 583509i bk11: 132a 583374i bk12: 128a 583596i bk13: 132a 583417i bk14: 128a 583603i bk15: 128a 583467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0113311
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582294 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.005254
n_activity=4646 dram_eff=0.6604
bk0: 64a 583667i bk1: 68a 583594i bk2: 68a 583716i bk3: 64a 583712i bk4: 68a 583694i bk5: 68a 583648i bk6: 68a 583599i bk7: 68a 583488i bk8: 112a 583572i bk9: 108a 583430i bk10: 128a 583572i bk11: 132a 583386i bk12: 128a 583582i bk13: 128a 583446i bk14: 128a 583568i bk15: 128a 583476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0104096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582314 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.005207
n_activity=4468 dram_eff=0.6804
bk0: 72a 583623i bk1: 72a 583570i bk2: 64a 583748i bk3: 64a 583704i bk4: 64a 583725i bk5: 64a 583664i bk6: 68a 583540i bk7: 64a 583489i bk8: 104a 583570i bk9: 108a 583419i bk10: 128a 583541i bk11: 128a 583390i bk12: 128a 583595i bk13: 128a 583453i bk14: 132a 583549i bk15: 132a 583402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0114903
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582303 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.005237
n_activity=4471 dram_eff=0.684
bk0: 64a 583679i bk1: 68a 583601i bk2: 64a 583747i bk3: 64a 583713i bk4: 68a 583681i bk5: 64a 583630i bk6: 68a 583500i bk7: 64a 583478i bk8: 108a 583598i bk9: 104a 583494i bk10: 132a 583524i bk11: 128a 583417i bk12: 132a 583569i bk13: 132a 583406i bk14: 132a 583556i bk15: 132a 583432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0124494
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582265 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.005326
n_activity=4850 dram_eff=0.6412
bk0: 64a 583661i bk1: 68a 583587i bk2: 76a 583618i bk3: 64a 583675i bk4: 68a 583679i bk5: 64a 583636i bk6: 64a 583586i bk7: 72a 583457i bk8: 112a 583568i bk9: 104a 583472i bk10: 132a 583519i bk11: 128a 583385i bk12: 136a 583528i bk13: 128a 583455i bk14: 136a 583521i bk15: 132a 583325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0117489
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582315 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.005203
n_activity=4405 dram_eff=0.6897
bk0: 64a 583673i bk1: 68a 583594i bk2: 68a 583716i bk3: 72a 583614i bk4: 64a 583737i bk5: 60a 583637i bk6: 64a 583555i bk7: 64a 583590i bk8: 108a 583594i bk9: 104a 583477i bk10: 132a 583518i bk11: 132a 583348i bk12: 128a 583597i bk13: 128a 583444i bk14: 132a 583562i bk15: 128a 583456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0108995
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582324 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.005179
n_activity=4443 dram_eff=0.6806
bk0: 64a 583666i bk1: 68a 583586i bk2: 64a 583741i bk3: 64a 583703i bk4: 72a 583621i bk5: 60a 583615i bk6: 64a 583527i bk7: 64a 583489i bk8: 108a 583582i bk9: 104a 583488i bk10: 128a 583583i bk11: 128a 583434i bk12: 132a 583547i bk13: 132a 583427i bk14: 128a 583586i bk15: 124a 583454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0112369
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582325 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.005176
n_activity=4405 dram_eff=0.686
bk0: 68a 583650i bk1: 64a 583630i bk2: 68a 583724i bk3: 68a 583679i bk4: 68a 583685i bk5: 60a 583653i bk6: 64a 583562i bk7: 64a 583467i bk8: 108a 583577i bk9: 108a 583473i bk10: 128a 583577i bk11: 128a 583418i bk12: 132a 583569i bk13: 128a 583466i bk14: 124a 583612i bk15: 128a 583463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0095259
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583882 n_nop=582316 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.005207
n_activity=4490 dram_eff=0.6771
bk0: 68a 583651i bk1: 64a 583657i bk2: 64a 583753i bk3: 64a 583713i bk4: 64a 583737i bk5: 68a 583594i bk6: 68a 583517i bk7: 64a 583489i bk8: 112a 583585i bk9: 112a 583470i bk10: 132a 583541i bk11: 128a 583395i bk12: 132a 583561i bk13: 128a 583457i bk14: 124a 583583i bk15: 124a 583446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00994379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1511, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33348
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66911
icnt_total_pkts_simt_to_mem=33602
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.75599
	minimum = 6
	maximum = 45
Network latency average = 8.63242
	minimum = 6
	maximum = 41
Slowest packet = 66352
Flit latency average = 8.44388
	minimum = 6
	maximum = 40
Slowest flit = 99912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0494759
	minimum = 0.0416915 (at node 7)
	maximum = 0.0610482 (at node 44)
Accepted packet rate average = 0.0494759
	minimum = 0.0416915 (at node 7)
	maximum = 0.0610482 (at node 44)
Injected flit rate average = 0.0742138
	minimum = 0.0428827 (at node 2)
	maximum = 0.116289 (at node 44)
Accepted flit rate average= 0.0742138
	minimum = 0.0559857 (at node 30)
	maximum = 0.0917213 (at node 21)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6415 (4 samples)
	minimum = 6 (4 samples)
	maximum = 70.5 (4 samples)
Network latency average = 11.2538 (4 samples)
	minimum = 6 (4 samples)
	maximum = 52.25 (4 samples)
Flit latency average = 11.0908 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0227773 (4 samples)
	minimum = 0.019067 (4 samples)
	maximum = 0.0278955 (4 samples)
Accepted packet rate average = 0.0227773 (4 samples)
	minimum = 0.019067 (4 samples)
	maximum = 0.0278955 (4 samples)
Injected flit rate average = 0.0342703 (4 samples)
	minimum = 0.0193647 (4 samples)
	maximum = 0.0568612 (4 samples)
Accepted flit rate average = 0.0342703 (4 samples)
	minimum = 0.02559 (4 samples)
	maximum = 0.0434966 (4 samples)
Injected packet size average = 1.50458 (4 samples)
Accepted packet size average = 1.50458 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 57 sec (297 sec)
gpgpu_simulation_rate = 63418 (inst/sec)
gpgpu_simulation_rate = 4076 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 108544
gpu_sim_insn = 4974794
gpu_ipc =      45.8321
gpu_tot_sim_cycle = 1546424
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      15.3969
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14438
partiton_reqs_in_parallel = 2387968
partiton_reqs_in_parallel_total    = 6917701
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0175
partiton_reqs_in_parallel_util = 2387968
partiton_reqs_in_parallel_util_total    = 6917701
gpu_sim_cycle_parition_util = 108544
gpu_tot_sim_cycle_parition_util    = 314450
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33348
L2_BW  =       8.3350 GB/Sec
L2_BW_total  =       2.6290 GB/Sec
gpu_total_sim_rate=61524

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 600, 601, 601, 601, 601, 601, 601, 601, 601, 601, 534, 549, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 677, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 532, 610, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 398, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:114847	W0_Idle:19463826	W0_Scoreboard:3070932	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 1540 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 1546423 
mrq_lat_table:2933 	267 	270 	563 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28393 	9425 	49 	32 	903 	141 	2574 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17218 	478 	109 	3 	20156 	51 	10 	7 	28 	904 	142 	2572 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29571 	8421 	3751 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	510 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	143 	36 	4 	6 	10 	5 	13 	12 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659     41003    119815     23974    137814    117852     42940     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      4561     48923     27217    126954     41574    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714     30191     11028    109584     76138    115260     30817    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     24937    120893     67865     23308     59878     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588     11784     31162     15082     33883     39619    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508     16037     32512     62883     18857     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     89969    101920    102156     57949     11447     31245     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730     38938     26580     33562    104110     29288     26509    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672     29534    119593     40344     42489     13071    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735     35185       990     89389     48711     11470     42226    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     69175     33380    125355     28973    104334     16038     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  3.833333  7.000000  9.000000  6.000000  5.333333 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  4.600000  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  3.800000  6.000000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      16888     23253      2173      3074      1966      6296      1931      2132      9992     11685     15980     15220     25462     23469     18921     19906
dram[1]:      19898     19840      7457      2054      2077      3213      2669      1964     12293      9118     14671     15853     26398     25608     19968     18839
dram[2]:      18242     22027      2101      2206      7128      1911      1831      1849      9995     10307     14723     14278     26374     23025     19925     20160
dram[3]:      18184     14766      2956      2276      1925      1984      1690      2023     11460      9698     15469     14555     22863     24179     21741     20533
dram[4]:      15933     17478      1907      2076      2291      2135      1539      1967     10299     10990     15679     15964     23460     26355     18376     20305
dram[5]:      20785     18097      2221      2008      6014      2026      3786      1894      9611      8787     13174     14259     23488     25354     20916     22710
dram[6]:      19842     20799      6595      2841      5665      2076      2689      1593      8157     10257     16293     15364     23059     22705     21461     20328
dram[7]:      19830     19820      2087      6924      2644      1849      1761      2224     11559     11913     14710     13617     20116     22658     20093     22235
dram[8]:      19257     17119      1653      1821      1682      2082      3441      1644     12372     11916     16310     15826     21583     20432     21435     24034
dram[9]:      18132     17155      2352      2096      6588      1694      2602      2119     13454     12360     15841     16306     23344     23327     22614     22551
dram[10]:      14960     17348      1762      2256      2385      1715      1707      1796     11466     10447     18086     14148     23386     20925     22013     22641
maximum mf latency per bank:
dram[0]:      18192     18205       358     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18322     18175      8130      7681     61465       410      3586       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371      1417      3782       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181      1291       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189      7679       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532      8499     92079       444     20230       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350      8321       413      1417      8240     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       359       359     89491       418     13099       501     24498     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       358      1486     10795       430      2895       489     20091     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783641 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.004288
n_activity=6109 dram_eff=0.5513
bk0: 92a 785003i bk1: 68a 785148i bk2: 76a 785227i bk3: 76a 785144i bk4: 68a 785240i bk5: 76a 785084i bk6: 76a 785057i bk7: 68a 784989i bk8: 120a 785095i bk9: 128a 784823i bk10: 136a 785023i bk11: 140a 784829i bk12: 132a 785104i bk13: 136a 784935i bk14: 140a 785074i bk15: 132a 784968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00964821
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783642 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.004265
n_activity=6227 dram_eff=0.538
bk0: 80a 785116i bk1: 76a 785099i bk2: 72a 785217i bk3: 76a 785164i bk4: 68a 785244i bk5: 84a 785056i bk6: 72a 785047i bk7: 68a 785015i bk8: 108a 785122i bk9: 132a 784806i bk10: 152a 784867i bk11: 140a 784848i bk12: 128a 785145i bk13: 132a 784985i bk14: 132a 785113i bk15: 136a 784921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00905617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783585 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.00439
n_activity=6556 dram_eff=0.5259
bk0: 84a 785086i bk1: 72a 785168i bk2: 92a 785030i bk3: 88a 785085i bk4: 80a 785137i bk5: 72a 785105i bk6: 84a 784987i bk7: 76a 785000i bk8: 120a 785032i bk9: 120a 784877i bk10: 140a 784987i bk11: 140a 784851i bk12: 128a 785145i bk13: 140a 784915i bk14: 132a 785118i bk15: 136a 784957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00874679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783620 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.004326
n_activity=6331 dram_eff=0.5367
bk0: 80a 785080i bk1: 92a 785003i bk2: 72a 785229i bk3: 68a 785226i bk4: 76a 785179i bk5: 84a 785056i bk6: 80a 785092i bk7: 68a 785035i bk8: 116a 785091i bk9: 124a 784873i bk10: 132a 785083i bk11: 140a 784865i bk12: 140a 785044i bk13: 136a 784926i bk14: 132a 785080i bk15: 136a 784975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00806054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783629 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.004303
n_activity=6218 dram_eff=0.5436
bk0: 88a 785024i bk1: 84a 785009i bk2: 84a 785144i bk3: 72a 785176i bk4: 64a 785268i bk5: 68a 785182i bk6: 88a 784928i bk7: 76a 784989i bk8: 112a 785041i bk9: 112a 784961i bk10: 136a 785030i bk11: 132a 784910i bk12: 136a 785072i bk13: 128a 785006i bk14: 148a 784952i bk15: 140a 784876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00900015
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc0920600, atomic=0 1 entries : 0x7f6ec85ce8b0 :  mf: uid=754509, sid27:w15, part=5, addr=0xc0920660, load , size=32, unknown  status = IN_PARTITION_DRAM (1546423), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783605 n_act=64 n_pre=48 n_req=447 n_rd=1690 n_write=24 bw_util=0.004364
n_activity=6285 dram_eff=0.5454
bk0: 72a 785162i bk1: 84a 785046i bk2: 84a 785151i bk3: 76a 785183i bk4: 74a 785161i bk5: 68a 785138i bk6: 68a 785049i bk7: 76a 784984i bk8: 120a 785070i bk9: 128a 784883i bk10: 148a 784924i bk11: 144a 784875i bk12: 136a 785096i bk13: 140a 784885i bk14: 140a 785034i bk15: 132a 784982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00964566
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783601 n_act=67 n_pre=51 n_req=443 n_rd=1692 n_write=20 bw_util=0.004359
n_activity=6478 dram_eff=0.5286
bk0: 80a 785155i bk1: 72a 785097i bk2: 80a 785135i bk3: 68a 785191i bk4: 80a 785142i bk5: 72a 785121i bk6: 80a 785056i bk7: 80a 784953i bk8: 136a 784911i bk9: 116a 784916i bk10: 132a 785063i bk11: 136a 784864i bk12: 140a 785045i bk13: 136a 784936i bk14: 140a 785055i bk15: 144a 784775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00896323
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783597 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.004359
n_activity=6402 dram_eff=0.5348
bk0: 76a 785141i bk1: 80a 785122i bk2: 76a 785192i bk3: 72a 785165i bk4: 68a 785256i bk5: 72a 785089i bk6: 76a 785001i bk7: 88a 784958i bk8: 112a 785110i bk9: 108a 784988i bk10: 148a 784969i bk11: 152a 784758i bk12: 148a 784967i bk13: 136a 784916i bk14: 144a 784987i bk15: 136a 784935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0084947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783686 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.004219
n_activity=5769 dram_eff=0.5744
bk0: 68a 785185i bk1: 76a 785123i bk2: 92a 785127i bk3: 92a 785174i bk4: 76a 785128i bk5: 64a 785131i bk6: 68a 785044i bk7: 80a 784899i bk8: 108a 785128i bk9: 112a 784998i bk10: 132a 785099i bk11: 136a 784944i bk12: 132a 785097i bk13: 144a 784873i bk14: 136a 785066i bk15: 124a 785000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00856218
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783734 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.004102
n_activity=5499 dram_eff=0.5859
bk0: 72a 785188i bk1: 72a 785107i bk2: 72a 785240i bk3: 76a 785214i bk4: 72a 785205i bk5: 72a 785095i bk6: 76a 785012i bk7: 64a 785012i bk8: 112a 785096i bk9: 116a 784960i bk10: 132a 785087i bk11: 132a 784935i bk12: 132a 785119i bk13: 132a 784981i bk14: 128a 785125i bk15: 140a 784904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=785431 n_nop=783610 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.004347
n_activity=6409 dram_eff=0.5327
bk0: 88a 785117i bk1: 76a 785138i bk2: 80a 785158i bk3: 72a 785196i bk4: 72a 785215i bk5: 80a 785066i bk6: 80a 784979i bk7: 72a 784967i bk8: 128a 785025i bk9: 128a 784876i bk10: 136a 785052i bk11: 140a 784850i bk12: 132a 785111i bk13: 140a 784898i bk14: 132a 785065i bk15: 128a 784957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00778426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1971, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42893
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=85669
icnt_total_pkts_simt_to_mem=43521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.36815
	minimum = 6
	maximum = 32
Network latency average = 7.34762
	minimum = 6
	maximum = 26
Slowest packet = 67562
Flit latency average = 6.95906
	minimum = 6
	maximum = 25
Slowest flit = 106868
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00175874
	minimum = 0.00125295 (at node 11)
	maximum = 0.0022157 (at node 42)
Accepted packet rate average = 0.00175874
	minimum = 0.00125295 (at node 11)
	maximum = 0.0022157 (at node 42)
Injected flit rate average = 0.00264198
	minimum = 0.00125295 (at node 11)
	maximum = 0.00434849 (at node 42)
Accepted flit rate average= 0.00264198
	minimum = 0.0019255 (at node 37)
	maximum = 0.00397997 (at node 15)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3868 (5 samples)
	minimum = 6 (5 samples)
	maximum = 62.8 (5 samples)
Network latency average = 10.4726 (5 samples)
	minimum = 6 (5 samples)
	maximum = 47 (5 samples)
Flit latency average = 10.2644 (5 samples)
	minimum = 6 (5 samples)
	maximum = 46.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0185736 (5 samples)
	minimum = 0.0155042 (5 samples)
	maximum = 0.0227596 (5 samples)
Accepted packet rate average = 0.0185736 (5 samples)
	minimum = 0.0155042 (5 samples)
	maximum = 0.0227596 (5 samples)
Injected flit rate average = 0.0279446 (5 samples)
	minimum = 0.0157424 (5 samples)
	maximum = 0.0463587 (5 samples)
Accepted flit rate average = 0.0279446 (5 samples)
	minimum = 0.0208571 (5 samples)
	maximum = 0.0355933 (5 samples)
Injected packet size average = 1.50453 (5 samples)
Accepted packet size average = 1.50453 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 27 sec (387 sec)
gpgpu_simulation_rate = 61524 (inst/sec)
gpgpu_simulation_rate = 3995 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3629
gpu_sim_insn = 4448504
gpu_ipc =    1225.8209
gpu_tot_sim_cycle = 1772203
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      15.9454
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14504
partiton_reqs_in_parallel = 79838
partiton_reqs_in_parallel_total    = 9305669
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2960
partiton_reqs_in_parallel_util = 79838
partiton_reqs_in_parallel_util_total    = 9305669
gpu_sim_cycle_parition_util = 3629
gpu_tot_sim_cycle_parition_util    = 422994
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42893
L2_BW  =     230.9658 GB/Sec
L2_BW_total  =       2.7670 GB/Sec
gpu_total_sim_rate=70646

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5486
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5486
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 721, 705, 706, 705, 706, 705, 706, 706, 706, 706, 706, 706, 706, 721, 706, 618, 633, 618, 633, 618, 618, 618, 618, 633, 633, 618, 618, 618, 618, 618, 618, 761, 646, 631, 616, 616, 616, 616, 631, 616, 616, 616, 616, 616, 616, 616, 616, 694, 482, 482, 482, 482, 497, 482, 482, 497, 482, 482, 482, 482, 482, 482, 497, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:131571	W0_Idle:19471294	W0_Scoreboard:3105169	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1288 {8:161,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 21896 {136:161,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 109246 
averagemflatency = 1305 
max_icnt2mem_latency = 109005 
max_icnt2sh_latency = 1772202 
mrq_lat_table:2933 	267 	270 	563 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37232 	9429 	49 	32 	903 	141 	2574 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22597 	679 	109 	3 	23419 	51 	10 	7 	28 	904 	142 	2572 	1199 	5 	11 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36606 	9494 	3814 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1182 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	150 	37 	4 	6 	10 	5 	13 	12 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659     41003    119815     23974    137814    117852     42940     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      4561     48923     27217    126954     41574    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714     30191     11028    109584     76138    115260     30817    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     24937    120893     67865     23308     59878     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    115588     11784     31162     15082     33883     39619    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652     36508     16037     32512     62883     18857     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     89969    101920    102156     57949     11447     31245     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730     38938     26580     33562    104110     29288     26509    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    113543    184728     65672     29534    119593     40344     42489     13071    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735     35185       990     89389     48711     11470     42226    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     69175     33380    125355     28973    104334     16038     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  3.833333  7.000000  9.000000  6.000000  5.333333 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  4.600000  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.833333  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  3.800000  6.000000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  4.166667  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      16917     23274      2216      3085      2496      6796      2579      2821     10346     11973     16279     15500     25747     23738     19226     20239
dram[1]:      19931     19886      7464      2089      2630      3649      3289      2587     12683      9447     14924     16146     26740     25931     20312     19138
dram[2]:      18252     22042      2129      2257      7554      2413      2360      2478     10396     10660     15019     14558     26730     23318     20261     20506
dram[3]:      18200     14824      2982      2319      2405      2408      2272      2659     11852     10078     15811     14875     23161     24499     22085     20859
dram[4]:      15953     17494      1944      2107      2907      2704      2008      2599     10706     11414     16029     16311     23786     26731     18680     20643
dram[5]:      20804     18118      2252      2043      6512      2548      4433      2511      9975      9130     13451     14557     23802     25657     21228     23047
dram[6]:      19890     20806      6612      2871      6071      2600      3298      2094      8466     10648     16614     15683     23375     23017     21748     20622
dram[7]:      19854     19856      2087      6936      3187      2360      2298      2683     12005     12351     15001     13894     20386     22966     20372     22547
dram[8]:      19265     17144      1694      1893      2101      2654      4063      2163     12798     12317     16633     16142     22472     20707     21743     24372
dram[9]:      18179     17167      2359      2122      7090      2146      3272      2868     13848     12743     16176     16654     23668     23652     22929     22799
dram[10]:      14998     17374      1768      2283      2884      2211      2300      2413     11791     10754     18439     14464     23706     21200     22278     22910
maximum mf latency per bank:
dram[0]:      18192     18205       358     22636       412     89792       502       490     10608     94240     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163     99322       364       407     31869     18179       492     37117     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18322     18175      8130      7681     61465       410      3586       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371      1417      3782       491       556     34872     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181      1291       371       497       463       560       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189      7679       360     89402       441     31568       518     10607     10623     10640     10678     13300     90655     18268     18300
dram[6]:      18170     18183     88532      8499     92079       444     20230       512     10601     10618     10644     10682     27745     13322     43792     18306
dram[7]:      18158     18197       363     90350      8321       413      1417      8240     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       359       359     89491       418     13099       501     24498     10643     10680     10705     13300     13316     18328    109246
dram[10]:      18175     18207       358      1486     10795       430      2895       489     20091     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790378 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.004252
n_activity=6109 dram_eff=0.5513
bk0: 92a 791740i bk1: 68a 791885i bk2: 76a 791964i bk3: 76a 791881i bk4: 68a 791977i bk5: 76a 791821i bk6: 76a 791794i bk7: 68a 791726i bk8: 120a 791832i bk9: 128a 791560i bk10: 136a 791760i bk11: 140a 791566i bk12: 132a 791841i bk13: 136a 791672i bk14: 140a 791811i bk15: 132a 791705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00956615
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790379 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.004229
n_activity=6227 dram_eff=0.538
bk0: 80a 791853i bk1: 76a 791836i bk2: 72a 791954i bk3: 76a 791901i bk4: 68a 791981i bk5: 84a 791793i bk6: 72a 791784i bk7: 68a 791752i bk8: 108a 791859i bk9: 132a 791543i bk10: 152a 791604i bk11: 140a 791585i bk12: 128a 791882i bk13: 132a 791722i bk14: 132a 791850i bk15: 136a 791658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00897916
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790322 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.004353
n_activity=6556 dram_eff=0.5259
bk0: 84a 791823i bk1: 72a 791905i bk2: 92a 791767i bk3: 88a 791822i bk4: 80a 791874i bk5: 72a 791842i bk6: 84a 791724i bk7: 76a 791737i bk8: 120a 791769i bk9: 120a 791614i bk10: 140a 791724i bk11: 140a 791588i bk12: 128a 791882i bk13: 140a 791652i bk14: 132a 791855i bk15: 136a 791694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086724
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790357 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.004289
n_activity=6331 dram_eff=0.5367
bk0: 80a 791817i bk1: 92a 791740i bk2: 72a 791966i bk3: 68a 791963i bk4: 76a 791916i bk5: 84a 791793i bk6: 80a 791829i bk7: 68a 791772i bk8: 116a 791828i bk9: 124a 791610i bk10: 132a 791820i bk11: 140a 791602i bk12: 140a 791781i bk13: 136a 791663i bk14: 132a 791817i bk15: 136a 791712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00799199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790366 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.004267
n_activity=6218 dram_eff=0.5436
bk0: 88a 791761i bk1: 84a 791746i bk2: 84a 791881i bk3: 72a 791913i bk4: 64a 792005i bk5: 68a 791919i bk6: 88a 791665i bk7: 76a 791726i bk8: 112a 791778i bk9: 112a 791698i bk10: 136a 791767i bk11: 132a 791647i bk12: 136a 791809i bk13: 128a 791743i bk14: 148a 791689i bk15: 140a 791613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00892361
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790340 n_act=64 n_pre=48 n_req=447 n_rd=1692 n_write=24 bw_util=0.004332
n_activity=6303 dram_eff=0.5445
bk0: 72a 791899i bk1: 84a 791783i bk2: 84a 791888i bk3: 76a 791920i bk4: 76a 791895i bk5: 68a 791875i bk6: 68a 791786i bk7: 76a 791721i bk8: 120a 791807i bk9: 128a 791620i bk10: 148a 791661i bk11: 144a 791612i bk12: 136a 791833i bk13: 140a 791622i bk14: 140a 791771i bk15: 132a 791719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00956363
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790338 n_act=67 n_pre=51 n_req=443 n_rd=1692 n_write=20 bw_util=0.004322
n_activity=6478 dram_eff=0.5286
bk0: 80a 791892i bk1: 72a 791834i bk2: 80a 791872i bk3: 68a 791928i bk4: 80a 791879i bk5: 72a 791858i bk6: 80a 791793i bk7: 80a 791690i bk8: 136a 791648i bk9: 116a 791653i bk10: 132a 791800i bk11: 136a 791601i bk12: 140a 791782i bk13: 136a 791673i bk14: 140a 791792i bk15: 144a 791512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.008887
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790334 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.004322
n_activity=6402 dram_eff=0.5348
bk0: 76a 791878i bk1: 80a 791859i bk2: 76a 791929i bk3: 72a 791902i bk4: 68a 791993i bk5: 72a 791826i bk6: 76a 791738i bk7: 88a 791695i bk8: 112a 791847i bk9: 108a 791725i bk10: 148a 791706i bk11: 152a 791495i bk12: 148a 791704i bk13: 136a 791653i bk14: 144a 791724i bk15: 136a 791672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00842246
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790423 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.004183
n_activity=5769 dram_eff=0.5744
bk0: 68a 791922i bk1: 76a 791860i bk2: 92a 791864i bk3: 92a 791911i bk4: 76a 791865i bk5: 64a 791868i bk6: 68a 791781i bk7: 80a 791636i bk8: 108a 791865i bk9: 112a 791735i bk10: 132a 791836i bk11: 136a 791681i bk12: 132a 791834i bk13: 144a 791610i bk14: 136a 791803i bk15: 124a 791737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00848936
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790471 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.004067
n_activity=5499 dram_eff=0.5859
bk0: 72a 791925i bk1: 72a 791844i bk2: 72a 791977i bk3: 76a 791951i bk4: 72a 791942i bk5: 72a 791832i bk6: 76a 791749i bk7: 64a 791749i bk8: 112a 791833i bk9: 116a 791697i bk10: 132a 791824i bk11: 132a 791672i bk12: 132a 791856i bk13: 132a 791718i bk14: 128a 791862i bk15: 140a 791641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00720302
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792168 n_nop=790347 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.00431
n_activity=6409 dram_eff=0.5327
bk0: 88a 791854i bk1: 76a 791875i bk2: 80a 791895i bk3: 72a 791933i bk4: 72a 791952i bk5: 80a 791803i bk6: 80a 791716i bk7: 72a 791704i bk8: 128a 791762i bk9: 128a 791613i bk10: 136a 791789i bk11: 140a 791587i bk12: 132a 791848i bk13: 140a 791635i bk14: 132a 791802i bk15: 128a 791694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00771806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51736
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 161
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=102683
icnt_total_pkts_simt_to_mem=53036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.34621
	minimum = 6
	maximum = 44
Network latency average = 8.2476
	minimum = 6
	maximum = 44
Slowest packet = 102531
Flit latency average = 7.98228
	minimum = 6
	maximum = 43
Slowest flit = 154150
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0487486
	minimum = 0.0413451 (at node 1)
	maximum = 0.0767641 (at node 44)
Accepted packet rate average = 0.0487486
	minimum = 0.0413451 (at node 1)
	maximum = 0.0767641 (at node 44)
Injected flit rate average = 0.0731229
	minimum = 0.0429989 (at node 1)
	maximum = 0.127894 (at node 44)
Accepted flit rate average= 0.0731229
	minimum = 0.0554024 (at node 42)
	maximum = 0.102398 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7134 (6 samples)
	minimum = 6 (6 samples)
	maximum = 59.6667 (6 samples)
Network latency average = 10.1017 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Flit latency average = 9.88407 (6 samples)
	minimum = 6 (6 samples)
	maximum = 45.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0236028 (6 samples)
	minimum = 0.019811 (6 samples)
	maximum = 0.0317603 (6 samples)
Accepted packet rate average = 0.0236028 (6 samples)
	minimum = 0.019811 (6 samples)
	maximum = 0.0317603 (6 samples)
Injected flit rate average = 0.0354743 (6 samples)
	minimum = 0.0202851 (6 samples)
	maximum = 0.0599479 (6 samples)
Accepted flit rate average = 0.0354743 (6 samples)
	minimum = 0.0266147 (6 samples)
	maximum = 0.0467274 (6 samples)
Injected packet size average = 1.50297 (6 samples)
Accepted packet size average = 1.50297 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 40 sec (400 sec)
gpgpu_simulation_rate = 70646 (inst/sec)
gpgpu_simulation_rate = 4430 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 615504
gpu_sim_insn = 4995458
gpu_ipc =       8.1160
gpu_tot_sim_cycle = 2614929
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      12.7170
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14504
partiton_reqs_in_parallel = 13541088
partiton_reqs_in_parallel_total    = 9385507
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7676
partiton_reqs_in_parallel_util = 13541088
partiton_reqs_in_parallel_util_total    = 9385507
gpu_sim_cycle_parition_util = 615504
gpu_tot_sim_cycle_parition_util    = 426623
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 15510
partiton_replys_in_parallel_total    = 51736
L2_BW  =       2.3884 GB/Sec
L2_BW_total  =       2.4375 GB/Sec
gpu_total_sim_rate=37660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
798, 813, 968, 1021, 797, 798, 797, 798, 798, 798, 798, 798, 798, 798, 813, 798, 733, 748, 733, 748, 733, 733, 733, 733, 997, 748, 1034, 733, 733, 733, 733, 733, 853, 738, 723, 708, 708, 708, 708, 723, 708, 708, 853, 708, 708, 708, 708, 708, 809, 597, 597, 597, 597, 612, 597, 597, 612, 597, 597, 597, 597, 716, 597, 612, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154801	W0_Idle:41670728	W0_Scoreboard:14880977	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1258 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 2614928 
mrq_lat_table:4993 	269 	271 	1259 	324 	383 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51020 	10965 	55 	40 	917 	177 	2591 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34042 	691 	109 	3 	27293 	51 	13 	13 	35 	921 	174 	2588 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49876 	9698 	3815 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	1746 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	524 	78 	15 	7 	13 	6 	14 	19 	11 	10 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    196631    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    184159    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    212450    274365    226134    419435    312635    279588    231105    205938    251124    427152    174778    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    222138    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.400000  3.153846  2.578947  2.350000  2.727273  4.250000  3.117647  4.066667  3.714286  4.363636  4.666667  4.700000  7.333333 
dram[1]:  2.500000  2.846154  2.846154  3.444444  2.692308  3.083333  3.333333  3.000000  4.250000  2.666667  4.272727  4.500000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.400000  4.250000  2.294118  2.750000  3.454545  2.642857  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.400000  3.363636  2.647059  2.625000  3.181818  2.647059  3.333333  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.083333  3.333333  3.333333  3.200000  2.562500  2.875000  3.571429  4.500000  3.857143  4.545455  4.727273  8.400000  5.222222  4.888889 
dram[5]:  3.071429  2.625000  2.750000  5.000000  3.250000  5.166667  3.250000  3.222222  3.916667  3.166667  3.210526  4.083333  6.142857  3.136364  4.454545  4.166667 
dram[6]:  2.750000  3.875000  2.846154  3.222222  2.533333  2.818182  2.900000  2.923077  2.565217  3.375000  4.700000  3.466667  3.666667  7.000000  6.125000  4.090909 
dram[7]:  4.333333  3.333333  3.714286  2.909091  2.368421  2.818182  2.600000  3.153846  3.818182  4.400000  3.687500  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.545455  4.333333  2.692308  3.500000  3.272727  2.642857  5.111111  4.100000  3.400000  3.928571  4.727273  4.363636  5.200000  5.125000 
dram[9]:  3.222222  3.125000  2.714286  3.363636  2.050000  3.888889  2.833333  3.444444  3.538461  3.636364  4.333333  4.800000  5.875000  4.900000  4.636364  4.545455 
dram[10]:  4.125000  2.800000  2.529412  3.625000  2.733333  3.000000  3.357143  2.944444  2.842105  2.666667  4.181818  4.333333  5.555555  5.625000  4.636364  6.833333 
average row locality = 7595/2135 = 3.557377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      10251     14496      7409      8715      6479      4036      2915     11253      6548      8952      9675     11466     25798     20853     22487     15968
dram[1]:      17772     11954      4228      1859      2618      2495      1819     17251      7242      8622     15180     14375     19758     24166     13382     13955
dram[2]:       9283     12262      1849      1617      4542      1873      1877      1612      6136      6589      9646     16873     22679     19200     19001     21554
dram[3]:       8374     11028      2125      1538      2264      8180      1692      2108      7870      6502     12219     11127     18971     18574     19261     25060
dram[4]:       9900     21728     13078      3304     13336      2031      1517      1251      6738      7429     10513     11204     16857     20687     16623     22472
dram[5]:      17903     16682     15606      1401     11973      1690      4839     10979     13285      6544     13661     16691     21996     15896     17586     16136
dram[6]:      21906     13673      5571      2521      4911      1953      3980      8811      5858      6238     12013     16340     26430     16751     18311     17998
dram[7]:      11271     10373      2162      4563      8379      2934      1470      8720      8528      8153     14718     15340     16482     20942     19633     18749
dram[8]:      12664     18512      6747      2586      1749      1841      2294      2675      8625     11387     12159     10351     16668     17144     15079     19367
dram[9]:      21224     13725      1702      1629      8614      2530      1959      1634      8740     11348     11056     16554     17468     16770     15318     17629
dram[10]:      10438      8251      1710      2012      2514      1349      1268      1175     12626      6860     14374     11076     16416     18351     15208     18752
maximum mf latency per bank:
dram[0]:      18192     26024    202832    217311    209668     89792     35576    280891     10608     94240     10680     10723    340765     13337    347174     18365
dram[1]:     272568     25973     99322       364     35725     31869     18179    336944     37117     53511     86421     25236     13300     36596     18301     20137
dram[2]:      18322     18175      8130      7681     61465      7731      9031      1865     10607     32067     10648    257762     35588     23957     18268    211500
dram[3]:      18164     18198     10825       371     35802    274022       491     35616     34872     10627     10645     11297     17488     13310     18309    347177
dram[4]:      18159    421602    421606     39654    309010      7534       817       526     10603     10616     10657     10691     13300     13301     18277    211376
dram[5]:     355874    272599    421602       360    274031       441     35591    256190    253547     35654    257771    227378     35609     90655     72246     20538
dram[6]:     272580     18183     88532      9227     92079      6851     35604    276634     10601     10618     10644    211511    347171     13322     77669     32641
dram[7]:      18158     18197       363     90350    308988     35728      1417    280891     10616     10646    257770    253552     13300     13316    211516     18268
dram[8]:      18166    266788    202869     39585      5976      2389     17325     35579     36494     68133     35706     10703     13300     13301     18291     20443
dram[9]:     272591     18204      4470       359    152133     35833     13099       501     24498     35575     10680    227289     13300     13316     18328    109246
dram[10]:      18175     18207      8485      4668     35737       430      2895      5874    227291     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932158 n_act=210 n_pre=194 n_req=708 n_rd=2396 n_write=109 bw_util=0.002589
n_activity=14339 dram_eff=0.3494
bk0: 136a 1934310i bk1: 112a 1934429i bk2: 116a 1934517i bk3: 116a 1934545i bk4: 132a 1934452i bk5: 144a 1934117i bk6: 156a 1934044i bk7: 108a 1934292i bk8: 172a 1934373i bk9: 172a 1934115i bk10: 200a 1934191i bk11: 188a 1934128i bk12: 168a 1934423i bk13: 156a 1934400i bk14: 168a 1934483i bk15: 152a 1934467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00464067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932291 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.002499
n_activity=13318 dram_eff=0.3631
bk0: 136a 1934359i bk1: 124a 1934396i bk2: 116a 1934482i bk3: 112a 1934595i bk4: 116a 1934483i bk5: 132a 1934408i bk6: 124a 1934315i bk7: 128a 1934236i bk8: 168a 1934361i bk9: 180a 1934120i bk10: 176a 1934401i bk11: 172a 1934282i bk12: 152a 1934603i bk13: 148a 1934488i bk14: 172a 1934425i bk15: 168a 1934290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00429339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932154 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.002604
n_activity=14333 dram_eff=0.3515
bk0: 156a 1934213i bk1: 124a 1934541i bk2: 132a 1934349i bk3: 144a 1934308i bk4: 124a 1934490i bk5: 128a 1934347i bk6: 128a 1934318i bk7: 124a 1934288i bk8: 188a 1934183i bk9: 192a 1934030i bk10: 200a 1934139i bk11: 176a 1934192i bk12: 148a 1934610i bk13: 164a 1934380i bk14: 140a 1934690i bk15: 160a 1934425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00414404
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932150 n_act=204 n_pre=188 n_req=713 n_rd=2416 n_write=109 bw_util=0.00261
n_activity=14225 dram_eff=0.355
bk0: 152a 1934161i bk1: 128a 1934353i bk2: 128a 1934582i bk3: 120a 1934505i bk4: 148a 1934323i bk5: 132a 1934289i bk6: 128a 1934417i bk7: 140a 1934103i bk8: 172a 1934330i bk9: 176a 1934086i bk10: 164a 1934476i bk11: 180a 1934242i bk12: 164a 1934488i bk13: 160a 1934378i bk14: 148a 1934589i bk15: 176a 1934267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00396834
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932285 n_act=185 n_pre=169 n_req=682 n_rd=2328 n_write=100 bw_util=0.002509
n_activity=13061 dram_eff=0.3718
bk0: 128a 1934349i bk1: 136a 1934311i bk2: 132a 1934498i bk3: 104a 1934588i bk4: 104a 1934592i bk5: 120a 1934516i bk6: 132a 1934219i bk7: 140a 1934094i bk8: 168a 1934260i bk9: 164a 1934290i bk10: 184a 1934270i bk11: 180a 1934217i bk12: 172a 1934410i bk13: 148a 1934472i bk14: 160a 1934480i bk15: 156a 1934374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00429649
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc08cbd00, atomic=0 1 entries : 0x7f6eb84f6740 :  mf: uid=1064115, sid27:w46, part=5, addr=0xc08cbd60, load , size=32, unknown  status = IN_PARTITION_DRAM (2614928), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932132 n_act=202 n_pre=186 n_req=719 n_rd=2438 n_write=109 bw_util=0.002632
n_activity=14047 dram_eff=0.3626
bk0: 140a 1934337i bk1: 136a 1934257i bk2: 140a 1934347i bk3: 128a 1934528i bk4: 122a 1934470i bk5: 104a 1934592i bk6: 96a 1934490i bk7: 108a 1934388i bk8: 164a 1934436i bk9: 188a 1934064i bk10: 212a 1934122i bk11: 180a 1934203i bk12: 156a 1934555i bk13: 216a 1933874i bk14: 172a 1934399i bk15: 176a 1934266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00459726
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932205 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.002561
n_activity=13750 dram_eff=0.3604
bk0: 144a 1934266i bk1: 112a 1934515i bk2: 128a 1934462i bk3: 108a 1934573i bk4: 128a 1934395i bk5: 112a 1934455i bk6: 112a 1934464i bk7: 128a 1934257i bk8: 192a 1934060i bk9: 180a 1934084i bk10: 172a 1934418i bk11: 188a 1934094i bk12: 188a 1934282i bk13: 164a 1934378i bk14: 168a 1934505i bk15: 164a 1934241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00420451
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932289 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.002499
n_activity=13267 dram_eff=0.3645
bk0: 136a 1934500i bk1: 136a 1934383i bk2: 92a 1934723i bk3: 104a 1934528i bk4: 144a 1934290i bk5: 108a 1934434i bk6: 132a 1934226i bk7: 136a 1934289i bk8: 148a 1934480i bk9: 148a 1934330i bk10: 204a 1934197i bk11: 192a 1934066i bk12: 172a 1934391i bk13: 144a 1934493i bk14: 172a 1934393i bk15: 156a 1934402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00405361
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932356 n_act=171 n_pre=155 n_req=660 n_rd=2300 n_write=85 bw_util=0.002465
n_activity=12535 dram_eff=0.3805
bk0: 100a 1934590i bk1: 124a 1934488i bk2: 128a 1934520i bk3: 140a 1934516i bk4: 116a 1934477i bk5: 96a 1934516i bk6: 124a 1934305i bk7: 124a 1934203i bk8: 164a 1934462i bk9: 152a 1934358i bk10: 188a 1934320i bk11: 188a 1934143i bk12: 172a 1934422i bk13: 164a 1934321i bk14: 172a 1934430i bk15: 148a 1934418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00403242
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932373 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.002433
n_activity=12696 dram_eff=0.3708
bk0: 104a 1934581i bk1: 96a 1934588i bk2: 132a 1934479i bk3: 128a 1934503i bk4: 136a 1934294i bk5: 120a 1934472i bk6: 112a 1934342i bk7: 108a 1934342i bk8: 164a 1934358i bk9: 148a 1934341i bk10: 184a 1934351i bk11: 176a 1934280i bk12: 160a 1934531i bk13: 164a 1934345i bk14: 168a 1934439i bk15: 168a 1934325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00353269
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1935067 n_nop=1932134 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.002622
n_activity=14604 dram_eff=0.3474
bk0: 116a 1934590i bk1: 132a 1934335i bk2: 148a 1934352i bk3: 104a 1934628i bk4: 128a 1934422i bk5: 132a 1934302i bk6: 140a 1934188i bk7: 160a 1933991i bk8: 188a 1934192i bk9: 192a 1933998i bk10: 164a 1934414i bk11: 176a 1934175i bk12: 164a 1934476i bk13: 156a 1934408i bk14: 172a 1934407i bk15: 144a 1934466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00389082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.97282
	minimum = 6
	maximum = 30
Network latency average = 6.96905
	minimum = 6
	maximum = 26
Slowest packet = 114237
Flit latency average = 6.52336
	minimum = 6
	maximum = 25
Slowest flit = 171738
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000503978
	minimum = 0.000338747 (at node 4)
	maximum = 0.000647438 (at node 38)
Accepted packet rate average = 0.000503978
	minimum = 0.000338747 (at node 4)
	maximum = 0.000647438 (at node 38)
Injected flit rate average = 0.000756779
	minimum = 0.00036393 (at node 4)
	maximum = 0.00124451 (at node 38)
Accepted flit rate average= 0.000756779
	minimum = 0.000606821 (at node 43)
	maximum = 0.00116896 (at node 1)
Injected packet length average = 1.50161
Accepted packet length average = 1.50161
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0362 (7 samples)
	minimum = 6 (7 samples)
	maximum = 55.4286 (7 samples)
Network latency average = 9.65422 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.5714 (7 samples)
Flit latency average = 9.40397 (7 samples)
	minimum = 6 (7 samples)
	maximum = 42.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0203029 (7 samples)
	minimum = 0.0170292 (7 samples)
	maximum = 0.0273156 (7 samples)
Accepted packet rate average = 0.0203029 (7 samples)
	minimum = 0.0170292 (7 samples)
	maximum = 0.0273156 (7 samples)
Injected flit rate average = 0.0305147 (7 samples)
	minimum = 0.0174393 (7 samples)
	maximum = 0.0515617 (7 samples)
Accepted flit rate average = 0.0305147 (7 samples)
	minimum = 0.0228993 (7 samples)
	maximum = 0.0402191 (7 samples)
Injected packet size average = 1.50297 (7 samples)
Accepted packet size average = 1.50297 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 43 sec (883 sec)
gpgpu_simulation_rate = 37660 (inst/sec)
gpgpu_simulation_rate = 2961 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3883
gpu_sim_insn = 4456084
gpu_ipc =    1147.5879
gpu_tot_sim_cycle = 2840962
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      13.2737
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14505
partiton_reqs_in_parallel = 85426
partiton_reqs_in_parallel_total    = 22926595
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.1001
partiton_reqs_in_parallel_util = 85426
partiton_reqs_in_parallel_util_total    = 22926595
gpu_sim_cycle_parition_util = 3883
gpu_tot_sim_cycle_parition_util    = 1042127
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     286.3536 GB/Sec
L2_BW_total  =       2.6349 GB/Sec
gpu_total_sim_rate=42087

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
918, 918, 1088, 1126, 917, 933, 917, 903, 903, 903, 918, 903, 918, 918, 918, 918, 832, 832, 817, 832, 832, 832, 817, 817, 1096, 847, 1118, 817, 832, 817, 817, 817, 937, 837, 822, 792, 807, 792, 807, 822, 807, 792, 937, 792, 807, 792, 837, 792, 929, 717, 702, 702, 702, 747, 702, 702, 747, 702, 702, 702, 702, 836, 702, 732, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1886
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 945
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172411	W0_Idle:41685630	W0_Scoreboard:14924124	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1097 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 2840961 
mrq_lat_table:4993 	269 	271 	1259 	324 	383 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62705 	11011 	55 	40 	917 	177 	2591 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	42734 	1327 	330 	332 	29098 	93 	19 	13 	35 	921 	174 	2588 	1209 	43 	17 	21 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57275 	10456 	3829 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	5306 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	532 	78 	15 	7 	13 	6 	14 	19 	11 	10 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    196631    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    184159    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    212450    274365    226134    419435    312635    279588    231105    205938    251124    427152    174778    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    222138    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.400000  3.153846  2.578947  2.350000  2.727273  4.250000  3.117647  4.066667  3.714286  4.363636  4.666667  4.700000  7.333333 
dram[1]:  2.500000  2.846154  2.846154  3.444444  2.692308  3.083333  3.333333  3.000000  4.250000  2.666667  4.272727  4.500000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.400000  4.250000  2.294118  2.750000  3.454545  2.642857  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.400000  3.363636  2.647059  2.625000  3.181818  2.647059  3.333333  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.076923 
dram[4]:  2.866667  2.600000  3.083333  3.333333  3.333333  3.200000  2.562500  2.875000  3.571429  4.500000  3.857143  4.545455  4.727273  8.400000  5.222222  4.888889 
dram[5]:  3.071429  2.625000  2.750000  5.000000  3.250000  5.166667  3.250000  3.222222  3.916667  3.166667  3.210526  4.083333  6.142857  3.136364  4.454545  4.166667 
dram[6]:  2.750000  3.875000  2.846154  3.222222  2.533333  2.818182  2.900000  2.923077  2.565217  3.375000  4.700000  3.466667  3.666667  7.000000  6.125000  4.090909 
dram[7]:  4.333333  3.333333  3.714286  2.909091  2.368421  2.818182  2.600000  3.153846  3.818182  4.400000  3.687500  3.375000  4.250000  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.545455  4.333333  2.692308  3.500000  3.272727  2.642857  5.111111  4.100000  3.400000  3.928571  4.727273  4.363636  5.200000  5.125000 
dram[9]:  3.222222  3.125000  2.714286  3.363636  2.050000  3.888889  2.833333  3.444444  3.538461  3.636364  4.333333  4.800000  5.875000  4.900000  4.636364  4.545455 
dram[10]:  4.125000  2.800000  2.529412  3.625000  2.733333  3.000000  3.357143  2.944444  2.842105  2.666667  4.181818  4.333333  5.555555  5.625000  4.636364  6.833333 
average row locality = 7595/2135 = 3.557377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      10298     14562      7460      8784      6725      4208      3177     11631      6778      9193      9871     11703     26039     21159     22732     16257
dram[1]:      17856     11993      4270      1933      2861      2807      2108     17542      7459      8868     15443     14653     20035     24458     13602     14176
dram[2]:       9337     12385      1908      1685      4768      2115      2198      1951      6353      6801      9871     17113     22993     19447     19296     21833
dram[3]:       8417     11078      2209      1563      2495      8386      2046      2385      8122      6725     12470     11378     19194     18812     19551     25289
dram[4]:       9937     21809     13155      3355     13650      2340      1782      1498      6973      7701     10735     11487     17061     20931     16881     22729
dram[5]:      17972     16726     15648      1460     12205      1976      5256     11387     13546      6742     13860     16927     22251     16064     17826     16351
dram[6]:      21985     13751      5646      2593      5179      2267      4354      9105      6044      6461     12285     16592     26628     16978     18569     18254
dram[7]:      11364     10442      2216      4611      8573      3242      1788      9017      8825      8420     14957     15575     16735     21245     19851     19013
dram[8]:      12793     18641      6787      2652      1998      2144      2647      3007      8977     11719     12424     10585     19336     17386     15294     19635
dram[9]:      21325     13789      1773      1710      8853      2803      2310      2007      9027     11643     11294     16817     17729     17017     15536     17830
dram[10]:      10523      8304      1786      2102      2744      1565      1504      1423     12874      7086     14623     11270     16638     18612     15424     19026
maximum mf latency per bank:
dram[0]:      18192     26024    202832    217311    209668     89792     35576    280891     10608     94240     10680     10723    340765     13337    347174     18365
dram[1]:     272568     25973     99322       364     35725     31869     18179    336944     37117     53511     86421     25236     13300     36596     18301     20137
dram[2]:      18322     18175      8130      7681     61465      7731      9031      1865     10607     32067     10648    257762     35588     23957     18268    211500
dram[3]:      18164     18198     10825       371     35802    274022       491     35616     34872     10627     10645     11297     17488     13310     18309    347177
dram[4]:      18159    421602    421606     39654    309010      7534       817       526     10603     10616     10657     10691     13300     13301     18277    211376
dram[5]:     355874    272599    421602       360    274031       441     35591    256190    253547     35654    257771    227378     35609     90655     72246     20538
dram[6]:     272580     18183     88532      9227     92079      6851     35604    276634     10601     10618     10644    211511    347171     13322     77669     32641
dram[7]:      18158     18197       363     90350    308988     35728      1417    280891     10616     10646    257770    253552     13300     13316    211516     18268
dram[8]:      18166    266788    202869     39585      5976      2389     17325     35579     36494     68133     35706     10703     13300     13301     18291     20443
dram[9]:     272591     18204      4470       359    152133     35833     13099       501     24498     35575     10680    227289     13300     13316     18328    109246
dram[10]:      18175     18207      8485      4668     35737       430      2895      5874    227291     10662     91515     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939367 n_act=210 n_pre=194 n_req=708 n_rd=2396 n_write=109 bw_util=0.002579
n_activity=14339 dram_eff=0.3494
bk0: 136a 1941519i bk1: 112a 1941638i bk2: 116a 1941726i bk3: 116a 1941754i bk4: 132a 1941661i bk5: 144a 1941326i bk6: 156a 1941253i bk7: 108a 1941501i bk8: 172a 1941582i bk9: 172a 1941324i bk10: 200a 1941400i bk11: 188a 1941337i bk12: 168a 1941632i bk13: 156a 1941609i bk14: 168a 1941692i bk15: 152a 1941676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00462344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939500 n_act=187 n_pre=171 n_req=675 n_rd=2324 n_write=94 bw_util=0.00249
n_activity=13318 dram_eff=0.3631
bk0: 136a 1941568i bk1: 124a 1941605i bk2: 116a 1941691i bk3: 112a 1941804i bk4: 116a 1941692i bk5: 132a 1941617i bk6: 124a 1941524i bk7: 128a 1941445i bk8: 168a 1941570i bk9: 180a 1941329i bk10: 176a 1941610i bk11: 172a 1941491i bk12: 152a 1941812i bk13: 148a 1941697i bk14: 172a 1941634i bk15: 168a 1941499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00427746
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939363 n_act=205 n_pre=189 n_req=698 n_rd=2428 n_write=91 bw_util=0.002594
n_activity=14333 dram_eff=0.3515
bk0: 156a 1941422i bk1: 124a 1941750i bk2: 132a 1941558i bk3: 144a 1941517i bk4: 124a 1941699i bk5: 128a 1941556i bk6: 128a 1941527i bk7: 124a 1941497i bk8: 188a 1941392i bk9: 192a 1941239i bk10: 200a 1941348i bk11: 176a 1941401i bk12: 148a 1941819i bk13: 164a 1941589i bk14: 140a 1941899i bk15: 160a 1941634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00412866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939359 n_act=204 n_pre=188 n_req=713 n_rd=2416 n_write=109 bw_util=0.0026
n_activity=14225 dram_eff=0.355
bk0: 152a 1941370i bk1: 128a 1941562i bk2: 128a 1941791i bk3: 120a 1941714i bk4: 148a 1941532i bk5: 132a 1941498i bk6: 128a 1941626i bk7: 140a 1941312i bk8: 172a 1941539i bk9: 176a 1941295i bk10: 164a 1941685i bk11: 180a 1941451i bk12: 164a 1941697i bk13: 160a 1941587i bk14: 148a 1941798i bk15: 176a 1941476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00395361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939494 n_act=185 n_pre=169 n_req=682 n_rd=2328 n_write=100 bw_util=0.0025
n_activity=13061 dram_eff=0.3718
bk0: 128a 1941558i bk1: 136a 1941520i bk2: 132a 1941707i bk3: 104a 1941797i bk4: 104a 1941801i bk5: 120a 1941725i bk6: 132a 1941428i bk7: 140a 1941303i bk8: 168a 1941469i bk9: 164a 1941499i bk10: 184a 1941479i bk11: 180a 1941426i bk12: 172a 1941619i bk13: 148a 1941681i bk14: 160a 1941689i bk15: 156a 1941583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00428055
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939339 n_act=202 n_pre=186 n_req=719 n_rd=2440 n_write=109 bw_util=0.002625
n_activity=14061 dram_eff=0.3626
bk0: 140a 1941546i bk1: 136a 1941466i bk2: 140a 1941556i bk3: 128a 1941737i bk4: 124a 1941676i bk5: 104a 1941801i bk6: 96a 1941699i bk7: 108a 1941597i bk8: 164a 1941645i bk9: 188a 1941273i bk10: 212a 1941331i bk11: 180a 1941412i bk12: 156a 1941764i bk13: 216a 1941083i bk14: 172a 1941608i bk15: 176a 1941475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00458019
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939414 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.002552
n_activity=13750 dram_eff=0.3604
bk0: 144a 1941475i bk1: 112a 1941724i bk2: 128a 1941671i bk3: 108a 1941782i bk4: 128a 1941604i bk5: 112a 1941664i bk6: 112a 1941673i bk7: 128a 1941466i bk8: 192a 1941269i bk9: 180a 1941293i bk10: 172a 1941627i bk11: 188a 1941303i bk12: 188a 1941491i bk13: 164a 1941587i bk14: 168a 1941714i bk15: 164a 1941450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0041889
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939498 n_act=188 n_pre=172 n_req=675 n_rd=2324 n_write=94 bw_util=0.00249
n_activity=13267 dram_eff=0.3645
bk0: 136a 1941709i bk1: 136a 1941592i bk2: 92a 1941932i bk3: 104a 1941737i bk4: 144a 1941499i bk5: 108a 1941643i bk6: 132a 1941435i bk7: 136a 1941498i bk8: 148a 1941689i bk9: 148a 1941539i bk10: 204a 1941406i bk11: 192a 1941275i bk12: 172a 1941600i bk13: 144a 1941702i bk14: 172a 1941602i bk15: 156a 1941611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00403856
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939565 n_act=171 n_pre=155 n_req=660 n_rd=2300 n_write=85 bw_util=0.002456
n_activity=12535 dram_eff=0.3805
bk0: 100a 1941799i bk1: 124a 1941697i bk2: 128a 1941729i bk3: 140a 1941725i bk4: 116a 1941686i bk5: 96a 1941725i bk6: 124a 1941514i bk7: 124a 1941412i bk8: 164a 1941671i bk9: 152a 1941567i bk10: 188a 1941529i bk11: 188a 1941352i bk12: 172a 1941631i bk13: 164a 1941530i bk14: 172a 1941639i bk15: 148a 1941627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00401745
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939582 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.002424
n_activity=12696 dram_eff=0.3708
bk0: 104a 1941790i bk1: 96a 1941797i bk2: 132a 1941688i bk3: 128a 1941712i bk4: 136a 1941503i bk5: 120a 1941681i bk6: 112a 1941551i bk7: 108a 1941551i bk8: 164a 1941567i bk9: 148a 1941550i bk10: 184a 1941560i bk11: 176a 1941489i bk12: 160a 1941740i bk13: 164a 1941554i bk14: 168a 1941648i bk15: 168a 1941534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00351958
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1942276 n_nop=1939343 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.002612
n_activity=14604 dram_eff=0.3474
bk0: 116a 1941799i bk1: 132a 1941544i bk2: 148a 1941561i bk3: 104a 1941837i bk4: 128a 1941631i bk5: 132a 1941511i bk6: 140a 1941397i bk7: 160a 1941200i bk8: 188a 1941401i bk9: 192a 1941207i bk10: 164a 1941623i bk11: 176a 1941384i bk12: 164a 1941685i bk13: 156a 1941617i bk14: 172a 1941616i bk15: 144a 1941675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00387638

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54349
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.5115
	minimum = 6
	maximum = 271
Network latency average = 10.0895
	minimum = 6
	maximum = 214
Slowest packet = 137311
Flit latency average = 9.91433
	minimum = 6
	maximum = 213
Slowest flit = 206292
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0604379
	minimum = 0.046883 (at node 24)
	maximum = 0.179031 (at node 44)
Accepted packet rate average = 0.0604379
	minimum = 0.046883 (at node 24)
	maximum = 0.179031 (at node 44)
Injected flit rate average = 0.0906569
	minimum = 0.0607934 (at node 24)
	maximum = 0.226816 (at node 44)
Accepted flit rate average= 0.0906569
	minimum = 0.075219 (at node 47)
	maximum = 0.310278 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0956 (8 samples)
	minimum = 6 (8 samples)
	maximum = 82.375 (8 samples)
Network latency average = 9.70863 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.875 (8 samples)
Flit latency average = 9.46776 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0253198 (8 samples)
	minimum = 0.020761 (8 samples)
	maximum = 0.0462801 (8 samples)
Accepted packet rate average = 0.0253198 (8 samples)
	minimum = 0.020761 (8 samples)
	maximum = 0.0462801 (8 samples)
Injected flit rate average = 0.0380324 (8 samples)
	minimum = 0.0228585 (8 samples)
	maximum = 0.0734685 (8 samples)
Accepted flit rate average = 0.0380324 (8 samples)
	minimum = 0.0294392 (8 samples)
	maximum = 0.0739765 (8 samples)
Injected packet size average = 1.50208 (8 samples)
Accepted packet size average = 1.50208 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 56 sec (896 sec)
gpgpu_simulation_rate = 42087 (inst/sec)
gpgpu_simulation_rate = 3170 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 461100
gpu_sim_insn = 5111858
gpu_ipc =      11.0862
gpu_tot_sim_cycle = 3529284
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      12.1333
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14505
partiton_reqs_in_parallel = 10144200
partiton_reqs_in_parallel_total    = 23012021
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3946
partiton_reqs_in_parallel_util = 10144200
partiton_reqs_in_parallel_util_total    = 23012021
gpu_sim_cycle_parition_util = 461100
gpu_tot_sim_cycle_parition_util    = 1046010
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =      10.0494 GB/Sec
L2_BW_total  =       3.4340 GB/Sec
gpu_total_sim_rate=33904

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1230, 1033, 1203, 1241, 1399, 1296, 1177, 1345, 1018, 1018, 1204, 1267, 1033, 1033, 1204, 1033, 970, 1140, 1126, 1141, 970, 1140, 955, 1321, 1234, 985, 1256, 1047, 970, 1100, 955, 955, 1225, 1453, 1216, 884, 899, 884, 899, 1135, 1345, 884, 1029, 884, 1173, 884, 1126, 884, 1664, 1006, 1240, 991, 794, 839, 965, 794, 839, 794, 794, 794, 794, 1073, 991, 1021, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2677
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 945
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198282	W0_Idle:54217387	W0_Scoreboard:27767515	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 932 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 3529016 
mrq_lat_table:11783 	303 	330 	3833 	624 	407 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106755 	15540 	57 	40 	919 	177 	2598 	1273 	164 	42 	109 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	84937 	1404 	330 	332 	35393 	93 	21 	13 	35 	923 	174 	2595 	1273 	164 	42 	109 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94639 	10656 	3829 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	16630 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	732 	80 	16 	8 	13 	6 	17 	20 	14 	11 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    239092    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    213063    274365    226134    419435    312635    279588    231105    205938    251124    427152    277034    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    241940    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.170213  2.175000  2.250000  2.733333  2.200000  2.020000  2.000000  2.162791  2.304348  2.446809  2.583333  2.458333  2.475000  2.717949  2.787879  2.969697 
dram[1]:  2.200000  2.045455  2.315789  2.378378  2.250000  2.205128  2.911765  2.181818  2.477273  2.355556  2.354167  2.628572  3.129032  2.742857  3.281250  3.000000 
dram[2]:  2.040000  2.484848  2.200000  2.113636  2.275000  2.106383  2.058824  2.142857  2.476191  2.134615  2.511111  2.390244  2.722222  2.937500  2.857143  3.166667 
dram[3]:  2.060000  2.285714  2.194444  2.210526  2.020000  2.039216  2.162791  2.175000  2.700000  2.365385  2.750000  2.439024  2.777778  2.871795  2.700000  2.694444 
dram[4]:  2.181818  2.333333  2.177778  2.236842  2.257143  2.410256  1.958333  2.418605  2.552632  2.255814  2.479167  2.581395  3.384615  3.129032  2.861111  2.787879 
dram[5]:  2.190476  2.170213  1.960000  3.068965  2.125000  2.512195  2.122449  2.441176  2.367347  2.325000  2.531915  2.463415  2.878788  2.609756  2.659091  3.028571 
dram[6]:  2.421053  2.093023  2.295455  2.166667  2.214286  2.234043  2.000000  2.111111  2.129630  2.520833  2.625000  2.156863  2.897436  3.481482  3.189189  2.882353 
dram[7]:  2.406250  2.309524  2.222222  2.166667  1.951613  2.075000  2.388889  2.333333  2.405406  2.500000  2.555556  2.413043  2.600000  3.571429  2.675000  2.540540 
dram[8]:  1.846154  2.238095  2.069767  2.562500  1.933333  2.127660  2.452381  2.159091  2.702703  2.416667  2.534884  2.634146  3.200000  2.702703  3.218750  3.029412 
dram[9]:  2.444444  1.979167  2.088889  2.042553  1.872727  2.285714  2.125000  2.606061  2.234043  2.348837  2.589744  3.181818  3.066667  3.029412  2.717949  2.837838 
dram[10]:  2.750000  2.044445  2.078947  2.146342  2.106383  2.363636  2.361702  2.266667  2.304348  2.333333  2.340909  2.604651  3.200000  3.032258  3.214286  2.852941 
average row locality = 17376/7187 = 2.417699
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        29        28        26        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        29        22        25        28        33        29 
dram[6]:        23        22        29        17        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        28        29        25        27        30        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4465
bank skew: 34/15 = 2.27
chip skew: 437/371 = 1.18
average mf latency per bank:
dram[0]:       5497      5584      4428      4886      5128      4357      4933      4799      5959      4844      8508      8184     13098     11008     12925      9512
dram[1]:      10410      6728      2289      2804      4652      3569      1361     11024      4344      6025      6827      9423     11204     13484      7311     10742
dram[2]:       5709      5628      1393      2091      2416      2218      1581      2395      7086      3840      7618      8978     10720     11872     12942     11006
dram[3]:       8338      6227      4803      4123      2619      4085      1167      3583      4723      6063      9497      8509     11341     10677      7811     15221
dram[4]:       7071     11100      7464      2866      5574      4928      1156      1058      5779      5365      8375     10581     13676     10807     14869     11729
dram[5]:      11342      8434      9011      1926      5815       926      4183      4429      7960      6432      8277      9262     11893     10784      9051     10017
dram[6]:      13509      7020      3089      4145      3232      1070      4865      4437      5374      4729      9786      9544     13357     10246     10071      8790
dram[7]:       8991      5450      1951      4517      5170      4056      2691      5020      4903      3926     11192      8015      8733      9936     10621     10151
dram[8]:       6997      7027      6707      2826      2537      1275      1346      4128      4571      6528      8254      7370     12724      9526      9023     10289
dram[9]:       8446      5875      3026      2770      5523      2076      1308      5836      4413      4988      7757      8054     10992      8536      9443      9894
dram[10]:       4389      6439      3064      4414      2367      3043      4219      1790      7242      5909      9203      7476      9768     12105     10158     11571
maximum mf latency per bank:
dram[0]:      43710     26024    202832    217311    209668     89792    170202    280891    169959     94240    169933    169360    340765    170004    347174    169816
dram[1]:     272568     86126     99322     62562    169623     62654     18179    336944     43380    169420     86421    169393     85982    139006     18301    169964
dram[2]:      62988     18175      8130     62912     61465     43634     43530     62580    169925     32067    169398    257762     86120     63042    138886    211500
dram[3]:     169912     26334    169834    169733     63002    274022       491    169671     62989    170170    169888    139047     63021    138948     22557    347177
dram[4]:     169883    421602    421606     62923    309010    169730       817       526    169601     63007    169969    169831    138999     62653    169992    211376
dram[5]:     355874    272599    421602     62971    274031       441    169673    256190    253547    170124    257771    227378     63081     90655    138819    138885
dram[6]:     272580    138839     88532    169939     92079      6851    169572    276634    169612    169406    169883    211511    347171     86148    138918     32641
dram[7]:     169921     62600     62552     90350    308988    169726     63029    280891     26337     10646    257770    253552     13300     63070    211516     86252
dram[8]:     169907    266788    202869     62455     62942     26374     17325    170176     36494    169573    139067    169887    169912     63031     86125     86235
dram[9]:     272591    169955    169913     62984    169497     62654     13099    169652     24498     35575     86094    227289    138980     13316    138872    109246
dram[10]:      18175    169952     62431    169745     62462    169529    169621     62554    227291    169629    169379    139115     62566    169893     86158    170018
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2791945 n_act=684 n_pre=668 n_req=1621 n_rd=4736 n_write=437 bw_util=0.003697
n_activity=35953 dram_eff=0.2878
bk0: 296a 2796507i bk1: 252a 2796690i bk2: 288a 2796623i bk3: 244a 2797013i bk4: 280a 2796633i bk5: 288a 2796282i bk6: 288a 2796167i bk7: 268a 2796361i bk8: 320a 2796417i bk9: 332a 2796216i bk10: 360a 2796191i bk11: 352a 2796119i bk12: 292a 2796584i bk13: 312a 2796507i bk14: 276a 2796931i bk15: 288a 2796691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00533613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2792300 n_act=618 n_pre=602 n_req=1539 n_rd=4548 n_write=402 bw_util=0.003538
n_activity=33515 dram_eff=0.2954
bk0: 256a 2796788i bk1: 272a 2796598i bk2: 256a 2796804i bk3: 256a 2796731i bk4: 272a 2796668i bk5: 260a 2796700i bk6: 288a 2796652i bk7: 280a 2796420i bk8: 324a 2796432i bk9: 324a 2796322i bk10: 340a 2796337i bk11: 288a 2796655i bk12: 280a 2796930i bk13: 288a 2796731i bk14: 292a 2796797i bk15: 272a 2796749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00489339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2792121 n_act=653 n_pre=637 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003616
n_activity=35330 dram_eff=0.2864
bk0: 304a 2796414i bk1: 248a 2796913i bk2: 268a 2796790i bk3: 292a 2796665i bk4: 268a 2796707i bk5: 300a 2796416i bk6: 300a 2796213i bk7: 272a 2796494i bk8: 324a 2796571i bk9: 336a 2796180i bk10: 344a 2796395i bk11: 308a 2796540i bk12: 292a 2796805i bk13: 284a 2796796i bk14: 256a 2797150i bk15: 292a 2796799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00467184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2791993 n_act=667 n_pre=651 n_req=1589 n_rd=4760 n_write=399 bw_util=0.003687
n_activity=35276 dram_eff=0.2925
bk0: 304a 2796279i bk1: 244a 2796835i bk2: 256a 2796934i bk3: 264a 2796877i bk4: 300a 2796395i bk5: 308a 2796285i bk6: 276a 2796546i bk7: 252a 2796604i bk8: 316a 2796685i bk9: 372a 2795940i bk10: 328a 2796558i bk11: 316a 2796506i bk12: 300a 2796787i bk13: 320a 2796450i bk14: 308a 2796561i bk15: 296a 2796703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00474116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2792231 n_act=626 n_pre=610 n_req=1538 n_rd=4620 n_write=383 bw_util=0.003576
n_activity=33458 dram_eff=0.2991
bk0: 288a 2796583i bk1: 256a 2796821i bk2: 300a 2796530i bk3: 272a 2796795i bk4: 236a 2796960i bk5: 292a 2796650i bk6: 272a 2796424i bk7: 288a 2796268i bk8: 292a 2796649i bk9: 300a 2796467i bk10: 368a 2796280i bk11: 340a 2796284i bk12: 260a 2797122i bk13: 280a 2796774i bk14: 304a 2796702i bk15: 272a 2796705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00473616
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2791907 n_act=670 n_pre=654 n_req=1627 n_rd=4816 n_write=423 bw_util=0.003744
n_activity=35826 dram_eff=0.2925
bk0: 268a 2796652i bk1: 296a 2796396i bk2: 292a 2796494i bk3: 264a 2796974i bk4: 304a 2796402i bk5: 276a 2796522i bk6: 300a 2796119i bk7: 256a 2796654i bk8: 352a 2796334i bk9: 292a 2796632i bk10: 360a 2796311i bk11: 316a 2796446i bk12: 280a 2796786i bk13: 316a 2796436i bk14: 336a 2796473i bk15: 308a 2796603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0052618
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2791833 n_act=680 n_pre=664 n_req=1639 n_rd=4872 n_write=421 bw_util=0.003783
n_activity=35498 dram_eff=0.2982
bk0: 276a 2796641i bk1: 272a 2796568i bk2: 288a 2796484i bk3: 244a 2796735i bk4: 276a 2796686i bk5: 304a 2796303i bk6: 276a 2796409i bk7: 332a 2795943i bk8: 340a 2796074i bk9: 356a 2796126i bk10: 332a 2796487i bk11: 344a 2796108i bk12: 328a 2796511i bk13: 276a 2796797i bk14: 340a 2796497i bk15: 288a 2796544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00517104
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2792136 n_act=647 n_pre=631 n_req=1558 n_rd=4664 n_write=392 bw_util=0.003613
n_activity=34274 dram_eff=0.295
bk0: 232a 2797006i bk1: 284a 2796596i bk2: 244a 2796870i bk3: 268a 2796632i bk4: 352a 2795899i bk5: 252a 2796678i bk6: 264a 2796664i bk7: 284a 2796458i bk8: 276a 2796761i bk9: 316a 2796420i bk10: 356a 2796329i bk11: 340a 2796276i bk12: 300a 2796619i bk13: 288a 2796737i bk14: 312a 2796584i bk15: 296a 2796682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00476117
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2792097 n_act=649 n_pre=633 n_req=1581 n_rd=4680 n_write=411 bw_util=0.003638
n_activity=34386 dram_eff=0.2961
bk0: 292a 2796345i bk1: 284a 2796568i bk2: 268a 2796666i bk3: 248a 2796993i bk4: 268a 2796624i bk5: 284a 2796337i bk6: 296a 2796297i bk7: 288a 2796335i bk8: 304a 2796709i bk9: 348a 2796128i bk10: 324a 2796567i bk11: 316a 2796427i bk12: 284a 2796970i bk13: 292a 2796539i bk14: 292a 2796862i bk15: 292a 2796650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00483836
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2792179 n_act=648 n_pre=632 n_req=1561 n_rd=4600 n_write=411 bw_util=0.003581
n_activity=34583 dram_eff=0.2898
bk0: 264a 2796879i bk1: 284a 2796437i bk2: 280a 2796633i bk3: 288a 2796532i bk4: 292a 2796313i bk5: 276a 2796523i bk6: 244a 2796631i bk7: 252a 2796680i bk8: 328a 2796439i bk9: 304a 2796412i bk10: 312a 2796697i bk11: 312a 2796603i bk12: 272a 2797012i bk13: 296a 2796747i bk14: 300a 2796738i bk15: 296a 2796671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00448888
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2798470 n_nop=2792119 n_act=646 n_pre=630 n_req=1580 n_rd=4660 n_write=415 bw_util=0.003627
n_activity=34622 dram_eff=0.2932
bk0: 248a 2796945i bk1: 276a 2796561i bk2: 252a 2796884i bk3: 268a 2796666i bk4: 280a 2796479i bk5: 288a 2796376i bk6: 328a 2796117i bk7: 288a 2796308i bk8: 328a 2796430i bk9: 356a 2796117i bk10: 312a 2796514i bk11: 336a 2796326i bk12: 280a 2796966i bk13: 272a 2796839i bk14: 268a 2797045i bk15: 280a 2796756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00459715

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 1
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12314
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.92585
	minimum = 6
	maximum = 27
Network latency average = 6.9229
	minimum = 6
	maximum = 26
Slowest packet = 161292
Flit latency average = 6.41522
	minimum = 6
	maximum = 25
Slowest flit = 295882
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0021205
	minimum = 0.00141835 (at node 21)
	maximum = 0.00257862 (at node 40)
Accepted packet rate average = 0.0021205
	minimum = 0.00141835 (at node 21)
	maximum = 0.00257862 (at node 40)
Injected flit rate average = 0.00319528
	minimum = 0.00171221 (at node 21)
	maximum = 0.00465301 (at node 35)
Accepted flit rate average= 0.00319528
	minimum = 0.00257971 (at node 21)
	maximum = 0.00423011 (at node 22)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6323 (9 samples)
	minimum = 6 (9 samples)
	maximum = 76.2222 (9 samples)
Network latency average = 9.3991 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60.5556 (9 samples)
Flit latency average = 9.12859 (9 samples)
	minimum = 6 (9 samples)
	maximum = 59.6667 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0227421 (9 samples)
	minimum = 0.0186118 (9 samples)
	maximum = 0.0414244 (9 samples)
Accepted packet rate average = 0.0227421 (9 samples)
	minimum = 0.0186118 (9 samples)
	maximum = 0.0414244 (9 samples)
Injected flit rate average = 0.0341617 (9 samples)
	minimum = 0.0205089 (9 samples)
	maximum = 0.0658224 (9 samples)
Accepted flit rate average = 0.0341617 (9 samples)
	minimum = 0.0264548 (9 samples)
	maximum = 0.0662269 (9 samples)
Injected packet size average = 1.50213 (9 samples)
Accepted packet size average = 1.50213 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 3 sec (1263 sec)
gpgpu_simulation_rate = 33904 (inst/sec)
gpgpu_simulation_rate = 2794 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7776
gpu_sim_insn = 4498644
gpu_ipc =     578.5293
gpu_tot_sim_cycle = 3759210
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      12.5879
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14505
partiton_reqs_in_parallel = 171072
partiton_reqs_in_parallel_total    = 33156221
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.8655
partiton_reqs_in_parallel_util = 171072
partiton_reqs_in_parallel_util_total    = 33156221
gpu_sim_cycle_parition_util = 7776
gpu_tot_sim_cycle_parition_util    = 1507110
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     288.9230 GB/Sec
L2_BW_total  =       3.8216 GB/Sec
gpu_total_sim_rate=36768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1365, 1153, 1338, 1406, 1534, 1431, 1297, 1480, 1153, 1153, 1339, 1417, 1198, 1198, 1339, 1153, 1099, 1239, 1255, 1225, 1084, 1224, 1084, 1420, 1348, 1129, 1400, 1191, 1099, 1184, 1084, 1084, 1339, 1582, 1330, 983, 998, 983, 1013, 1279, 1459, 998, 1143, 1013, 1287, 1013, 1240, 983, 1778, 1120, 1339, 1120, 908, 938, 1079, 893, 968, 893, 908, 908, 893, 1202, 1105, 1105, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119883
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1684
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385761	W0_Idle:54253954	W0_Scoreboard:27812481	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 817 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 3759209 
mrq_lat_table:11783 	303 	330 	3833 	624 	407 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128688 	17208 	141 	58 	919 	177 	2598 	1273 	164 	42 	109 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	88986 	2285 	1997 	5646 	45316 	1806 	94 	89 	42 	923 	174 	2595 	1273 	164 	42 	109 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101959 	11503 	3833 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	32162 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	748 	80 	16 	8 	13 	6 	17 	20 	14 	11 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    170310    242662    184262    235758    198834    211535    237273    239092    181248    210448    144501    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    186239    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    213063    274365    226134    419435    312635    279588    231105    205938    251124    427152    277034    481628    209027 
dram[3]:    183492    235257    214100    276391    243975    246665    247164    236498    168294    246846    402990    462202    276967    420785    241940    207162 
dram[4]:    219692    217333    229145    235380    184663    237975    170632    168303    420524    287865    171331    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    175893    245088    192452    305212    240001    457126    461766 
dram[6]:    191329    434476    254292    290794    207134    420401    420899    272640    451500    145229    191495    190365    211702    307213    337458    425354 
dram[7]:    263588    208229    173890    219291    256140    238705    245519    246683    233866    217069    209541    220339    461168    490637    209717    239045 
dram[8]:    464685    261577    260024    237228    237156    342344    239536    169721    457438    261834    172831    262217    383668    185184    429484    233862 
dram[9]:    195321    268644    252558    282051    184730    431004    209450    164046    454639    270640    454163    236753    259015    214153    173368    425089 
dram[10]:    233801    195867    288259    452846    192830    209128    212988    163564    196629    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.170213  2.175000  2.250000  2.733333  2.200000  2.020000  2.000000  2.162791  2.304348  2.446809  2.583333  2.458333  2.475000  2.717949  2.787879  2.969697 
dram[1]:  2.200000  2.045455  2.315789  2.378378  2.250000  2.205128  2.911765  2.181818  2.477273  2.355556  2.354167  2.628572  3.129032  2.742857  3.281250  3.000000 
dram[2]:  2.040000  2.484848  2.200000  2.113636  2.275000  2.106383  2.058824  2.142857  2.476191  2.134615  2.511111  2.390244  2.722222  2.937500  2.857143  3.166667 
dram[3]:  2.060000  2.285714  2.194444  2.210526  2.020000  2.039216  2.162791  2.175000  2.700000  2.365385  2.750000  2.439024  2.777778  2.871795  2.700000  2.694444 
dram[4]:  2.181818  2.333333  2.177778  2.236842  2.257143  2.410256  1.958333  2.418605  2.552632  2.255814  2.479167  2.581395  3.384615  3.129032  2.861111  2.787879 
dram[5]:  2.190476  2.170213  1.960000  3.068965  2.125000  2.512195  2.122449  2.441176  2.367347  2.325000  2.531915  2.463415  2.878788  2.609756  2.659091  3.028571 
dram[6]:  2.421053  2.093023  2.295455  2.166667  2.214286  2.234043  2.000000  2.111111  2.129630  2.520833  2.625000  2.156863  2.897436  3.481482  3.189189  2.882353 
dram[7]:  2.406250  2.309524  2.222222  2.166667  1.951613  2.075000  2.388889  2.333333  2.405406  2.500000  2.555556  2.413043  2.600000  3.571429  2.675000  2.540540 
dram[8]:  1.846154  2.238095  2.069767  2.562500  1.933333  2.127660  2.452381  2.159091  2.702703  2.416667  2.534884  2.634146  3.200000  2.702703  3.218750  3.029412 
dram[9]:  2.444444  1.979167  2.088889  2.042553  1.872727  2.285714  2.125000  2.606061  2.234043  2.348837  2.589744  3.181818  3.066667  3.029412  2.717949  2.837838 
dram[10]:  2.750000  2.044445  2.078947  2.146342  2.106383  2.363636  2.361702  2.266667  2.304348  2.333333  2.340909  2.604651  3.200000  3.032258  3.214286  2.852941 
average row locality = 17376/7187 = 2.417699
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        29        28        26        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        24        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        29        22        25        28        33        29 
dram[6]:        23        22        29        17        24        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        29        23        24        29        28        29        25        27        30        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4465
bank skew: 34/15 = 2.27
chip skew: 437/371 = 1.18
average mf latency per bank:
dram[0]:       5608      5721      4545      5030      5316      4555      5154      5027      6192      5058      8738      8411     13340     11219     13164      9759
dram[1]:      10545      6870      2433      2963      4851      3770      1584     11244      4584      6292      7081      9764     11452     13755      7525     10975
dram[2]:       5826      5753      1520      2210      2619      2435      1785      2648      7341      4078      7872      9244     10954     12125     13211     11240
dram[3]:       8450      6364      4931      4293      2806      4255      1414      3824      4953      6275      9732      8807     11563     10879      8009     15465
dram[4]:       7189     11227      7572      2996      5806      5131      1373      1278      6052      5637      8616     10833     13939     11037     15075     11969
dram[5]:      11463      8560      9125      2076      6011      1104      4387      4687      8178      6696      8506      9549     12164     10988      9228     10245
dram[6]:      13655      7160      3195      4285      3427      1244      5104      4646      5609      4930     10022      9784     13561     10487     10264      9045
dram[7]:       9152      5582      2134      4637      5324      4273      2942      5242      5224      4178     11437      8269      8966     10163     10869     10417
dram[8]:       7144      7156      6876      2981      2759      1467      1583      4382      4889      6808      8591      7686     21646      9810      9294     10522
dram[9]:       8568      6040      3169      2889      5713      2282      1595      6119      4687      5272      8090      8358     11260      8774      9685     10123
dram[10]:       4545      6583      3227      4575      2573      3243      4415      2012      7496      6147      9491      7739      9992     12358     10415     11802
maximum mf latency per bank:
dram[0]:      43710     26024    202832    217311    209668     89792    170202    280891    169959     94240    169933    169360    340765    170004    347174    169816
dram[1]:     272568     86126     99322     62562    169623     62654     18179    336944     43380    169420     86421    169393     85982    139006     18301    169964
dram[2]:      62988     18175      8130     62912     61465     43634     43530     62580    169925     32067    169398    257762     86120     63042    138886    211500
dram[3]:     169912     26334    169834    169733     63002    274022       491    169671     62989    170170    169888    139047     63021    138948     22557    347177
dram[4]:     169883    421602    421606     62923    309010    169730       817       526    169601     63007    169969    169831    138999     62653    169992    211376
dram[5]:     355874    272599    421602     62971    274031       441    169673    256190    253547    170124    257771    227378     63081     90655    138819    138885
dram[6]:     272580    138839     88532    169939     92079      6851    169572    276634    169612    169406    169883    211511    347171     86148    138918     32641
dram[7]:     169921     62600     62552     90350    308988    169726     63029    280891     26337     10646    257770    253552     13300     63070    211516     86252
dram[8]:     169907    266788    202869     62455     62942     26374     17325    170176     36494    169573    139067    169887    169912     63031     86125     86235
dram[9]:     272591    169955    169913     62984    169497     62654     13099    169652     24498     35575     86094    227289    138980     13316    138872    109246
dram[10]:      18175    169952     62431    169745     62462    169529    169621     62554    227291    169629    169379    139115     62566    169893     86158    170018
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806383 n_act=684 n_pre=668 n_req=1621 n_rd=4736 n_write=437 bw_util=0.003678
n_activity=35953 dram_eff=0.2878
bk0: 296a 2810945i bk1: 252a 2811128i bk2: 288a 2811061i bk3: 244a 2811451i bk4: 280a 2811071i bk5: 288a 2810720i bk6: 288a 2810605i bk7: 268a 2810799i bk8: 320a 2810855i bk9: 332a 2810654i bk10: 360a 2810629i bk11: 352a 2810557i bk12: 292a 2811022i bk13: 312a 2810945i bk14: 276a 2811369i bk15: 288a 2811129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00530874
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806738 n_act=618 n_pre=602 n_req=1539 n_rd=4548 n_write=402 bw_util=0.003519
n_activity=33515 dram_eff=0.2954
bk0: 256a 2811226i bk1: 272a 2811036i bk2: 256a 2811242i bk3: 256a 2811169i bk4: 272a 2811106i bk5: 260a 2811138i bk6: 288a 2811090i bk7: 280a 2810858i bk8: 324a 2810870i bk9: 324a 2810760i bk10: 340a 2810775i bk11: 288a 2811093i bk12: 280a 2811368i bk13: 288a 2811169i bk14: 292a 2811235i bk15: 272a 2811187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00486827
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806559 n_act=653 n_pre=637 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003597
n_activity=35330 dram_eff=0.2864
bk0: 304a 2810852i bk1: 248a 2811351i bk2: 268a 2811228i bk3: 292a 2811103i bk4: 268a 2811145i bk5: 300a 2810854i bk6: 300a 2810651i bk7: 272a 2810932i bk8: 324a 2811009i bk9: 336a 2810618i bk10: 344a 2810833i bk11: 308a 2810978i bk12: 292a 2811243i bk13: 284a 2811234i bk14: 256a 2811588i bk15: 292a 2811237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00464786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806431 n_act=667 n_pre=651 n_req=1589 n_rd=4760 n_write=399 bw_util=0.003668
n_activity=35276 dram_eff=0.2925
bk0: 304a 2810717i bk1: 244a 2811273i bk2: 256a 2811372i bk3: 264a 2811315i bk4: 300a 2810833i bk5: 308a 2810723i bk6: 276a 2810984i bk7: 252a 2811042i bk8: 316a 2811123i bk9: 372a 2810378i bk10: 328a 2810996i bk11: 316a 2810944i bk12: 300a 2811225i bk13: 320a 2810888i bk14: 308a 2810999i bk15: 296a 2811141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00471683
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806669 n_act=626 n_pre=610 n_req=1538 n_rd=4620 n_write=383 bw_util=0.003557
n_activity=33458 dram_eff=0.2991
bk0: 288a 2811021i bk1: 256a 2811259i bk2: 300a 2810968i bk3: 272a 2811233i bk4: 236a 2811398i bk5: 292a 2811088i bk6: 272a 2810862i bk7: 288a 2810706i bk8: 292a 2811087i bk9: 300a 2810905i bk10: 368a 2810718i bk11: 340a 2810722i bk12: 260a 2811560i bk13: 280a 2811212i bk14: 304a 2811140i bk15: 272a 2811143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00471185
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806345 n_act=670 n_pre=654 n_req=1627 n_rd=4816 n_write=423 bw_util=0.003725
n_activity=35826 dram_eff=0.2925
bk0: 268a 2811090i bk1: 296a 2810834i bk2: 292a 2810932i bk3: 264a 2811412i bk4: 304a 2810840i bk5: 276a 2810960i bk6: 300a 2810557i bk7: 256a 2811092i bk8: 352a 2810772i bk9: 292a 2811070i bk10: 360a 2810749i bk11: 316a 2810884i bk12: 280a 2811224i bk13: 316a 2810874i bk14: 336a 2810911i bk15: 308a 2811041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0052348
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806271 n_act=680 n_pre=664 n_req=1639 n_rd=4872 n_write=421 bw_util=0.003763
n_activity=35498 dram_eff=0.2982
bk0: 276a 2811079i bk1: 272a 2811006i bk2: 288a 2810922i bk3: 244a 2811173i bk4: 276a 2811124i bk5: 304a 2810741i bk6: 276a 2810847i bk7: 332a 2810381i bk8: 340a 2810512i bk9: 356a 2810564i bk10: 332a 2810925i bk11: 344a 2810546i bk12: 328a 2810949i bk13: 276a 2811235i bk14: 340a 2810935i bk15: 288a 2810982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0051445
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806574 n_act=647 n_pre=631 n_req=1558 n_rd=4664 n_write=392 bw_util=0.003595
n_activity=34274 dram_eff=0.295
bk0: 232a 2811444i bk1: 284a 2811034i bk2: 244a 2811308i bk3: 268a 2811070i bk4: 352a 2810337i bk5: 252a 2811116i bk6: 264a 2811102i bk7: 284a 2810896i bk8: 276a 2811199i bk9: 316a 2810858i bk10: 356a 2810767i bk11: 340a 2810714i bk12: 300a 2811057i bk13: 288a 2811175i bk14: 312a 2811022i bk15: 296a 2811120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00473674
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806535 n_act=649 n_pre=633 n_req=1581 n_rd=4680 n_write=411 bw_util=0.00362
n_activity=34386 dram_eff=0.2961
bk0: 292a 2810783i bk1: 284a 2811006i bk2: 268a 2811104i bk3: 248a 2811431i bk4: 268a 2811062i bk5: 284a 2810775i bk6: 296a 2810735i bk7: 288a 2810773i bk8: 304a 2811147i bk9: 348a 2810566i bk10: 324a 2811005i bk11: 316a 2810865i bk12: 284a 2811408i bk13: 292a 2810977i bk14: 292a 2811300i bk15: 292a 2811088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00481352
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806617 n_act=648 n_pre=632 n_req=1561 n_rd=4600 n_write=411 bw_util=0.003563
n_activity=34583 dram_eff=0.2898
bk0: 264a 2811317i bk1: 284a 2810875i bk2: 280a 2811071i bk3: 288a 2810970i bk4: 292a 2810751i bk5: 276a 2810961i bk6: 244a 2811069i bk7: 252a 2811118i bk8: 328a 2810877i bk9: 304a 2810850i bk10: 312a 2811135i bk11: 312a 2811041i bk12: 272a 2811450i bk13: 296a 2811185i bk14: 300a 2811176i bk15: 296a 2811109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00446584
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2812908 n_nop=2806557 n_act=646 n_pre=630 n_req=1580 n_rd=4660 n_write=415 bw_util=0.003608
n_activity=34622 dram_eff=0.2932
bk0: 248a 2811383i bk1: 276a 2810999i bk2: 252a 2811322i bk3: 268a 2811104i bk4: 280a 2810917i bk5: 288a 2810814i bk6: 328a 2810555i bk7: 288a 2810746i bk8: 328a 2810868i bk9: 356a 2810555i bk10: 312a 2810952i bk11: 336a 2810764i bk12: 280a 2811404i bk13: 272a 2811277i bk14: 268a 2811483i bk15: 280a 2811194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00457356

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 1
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12314
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12151
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29279
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.8629
	minimum = 6
	maximum = 523
Network latency average = 36.1994
	minimum = 6
	maximum = 357
Slowest packet = 258538
Flit latency average = 40.9882
	minimum = 6
	maximum = 356
Slowest flit = 409890
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0609684
	minimum = 0.0473281 (at node 19)
	maximum = 0.307954 (at node 44)
Accepted packet rate average = 0.0609684
	minimum = 0.0473281 (at node 19)
	maximum = 0.307954 (at node 44)
Injected flit rate average = 0.0914526
	minimum = 0.0781943 (at node 19)
	maximum = 0.331811 (at node 44)
Accepted flit rate average= 0.0914526
	minimum = 0.0637901 (at node 19)
	maximum = 0.592052 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0553 (10 samples)
	minimum = 6 (10 samples)
	maximum = 120.9 (10 samples)
Network latency average = 12.0791 (10 samples)
	minimum = 6 (10 samples)
	maximum = 90.2 (10 samples)
Flit latency average = 12.3145 (10 samples)
	minimum = 6 (10 samples)
	maximum = 89.3 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0265647 (10 samples)
	minimum = 0.0214834 (10 samples)
	maximum = 0.0680774 (10 samples)
Accepted packet rate average = 0.0265647 (10 samples)
	minimum = 0.0214834 (10 samples)
	maximum = 0.0680774 (10 samples)
Injected flit rate average = 0.0398907 (10 samples)
	minimum = 0.0262775 (10 samples)
	maximum = 0.0924213 (10 samples)
Accepted flit rate average = 0.0398907 (10 samples)
	minimum = 0.0301884 (10 samples)
	maximum = 0.118809 (10 samples)
Injected packet size average = 1.50164 (10 samples)
Accepted packet size average = 1.50164 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 27 sec (1287 sec)
gpgpu_simulation_rate = 36768 (inst/sec)
gpgpu_simulation_rate = 2920 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1065226
gpu_sim_insn = 5750033
gpu_ipc =       5.3979
gpu_tot_sim_cycle = 5051658
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =      10.5056
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 520
gpu_stall_icnt2sh    = 22242
partiton_reqs_in_parallel = 23434651
partiton_reqs_in_parallel_total    = 33327293
partiton_level_parallism =      21.9997
partiton_level_parallism_total  =      11.2363
partiton_reqs_in_parallel_util = 23434651
partiton_reqs_in_parallel_util_total    = 33327293
gpu_sim_cycle_parition_util = 1065226
gpu_tot_sim_cycle_parition_util    = 1514886
partiton_level_parallism_util =      21.9997
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      19.4603 GB/Sec
L2_BW_total  =       6.9474 GB/Sec
gpu_total_sim_rate=23235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1648, 1473, 1896, 2108, 2339, 2458, 1919, 2227, 1830, 1760, 2280, 2169, 1518, 2003, 2265, 2439, 1645, 1892, 1909, 1340, 1541, 1926, 1489, 2279, 1921, 1808, 1998, 1672, 1540, 1366, 1942, 1752, 1524, 2287, 1422, 1075, 1208, 1703, 1550, 1976, 1722, 1482, 1380, 1273, 1379, 1684, 1752, 1168, 2426, 1686, 1579, 1425, 1185, 1753, 1345, 1080, 1260, 1155, 977, 1200, 1304, 1599, 1542, 1320, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 157091
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 150512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1693
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:418364	W0_Idle:79198350	W0_Scoreboard:61734363	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 363 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1352 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 5051620 
mrq_lat_table:23636 	521 	650 	7463 	1968 	1216 	774 	422 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336897 	24220 	180 	58 	943 	250 	2728 	1673 	775 	1167 	1190 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	283560 	13740 	4062 	5666 	52442 	1826 	94 	89 	42 	948 	246 	2726 	1672 	775 	1167 	1190 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	242125 	26412 	6874 	438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	47913 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1248 	84 	18 	10 	18 	14 	23 	30 	19 	17 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    225156    242662    237354    235758    232397    211535    237273    239092    208124    212296    222540    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    216466    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    238253    274365    226134    419435    312635    279588    231105    227416    251124    427152    277034    481628    209027 
dram[3]:    202819    241633    222591    276391    243975    246665    247164    236498    208649    246846    402990    462202    276967    420785    241940    241289 
dram[4]:    219692    217333    229145    235380    184663    237975    216382    231958    420524    287865    222531    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    212171    245088    192452    305212    240001    457126    461766 
dram[6]:    211770    434476    254292    290794    207134    420401    420899    272640    451500    165471    237667    190365    211813    307213    337458    425354 
dram[7]:    263588    208229    216017    219291    256140    238705    245519    246683    233866    217069    209541    222443    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    237228    237453    342344    239536    232393    457438    261834    222298    262217    383668    185184    429484    233862 
dram[9]:    238789    268644    252558    282051    205483    431004    209450    216436    454639    270640    454163    236753    259015    214153    203470    425089 
dram[10]:    233801    201684    288259    452846    192830    209128    212988    232398    227046    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.329268  2.258427  2.227273  2.462500  2.239130  1.990654  2.000000  2.204301  2.250000  2.145631  2.250000  2.245098  2.359550  2.322581  2.414634  2.750000 
dram[1]:  2.170213  2.340659  2.162791  2.177778  2.444444  2.476744  2.473684  2.210526  2.166667  2.252525  2.322581  2.411111  2.513514  2.415730  3.014706  2.352273 
dram[2]:  2.187500  2.649351  2.068965  2.110000  2.306818  2.275510  2.208333  2.311111  2.311828  2.132743  2.279570  2.292929  2.264368  2.730769  2.458823  2.518987 
dram[3]:  2.257426  2.308642  2.244681  1.979592  2.188119  2.107527  2.258065  2.074468  2.310000  2.298969  2.395833  2.315789  2.597403  2.487500  2.412500  2.482353 
dram[4]:  2.297619  2.192308  2.235294  2.168539  2.412500  2.241758  2.068627  2.292135  2.255814  2.269663  2.091837  2.402299  2.831169  2.457831  2.523256  2.516854 
dram[5]:  2.329412  2.305882  2.062500  2.500000  2.362637  2.292135  2.075269  2.258427  2.310000  2.244898  2.413043  2.281250  2.465116  2.489130  2.397590  2.698795 
dram[6]:  2.351064  2.121495  2.288889  2.121212  2.107527  2.077778  2.280000  2.158416  2.169811  2.425532  2.357143  2.160377  2.445783  2.844156  2.607595  2.415730 
dram[7]:  2.277108  2.139785  2.134831  2.170213  2.087379  2.265957  2.318182  2.255556  2.202020  2.347368  2.355556  2.262136  2.318182  2.802469  2.573171  2.361446 
dram[8]:  1.990000  2.329545  2.137255  2.345679  2.230000  2.132653  2.404494  2.141414  2.488889  2.303030  2.290000  2.303371  2.517241  2.453488  2.523809  2.467532 
dram[9]:  2.358025  2.127660  2.031915  2.178571  1.981982  2.128713  2.476744  2.379310  2.180851  2.148515  2.422222  2.488095  2.616279  2.428571  2.388889  2.588235 
dram[10]:  2.552632  2.043011  2.292683  2.082474  2.148936  2.160919  2.255319  2.441860  2.125000  2.263158  2.260870  2.293478  2.811594  2.585366  2.662500  2.543210 
average row locality = 36727/15918 = 2.307262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       150       144       147       151       155       149       153       153       157       157       166       157       158       146       155 
dram[1]:       153       164       141       147       149       161       138       155       159       163       158       159       137       156       155       149 
dram[2]:       161       156       138       157       152       167       158       158       152       173       157       167       144       159       158       152 
dram[3]:       173       140       163       147       168       144       160       141       166       165       170       160       148       146       141       157 
dram[4]:       148       129       146       150       141       157       157       148       141       148       150       153       161       150       162       168 
dram[5]:       150       151       148       157       162       151       143       153       169       160       162       155       155       169       150       169 
dram[6]:       170       170       157       158       142       138       171       164       166       166       170       166       151       161       150       159 
dram[7]:       142       149       141       155       162       158       153       155       162       166       158       169       152       168       158       147 
dram[8]:       151       157       165       144       168       156       157       158       168       165       163       150       159       155       156       141 
dram[9]:       147       150       146       135       163       163       159       153       146       156       161       154       164       163       161       160 
dram[10]:       147       144       141       152       148       139       160       160       162       159       152       156       145       155       157       150 
total reads: 27270
bank skew: 173/129 = 1.34
chip skew: 2559/2409 = 1.06
number of total write accesses:
dram[0]:        49        51        52        50        55        58        55        52        54        64        59        63        53        58        52        54 
dram[1]:        51        49        45        49        49        52        50        55        62        60        58        58        49        59        50        58 
dram[2]:        49        48        42        54        51        56        54        50        63        68        55        60        53        54        51        47 
dram[3]:        55        47        48        47        53        52        50        54        65        58        60        60        52        53        52        54 
dram[4]:        45        42        44        43        52        47        54        56        53        54        55        56        57        54        55        56 
dram[5]:        48        45        50        48        53        53        50        48        62        60        60        64        57        60        49        55 
dram[6]:        51        57        49        52        54        49        57        54        64        62        61        63        52        58        56        56 
dram[7]:        47        50        49        49        53        55        51        48        56        57        54        64        52        59        53        49 
dram[8]:        48        48        53        46        55        53        57        54        56        63        66        55        60        56        56        49 
dram[9]:        44        50        45        48        57        52        54        54        59        61        57        55        61        58        54        60 
dram[10]:        47        46        47        50        54        49        52        50        59        56        56        55        49        57        56        56 
total reads: 9457
bank skew: 68/42 = 1.62
chip skew: 895/823 = 1.09
average mf latency per bank:
dram[0]:      14968     15900      8176     11969      9821     12180     12684     12126     15107      8063     16490     17054     16335     17040     18231     13961
dram[1]:      13468     14823     12637     12419     11010     12496      5033     14501     13452     10971     13278     14277     13890     14447     13287     15171
dram[2]:      12682     14845      9927     14517     12120     16227      9499     12647     15111     11567     13874     15354     13247     16788     15077     15598
dram[3]:      16662     13591     15004     10761     14643     12294     10669     11683      9780     11550     12118     13511     11652     14380     14877     17463
dram[4]:      13910     15693     12690     13748     10859     12794     10482     10946     11391      9522     14949     15986     21279     14624     17968     18567
dram[5]:      17800     15660     16896      7076     10790     12279     13391     11829     14506     10100     12750     14019     13119     14458     12351     14047
dram[6]:      18750     13457     12613     11742      7747     10261     13126     11657     14426     13982     13299     15055     17394     16520     18182     16370
dram[7]:      13715     12522      7522     10542      8671      9902     10455     13775     12100     10413     16857     13780     16253     16915     16057     14076
dram[8]:      11901     15769     15705     11160     15747     12470     12947     12948     14861      9055     13039     12065     21006     16843     16361     14418
dram[9]:      20039     12036     10299     15082     14206     12375     10991     16851     11945     15004     16001     14060     15221     15570     15393     14725
dram[10]:      15562     11885     10778     10932      9938     13586     13427     10572     12946     14446     13952     14089     12848     16959     18414     17591
maximum mf latency per bank:
dram[0]:     185214    185205    202832    217311    259668    259527    259504    280891    259595    137142    185258    185197    340765    185257    347174    185187
dram[1]:     272568    185309    185322    185191    259560    185155    185079    336944    259586    185045    185125    185231    185241    185272    185192    185392
dram[2]:     185179    185274    185190    185218    259581    259540    185112    259536    185386    185277    185309    257762    185392    185232    185430    211500
dram[3]:     185025    185268    185035    185162    259619    274022    259624    259556    185163    185172    185215    185169    185304    185109    185248    347177
dram[4]:     185302    421602    421606    185177    309010    259639    259593    185149    185216    185195    185272    185293    185326    185152    185188    211376
dram[5]:     355874    272599    421602    185036    274031    259592    259628    259623    253547    185233    257771    227378    185166    185166    185341    185080
dram[6]:     272580    185246    185197    185252    259586    259685    259552    276634    185349    185132    185237    211511    347171    185261    185233    185179
dram[7]:     185194    185192    137037    185172    308988    185310    259564    280891    259552    259662    257770    253552    185259    185297    211516    185224
dram[8]:     185163    266788    202869    185222    259705    259584    259663    259626    259516    185153    185302    169887    185423    185240    185272    185202
dram[9]:     272591    185213    185346    185360    259651    259610    259654    259673    185252    259582    185310    227289    185435    185005    185343    185325
dram[10]:     185287    169952    185170    169745    259549    259584    259545    259565    259543    259582    185357    185175    164879    185302    185242    185012
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4777027 n_act=1467 n_pre=1451 n_req=3319 n_rd=9760 n_write=1170 bw_util=0.004563
n_activity=65497 dram_eff=0.3338
bk0: 568a 4786350i bk1: 600a 4785354i bk2: 576a 4785347i bk3: 588a 4785419i bk4: 604a 4785879i bk5: 620a 4784602i bk6: 596a 4785108i bk7: 612a 4785233i bk8: 612a 4785625i bk9: 628a 4785011i bk10: 628a 4785053i bk11: 664a 4784764i bk12: 628a 4785199i bk13: 632a 4785247i bk14: 584a 4786321i bk15: 620a 4785930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0118052
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4777166 n_act=1402 n_pre=1386 n_req=3298 n_rd=9776 n_write=1145 bw_util=0.004559
n_activity=63590 dram_eff=0.3435
bk0: 612a 4785336i bk1: 656a 4785039i bk2: 564a 4785713i bk3: 588a 4785040i bk4: 596a 4786205i bk5: 644a 4785236i bk6: 552a 4786315i bk7: 620a 4785105i bk8: 636a 4784525i bk9: 652a 4784760i bk10: 632a 4785512i bk11: 636a 4785028i bk12: 548a 4786576i bk13: 624a 4784636i bk14: 620a 4786360i bk15: 596a 4785171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.011571
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4776806 n_act=1459 n_pre=1443 n_req=3364 n_rd=10036 n_write=1131 bw_util=0.004662
n_activity=66528 dram_eff=0.3357
bk0: 644a 4785303i bk1: 624a 4785786i bk2: 552a 4785926i bk3: 628a 4784967i bk4: 608a 4786027i bk5: 668a 4785150i bk6: 632a 4785790i bk7: 632a 4785111i bk8: 608a 4785172i bk9: 692a 4783966i bk10: 628a 4785306i bk11: 668a 4784920i bk12: 576a 4785750i bk13: 636a 4785816i bk14: 632a 4785849i bk15: 608a 4786224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0126209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4776872 n_act=1465 n_pre=1449 n_req=3349 n_rd=9956 n_write=1133 bw_util=0.004629
n_activity=66132 dram_eff=0.3354
bk0: 692a 4784491i bk1: 560a 4785780i bk2: 652a 4785401i bk3: 588a 4785210i bk4: 672a 4785432i bk5: 576a 4785854i bk6: 640a 4785631i bk7: 564a 4785284i bk8: 664a 4784295i bk9: 660a 4784167i bk10: 680a 4784618i bk11: 640a 4784305i bk12: 592a 4785900i bk13: 584a 4785401i bk14: 564a 4786105i bk15: 628a 4785470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0120558
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4777433 n_act=1393 n_pre=1377 n_req=3232 n_rd=9636 n_write=1036 bw_util=0.004455
n_activity=63584 dram_eff=0.3357
bk0: 592a 4785792i bk1: 516a 4786350i bk2: 584a 4786183i bk3: 600a 4785826i bk4: 564a 4786142i bk5: 628a 4786071i bk6: 628a 4785190i bk7: 592a 4785387i bk8: 564a 4785798i bk9: 592a 4785719i bk10: 600a 4785520i bk11: 612a 4785388i bk12: 644a 4786023i bk13: 600a 4785854i bk14: 648a 4785864i bk15: 672a 4785155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00939807
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4776863 n_act=1440 n_pre=1424 n_req=3366 n_rd=10016 n_write=1132 bw_util=0.004654
n_activity=65381 dram_eff=0.341
bk0: 600a 4786103i bk1: 604a 4785825i bk2: 592a 4785603i bk3: 628a 4785514i bk4: 648a 4785496i bk5: 604a 4785519i bk6: 572a 4785377i bk7: 612a 4784892i bk8: 676a 4784399i bk9: 640a 4784811i bk10: 648a 4784616i bk11: 620a 4784219i bk12: 620a 4784883i bk13: 676a 4784889i bk14: 600a 4785823i bk15: 676a 4784898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0142642
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4776421 n_act=1506 n_pre=1490 n_req=3454 n_rd=10236 n_write=1222 bw_util=0.004783
n_activity=67352 dram_eff=0.3402
bk0: 680a 4784701i bk1: 680a 4783949i bk2: 628a 4784758i bk3: 632a 4783674i bk4: 568a 4785400i bk5: 552a 4785773i bk6: 684a 4784497i bk7: 656a 4784693i bk8: 664a 4784026i bk9: 664a 4784203i bk10: 680a 4784512i bk11: 664a 4784605i bk12: 604a 4786146i bk13: 644a 4785643i bk14: 600a 4785934i bk15: 636a 4784904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0140221
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4776888 n_act=1455 n_pre=1439 n_req=3341 n_rd=9980 n_write=1113 bw_util=0.004631
n_activity=65062 dram_eff=0.341
bk0: 568a 4785808i bk1: 596a 4785524i bk2: 564a 4785952i bk3: 620a 4785117i bk4: 648a 4785461i bk5: 632a 4785279i bk6: 612a 4785935i bk7: 620a 4785294i bk8: 648a 4784529i bk9: 664a 4784609i bk10: 632a 4785021i bk11: 676a 4784397i bk12: 608a 4785526i bk13: 672a 4784401i bk14: 632a 4785513i bk15: 588a 4785396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0119402
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4776732 n_act=1469 n_pre=1453 n_req=3388 n_rd=10052 n_write=1169 bw_util=0.004684
n_activity=65371 dram_eff=0.3433
bk0: 604a 4785324i bk1: 628a 4785842i bk2: 660a 4784943i bk3: 576a 4785871i bk4: 672a 4785160i bk5: 624a 4785289i bk6: 628a 4785421i bk7: 632a 4785154i bk8: 672a 4785374i bk9: 660a 4785048i bk10: 652a 4785130i bk11: 600a 4785170i bk12: 636a 4785346i bk13: 620a 4785338i bk14: 624a 4785366i bk15: 564a 4785593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0122531
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4776901 n_act=1459 n_pre=1443 n_req=3350 n_rd=9924 n_write=1148 bw_util=0.004622
n_activity=65268 dram_eff=0.3393
bk0: 588a 4785776i bk1: 600a 4785241i bk2: 584a 4785632i bk3: 540a 4785676i bk4: 652a 4784966i bk5: 652a 4785535i bk6: 636a 4785199i bk7: 612a 4785634i bk8: 584a 4785537i bk9: 624a 4784774i bk10: 644a 4785448i bk11: 616a 4785351i bk12: 656a 4785047i bk13: 652a 4785099i bk14: 644a 4785252i bk15: 640a 4785373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0117895
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4790875 n_nop=4777296 n_act=1404 n_pre=1388 n_req=3266 n_rd=9708 n_write=1079 bw_util=0.004503
n_activity=63657 dram_eff=0.3389
bk0: 588a 4785616i bk1: 576a 4785703i bk2: 564a 4786037i bk3: 608a 4785354i bk4: 592a 4785975i bk5: 556a 4785785i bk6: 640a 4785394i bk7: 640a 4785502i bk8: 648a 4784532i bk9: 636a 4785254i bk10: 608a 4785632i bk11: 624a 4785126i bk12: 580a 4786550i bk13: 620a 4785579i bk14: 628a 4785834i bk15: 600a 4785855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0105935

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1199, Miss_rate = 0.073, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1241, Miss_rate = 0.075, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1190, Miss_rate = 0.073, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1254, Miss_rate = 0.076, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1220, Miss_rate = 0.074, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1289, Miss_rate = 0.077, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1289, Miss_rate = 0.076, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1200, Miss_rate = 0.073, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1206, Miss_rate = 0.074, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1203, Miss_rate = 0.073, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1239, Miss_rate = 0.074, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1265, Miss_rate = 0.075, Pending_hits = 609, Reservation_fails = 1
L2_cache_bank[12]: Access = 16863, Miss = 1277, Miss_rate = 0.076, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1282, Miss_rate = 0.076, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1228, Miss_rate = 0.074, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1267, Miss_rate = 0.076, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1287, Miss_rate = 0.058, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1226, Miss_rate = 0.075, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1247, Miss_rate = 0.075, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1234, Miss_rate = 0.076, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1212, Miss_rate = 0.074, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1215, Miss_rate = 0.073, Pending_hits = 581, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27270
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 12863
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8395
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.78305
	minimum = 6
	maximum = 83
Network latency average = 8.46415
	minimum = 6
	maximum = 76
Slowest packet = 549209
Flit latency average = 7.93801
	minimum = 6
	maximum = 76
Slowest flit = 838060
Fragmentation average = 2.2862e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00410625
	minimum = 0.00320026 (at node 19)
	maximum = 0.0048985 (at node 34)
Accepted packet rate average = 0.00410625
	minimum = 0.00320026 (at node 19)
	maximum = 0.0048985 (at node 34)
Injected flit rate average = 0.00637754
	minimum = 0.00408271 (at node 19)
	maximum = 0.00911638 (at node 34)
Accepted flit rate average= 0.00637754
	minimum = 0.00578094 (at node 28)
	maximum = 0.00782229 (at node 17)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3942 (11 samples)
	minimum = 6 (11 samples)
	maximum = 117.455 (11 samples)
Network latency average = 11.7505 (11 samples)
	minimum = 6 (11 samples)
	maximum = 88.9091 (11 samples)
Flit latency average = 11.9167 (11 samples)
	minimum = 6 (11 samples)
	maximum = 88.0909 (11 samples)
Fragmentation average = 2.07836e-07 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0909091 (11 samples)
Injected packet rate average = 0.0245231 (11 samples)
	minimum = 0.0198213 (11 samples)
	maximum = 0.0623339 (11 samples)
Accepted packet rate average = 0.0245231 (11 samples)
	minimum = 0.0198213 (11 samples)
	maximum = 0.0623339 (11 samples)
Injected flit rate average = 0.0368441 (11 samples)
	minimum = 0.0242598 (11 samples)
	maximum = 0.0848481 (11 samples)
Accepted flit rate average = 0.0368441 (11 samples)
	minimum = 0.0279695 (11 samples)
	maximum = 0.10872 (11 samples)
Injected packet size average = 1.50243 (11 samples)
Accepted packet size average = 1.50243 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 4 sec (2284 sec)
gpgpu_simulation_rate = 23235 (inst/sec)
gpgpu_simulation_rate = 2211 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14702
gpu_sim_insn = 4715414
gpu_ipc =     320.7328
gpu_tot_sim_cycle = 5288510
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      10.9267
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 662
gpu_stall_icnt2sh    = 22427
partiton_reqs_in_parallel = 323302
partiton_reqs_in_parallel_total    = 56761944
partiton_level_parallism =      21.9903
partiton_level_parallism_total  =      10.7942
partiton_reqs_in_parallel_util = 323302
partiton_reqs_in_parallel_util_total    = 56761944
gpu_sim_cycle_parition_util = 14702
gpu_tot_sim_cycle_parition_util    = 2580112
partiton_level_parallism_util =      21.9903
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     256.1979 GB/Sec
L2_BW_total  =       7.3485 GB/Sec
gpu_total_sim_rate=24843

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1777, 1617, 2040, 2252, 2483, 2602, 2063, 2371, 1974, 1904, 2409, 2313, 1662, 2147, 2409, 2583, 1789, 2021, 2053, 1484, 1685, 2070, 1618, 2423, 2065, 1952, 2142, 1816, 1684, 1510, 2086, 1896, 1668, 2431, 1566, 1219, 1352, 1847, 1694, 2120, 1866, 1626, 1524, 1417, 1523, 1828, 1896, 1312, 2534, 1794, 1687, 1533, 1293, 1861, 1453, 1188, 1353, 1263, 1085, 1308, 1412, 1707, 1650, 1428, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 453089
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 446098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2105
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:915525	W0_Idle:79271003	W0_Scoreboard:61793058	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 363 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1242 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 5288509 
mrq_lat_table:24305 	530 	699 	7658 	2091 	1373 	911 	444 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372010 	28736 	277 	71 	943 	250 	2728 	1673 	775 	1167 	1190 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	287342 	15042 	5382 	13323 	73928 	5711 	329 	161 	42 	948 	246 	2726 	1672 	775 	1167 	1190 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	249511 	27189 	6882 	438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	79481 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1277 	85 	18 	10 	18 	14 	23 	30 	19 	17 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        20        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        20        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        86        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    225156    242662    237354    235758    232397    211535    237273    239092    208124    212296    222540    452657    336447    461632    368704    267826 
dram[1]:    211442    272018    240050    216584    426682    254494    216466    305023    369710    230949    601851    237670    463499    431748    459711    205694 
dram[2]:    453091    282607    454957    238253    274365    226134    419435    312635    279588    231105    227416    251124    427152    277034    481628    209027 
dram[3]:    202819    241633    222591    276391    243975    246665    247164    236498    208649    246846    402990    462202    276967    420785    241940    241289 
dram[4]:    219692    217333    229145    235380    184663    237975    216382    231958    420524    287865    222531    241597    240950    452495    345740    234228 
dram[5]:    288292    231579    272650    242341    244680    430988    263411    240612    240192    212171    245088    192452    305212    240001    457126    461766 
dram[6]:    211770    434476    254292    290794    207134    420401    420899    272640    451500    165471    237667    190365    211813    307213    337458    425354 
dram[7]:    263588    208229    216017    219291    256140    238705    245519    246683    233866    217069    209541    222443    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    237228    237453    342344    239536    232393    457438    261834    222298    262217    383668    185184    429484    233862 
dram[9]:    238789    268644    252558    282051    205483    431004    209450    216436    454639    270640    454163    236753    259015    214153    203470    425089 
dram[10]:    233801    201684    288259    452846    192830    209128    212988    232398    227046    233797    422869    220073    276729    426774    205884    427017 
average row accesses per activate:
dram[0]:  2.329268  2.292135  2.200000  2.444444  2.239130  1.990654  2.000000  2.204301  2.380435  2.278846  2.360825  2.475728  2.388889  2.457447  2.421687  2.753247 
dram[1]:  2.168421  2.326087  2.162791  2.177778  2.444444  2.476744  2.454545  2.210526  2.368932  2.474747  2.437500  2.615385  2.506494  2.528090  3.014493  2.409091 
dram[2]:  2.187500  2.641026  2.068965  2.099010  2.306818  2.262626  2.195876  2.311111  2.500000  2.342105  2.427083  2.510000  2.390805  2.923077  2.465116  2.518987 
dram[3]:  2.257426  2.308642  2.244681  1.979592  2.188119  2.107527  2.258065  2.063158  2.594059  2.397959  2.554456  2.552083  2.740260  2.580247  2.419753  2.517647 
dram[4]:  2.282353  2.192308  2.235294  2.168539  2.412500  2.241758  2.068627  2.277778  2.409091  2.438202  2.188119  2.613636  2.948718  2.535714  2.517241  2.555556 
dram[5]:  2.329412  2.302325  2.062500  2.464286  2.347826  2.277778  2.063830  2.244444  2.524752  2.353535  2.619565  2.587629  2.597701  2.580645  2.392857  2.702381 
dram[6]:  2.400000  2.166667  2.288889  2.121212  2.107527  2.065934  2.280000  2.158416  2.324074  2.577320  2.554456  2.339450  2.488095  3.012820  2.600000  2.444444 
dram[7]:  2.301205  2.127660  2.134831  2.170213  2.087379  2.265957  2.318182  2.255556  2.320000  2.500000  2.477778  2.514563  2.370786  2.962963  2.566265  2.357143 
dram[8]:  1.990000  2.382022  2.137255  2.329268  2.217822  2.132653  2.415730  2.141414  2.648352  2.450000  2.540000  2.455555  3.604396  2.561798  2.546512  2.467532 
dram[9]:  2.358025  2.134021  2.021053  2.178571  1.981982  2.117647  2.488372  2.363636  2.378947  2.303921  2.537634  2.611765  2.696629  2.500000  2.417583  2.593023 
dram[10]:  2.578947  2.043011  2.292683  2.082474  2.136842  2.160919  2.255319  2.441860  2.295238  2.416667  2.389474  2.483871  2.885714  2.662651  2.666667  2.548780 
average row locality = 38088/16058 = 2.371902
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       144       147       151       155       149       153       157       162       162       175       159       163       147       156 
dram[1]:       154       164       141       147       149       161       138       155       168       171       165       167       139       160       156       151 
dram[2]:       161       156       138       157       152       167       158       158       159       182       164       176       148       164       159       152 
dram[3]:       173       140       163       147       168       144       160       141       176       169       181       169       152       150       142       158 
dram[4]:       148       129       146       150       141       157       157       148       147       153       155       161       165       153       163       170 
dram[5]:       150       152       148       157       162       151       143       153       177       165       169       166       160       173       151       170 
dram[6]:       173       172       157       158       142       138       171       164       173       173       180       176       153       167       151       161 
dram[7]:       143       149       141       155       162       158       153       155       167       172       163       179       155       173       159       148 
dram[8]:       151       159       165       144       168       156       157       158       174       171       173       156       166       161       158       141 
dram[9]:       147       152       146       135       163       163       159       153       153       162       167       159       169       168       163       161 
dram[10]:       147       144       141       152       148       139       160       160       169       165       159       163       148       158       158       151 
total reads: 27714
bank skew: 182/129 = 1.41
chip skew: 2609/2443 = 1.07
number of total write accesses:
dram[0]:        49        53        54        51        55        58        55        52        62        75        67        80        56        68        54        56 
dram[1]:        52        50        45        49        49        52        51        55        76        74        69        71        54        65        52        61 
dram[2]:        49        50        42        55        51        57        55        50        76        85        69        75        60        64        53        47 
dram[3]:        55        47        48        47        53        52        50        55        86        66        77        76        59        59        54        56 
dram[4]:        46        42        44        43        52        47        54        57        65        64        66        69        65        60        56        60 
dram[5]:        48        46        50        50        54        54        51        49        78        68        72        85        66        67        50        57 
dram[6]:        55        62        49        52        54        50        57        54        78        77        78        79        56        68        57        59 
dram[7]:        48        51        49        49        53        55        51        48        65        68        60        80        56        67        54        50 
dram[8]:        48        53        53        47        56        53        58        54        67        74        81        65       162        67        61        49 
dram[9]:        44        55        46        48        57        53        55        55        73        73        69        63        71        67        57        62 
dram[10]:        49        46        47        50        55        49        52        50        72        67        68        68        54        63        58        58 
total reads: 10374
bank skew: 162/42 = 3.86
chip skew: 1048/890 = 1.18
average mf latency per bank:
dram[0]:      15107     15801      8219     12029      9977     12333     12856     12301     14485      7705     15763     15502     16129     16105     18143     13939
dram[1]:      13474     14884     12773     12547     11176     12648      5194     14670     12368     10180     12456     13218     13574     13971     13277     14990
dram[2]:      12802     14821     10064     14571     12274     16301      9615     12821     14019     10613     12822     14076     12725     15851     15044     15785
dram[3]:      16775     13731     15121     10895     14788     12453     10832     11806      8802     11152     10986     12324     11222     13870     14834     17385
dram[4]:      13979     15854     12811     13871     11030     12952     10654     11062     10630      9072     14084     14735     20329     14184     17965     18240
dram[5]:      17934     15637     17016      7128     10886     12371     13504     11951     13320      9730     11944     12432     12470     13948     12406     14022
dram[6]:      18290     13172     12727     11861      7910     10380     13276     11819     13404     12943     12100     13717     17078     15567     18183     16173
dram[7]:      13708     12589      7661     10666      8822     10054     10643     13955     11577      9869     16253     12596     15906     16166     16090     14129
dram[8]:      12061     15385     15843     11243     15845     12641     13092     13150     14044      8642     11987     11449     19736     15792     16042     14633
dram[9]:      20183     11760     10374     15223     14361     12480     11122     16963     11054     14064     14989     13448     14439     14812     15210     14690
dram[10]:      15537     12019     10918     11067     10064     13775     13606     10746     12074     13592     12995     13077     12533     16440     18328     17506
maximum mf latency per bank:
dram[0]:     185214    185205    202832    217311    259668    259527    259504    280891    259595    137142    185258    185197    340765    185257    347174    185187
dram[1]:     272568    185309    185322    185191    259560    185155    185079    336944    259586    185045    185125    185231    185241    185272    185192    185392
dram[2]:     185179    185274    185190    185218    259581    259540    185112    259536    185386    185277    185309    257762    185392    185232    185430    211500
dram[3]:     185025    185268    185035    185162    259619    274022    259624    259556    185163    185172    185215    185169    185304    185109    185248    347177
dram[4]:     185302    421602    421606    185177    309010    259639    259593    185149    185216    185195    185272    185293    185326    185152    185188    211376
dram[5]:     355874    272599    421602    185036    274031    259592    259628    259623    253547    185233    257771    227378    185166    185166    185341    185080
dram[6]:     272580    185246    185197    185252    259586    259685    259552    276634    185349    185132    185237    211511    347171    185261    185233    185179
dram[7]:     185194    185192    137037    185172    308988    185310    259564    280891    259552    259662    257770    253552    185259    185297    211516    185224
dram[8]:     185163    266788    202869    185222    259705    259584    259663    259626    259516    185153    185302    169887    185423    185240    185272    185202
dram[9]:     272591    185213    185346    185360    259651    259610    259654    259673    185252    259582    185310    227289    185435    185005    185343    185325
dram[10]:     185287    169952    185170    169745    259549    259584    259545    259565    259543    259582    185357    185175    164879    185302    185242    185012
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4804095 n_act=1477 n_pre=1461 n_req=3418 n_rd=9892 n_write=1248 bw_util=0.004624
n_activity=66843 dram_eff=0.3333
bk0: 568a 4813648i bk1: 604a 4812624i bk2: 576a 4812576i bk3: 588a 4812687i bk4: 604a 4813174i bk5: 620a 4811897i bk6: 596a 4812403i bk7: 612a 4812530i bk8: 628a 4812750i bk9: 648a 4812070i bk10: 648a 4812229i bk11: 700a 4811817i bk12: 636a 4812420i bk13: 652a 4812404i bk14: 588a 4813571i bk15: 624a 4813179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.012115
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4804189 n_act=1414 n_pre=1398 n_req=3411 n_rd=9944 n_write=1228 bw_util=0.004637
n_activity=65065 dram_eff=0.3434
bk0: 616a 4812596i bk1: 656a 4812297i bk2: 564a 4813008i bk3: 588a 4812336i bk4: 596a 4813505i bk5: 644a 4812536i bk6: 552a 4813587i bk7: 620a 4812404i bk8: 672a 4811448i bk9: 684a 4811740i bk10: 660a 4812586i bk11: 668a 4812102i bk12: 556a 4813751i bk13: 640a 4811832i bk14: 624a 4813592i bk15: 604a 4812431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0124362
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4803813 n_act=1470 n_pre=1454 n_req=3489 n_rd=10204 n_write=1232 bw_util=0.004747
n_activity=68023 dram_eff=0.3362
bk0: 644a 4812600i bk1: 624a 4813050i bk2: 552a 4813225i bk3: 628a 4812235i bk4: 608a 4813327i bk5: 668a 4812416i bk6: 632a 4813059i bk7: 632a 4812409i bk8: 636a 4812133i bk9: 728a 4810876i bk10: 656a 4812323i bk11: 704a 4811961i bk12: 592a 4812948i bk13: 656a 4812978i bk14: 636a 4813096i bk15: 608a 4813520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0136905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4803880 n_act=1476 n_pre=1460 n_req=3473 n_rd=10132 n_write=1225 bw_util=0.004714
n_activity=67782 dram_eff=0.3351
bk0: 692a 4811785i bk1: 560a 4813075i bk2: 652a 4812699i bk3: 588a 4812509i bk4: 672a 4812732i bk5: 576a 4813156i bk6: 640a 4812933i bk7: 564a 4812553i bk8: 704a 4811196i bk9: 676a 4811271i bk10: 724a 4811519i bk11: 676a 4811325i bk12: 608a 4813111i bk13: 600a 4812583i bk14: 568a 4813360i bk15: 632a 4812734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0133457
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4804492 n_act=1405 n_pre=1389 n_req=3333 n_rd=9772 n_write=1115 bw_util=0.004519
n_activity=64932 dram_eff=0.3353
bk0: 592a 4813038i bk1: 516a 4813643i bk2: 584a 4813477i bk3: 600a 4813122i bk4: 564a 4813440i bk5: 628a 4813371i bk6: 628a 4812492i bk7: 592a 4812661i bk8: 588a 4812799i bk9: 612a 4812808i bk10: 620a 4812624i bk11: 644a 4812461i bk12: 660a 4813207i bk13: 612a 4813041i bk14: 652a 4813122i bk15: 680a 4812364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00993862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4803860 n_act=1454 n_pre=1438 n_req=3492 n_rd=10188 n_write=1233 bw_util=0.004741
n_activity=66884 dram_eff=0.3415
bk0: 600a 4813402i bk1: 608a 4813056i bk2: 592a 4812900i bk3: 628a 4812734i bk4: 648a 4812760i bk5: 604a 4812788i bk6: 572a 4812645i bk7: 612a 4812160i bk8: 708a 4811366i bk9: 660a 4811882i bk10: 676a 4811719i bk11: 664a 4811157i bk12: 640a 4812015i bk13: 692a 4812080i bk14: 604a 4813072i bk15: 680a 4812127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.015246
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4803369 n_act=1524 n_pre=1508 n_req=3594 n_rd=10436 n_write=1336 bw_util=0.004886
n_activity=69319 dram_eff=0.3396
bk0: 692a 4811884i bk1: 688a 4811123i bk2: 628a 4812052i bk3: 632a 4810973i bk4: 568a 4812700i bk5: 552a 4813041i bk6: 684a 4811797i bk7: 656a 4811995i bk8: 692a 4810964i bk9: 692a 4811098i bk10: 720a 4811493i bk11: 704a 4811598i bk12: 612a 4813360i bk13: 668a 4812743i bk14: 604a 4813189i bk15: 644a 4812131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0152469
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4803965 n_act=1461 n_pre=1445 n_req=3436 n_rd=10128 n_write=1174 bw_util=0.004691
n_activity=66279 dram_eff=0.341
bk0: 572a 4813087i bk1: 596a 4812792i bk2: 564a 4813247i bk3: 620a 4812414i bk4: 648a 4812758i bk5: 632a 4812576i bk6: 612a 4813232i bk7: 620a 4812592i bk8: 668a 4811582i bk9: 688a 4811639i bk10: 652a 4812222i bk11: 716a 4811420i bk12: 620a 4812743i bk13: 692a 4811590i bk14: 636a 4812775i bk15: 592a 4812656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0125431
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4803626 n_act=1484 n_pre=1468 n_req=3606 n_rd=10232 n_write=1363 bw_util=0.004813
n_activity=67340 dram_eff=0.3444
bk0: 604a 4812619i bk1: 636a 4813062i bk2: 660a 4812239i bk3: 576a 4813135i bk4: 672a 4812428i bk5: 624a 4812585i bk6: 628a 4812714i bk7: 632a 4812454i bk8: 696a 4812234i bk9: 684a 4811928i bk10: 692a 4812245i bk11: 624a 4812291i bk12: 664a 4812154i bk13: 644a 4812422i bk14: 632a 4812564i bk15: 564a 4812885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0137629
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4803897 n_act=1479 n_pre=1463 n_req=3468 n_rd=10080 n_write=1254 bw_util=0.004705
n_activity=66847 dram_eff=0.3391
bk0: 588a 4813075i bk1: 608a 4812384i bk2: 584a 4812889i bk3: 540a 4812970i bk4: 652a 4812263i bk5: 652a 4812807i bk6: 636a 4812493i bk7: 612a 4812907i bk8: 612a 4812518i bk9: 648a 4811777i bk10: 668a 4812507i bk11: 636a 4812507i bk12: 676a 4812162i bk13: 672a 4812209i bk14: 652a 4812478i bk15: 644a 4812618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0127289
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4818173 n_nop=4804353 n_act=1415 n_pre=1399 n_req=3368 n_rd=9848 n_write=1158 bw_util=0.004569
n_activity=64971 dram_eff=0.3388
bk0: 588a 4812881i bk1: 576a 4812998i bk2: 564a 4813336i bk3: 608a 4812653i bk4: 592a 4813244i bk5: 556a 4813084i bk6: 640a 4812693i bk7: 640a 4812802i bk8: 676a 4811526i bk9: 660a 4812264i bk10: 636a 4812634i bk11: 652a 4812233i bk12: 592a 4813727i bk13: 632a 4812790i bk14: 632a 4813093i bk15: 604a 4813102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0112711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1211, Miss_rate = 0.068, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1262, Miss_rate = 0.070, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1210, Miss_rate = 0.068, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1276, Miss_rate = 0.071, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1239, Miss_rate = 0.069, Pending_hits = 592, Reservation_fails = 1
L2_cache_bank[5]: Access = 18302, Miss = 1312, Miss_rate = 0.072, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[6]: Access = 18466, Miss = 1315, Miss_rate = 0.071, Pending_hits = 609, Reservation_fails = 2
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1222, Miss_rate = 0.068, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[9]: Access = 17963, Miss = 1221, Miss_rate = 0.068, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1260, Miss_rate = 0.069, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1287, Miss_rate = 0.070, Pending_hits = 626, Reservation_fails = 1
L2_cache_bank[12]: Access = 18308, Miss = 1300, Miss_rate = 0.071, Pending_hits = 625, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1309, Miss_rate = 0.071, Pending_hits = 611, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1243, Miss_rate = 0.069, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1289, Miss_rate = 0.071, Pending_hits = 597, Reservation_fails = 5
L2_cache_bank[16]: Access = 31380, Miss = 1312, Miss_rate = 0.042, Pending_hits = 695, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1246, Miss_rate = 0.070, Pending_hits = 581, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1267, Miss_rate = 0.070, Pending_hits = 600, Reservation_fails = 2
L2_cache_bank[19]: Access = 17630, Miss = 1253, Miss_rate = 0.071, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[20]: Access = 17795, Miss = 1230, Miss_rate = 0.069, Pending_hits = 580, Reservation_fails = 2
L2_cache_bank[21]: Access = 18074, Miss = 1232, Miss_rate = 0.068, Pending_hits = 596, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27714
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13279
L2_total_cache_reservation_fails = 15
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.9514
	minimum = 6
	maximum = 836
Network latency average = 43.7267
	minimum = 6
	maximum = 590
Slowest packet = 743618
Flit latency average = 52.2973
	minimum = 6
	maximum = 589
Slowest flit = 1141318
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.054063
	minimum = 0.0401333 (at node 0)
	maximum = 0.317291 (at node 44)
Accepted packet rate average = 0.054063
	minimum = 0.0401333 (at node 0)
	maximum = 0.317291 (at node 44)
Injected flit rate average = 0.0810945
	minimum = 0.0613224 (at node 46)
	maximum = 0.32991 (at node 44)
Accepted flit rate average= 0.0810945
	minimum = 0.048296 (at node 0)
	maximum = 0.621964 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8573 (12 samples)
	minimum = 6 (12 samples)
	maximum = 177.333 (12 samples)
Network latency average = 14.4152 (12 samples)
	minimum = 6 (12 samples)
	maximum = 130.667 (12 samples)
Flit latency average = 15.2817 (12 samples)
	minimum = 6 (12 samples)
	maximum = 129.833 (12 samples)
Fragmentation average = 1.90516e-07 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0833333 (12 samples)
Injected packet rate average = 0.0269847 (12 samples)
	minimum = 0.021514 (12 samples)
	maximum = 0.0835803 (12 samples)
Accepted packet rate average = 0.0269847 (12 samples)
	minimum = 0.021514 (12 samples)
	maximum = 0.0835803 (12 samples)
Injected flit rate average = 0.0405316 (12 samples)
	minimum = 0.0273483 (12 samples)
	maximum = 0.10527 (12 samples)
Accepted flit rate average = 0.0405316 (12 samples)
	minimum = 0.0296634 (12 samples)
	maximum = 0.15149 (12 samples)
Injected packet size average = 1.50202 (12 samples)
Accepted packet size average = 1.50202 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 46 sec (2326 sec)
gpgpu_simulation_rate = 24843 (inst/sec)
gpgpu_simulation_rate = 2273 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 816238
gpu_sim_insn = 8878634
gpu_ipc =      10.8775
gpu_tot_sim_cycle = 6331970
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      10.5283
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 359386
gpu_stall_icnt2sh    = 1366197
partiton_reqs_in_parallel = 17598512
partiton_reqs_in_parallel_total    = 57085246
partiton_level_parallism =      21.5605
partiton_level_parallism_total  =      11.7947
partiton_reqs_in_parallel_util = 17598512
partiton_reqs_in_parallel_util_total    = 57085246
gpu_sim_cycle_parition_util = 816004
gpu_tot_sim_cycle_parition_util    = 2594814
partiton_level_parallism_util =      21.5667
partiton_level_parallism_util_total  =      21.8961
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     100.2187 GB/Sec
L2_BW_total  =      19.0564 GB/Sec
gpu_total_sim_rate=19746

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2890, 3019, 2968, 3673, 3739, 3896, 3419, 3583, 2966, 3109, 3561, 3532, 3051, 3251, 3618, 3987, 3072, 3437, 3167, 2600, 2719, 3239, 2835, 3537, 3259, 3297, 3269, 3087, 3107, 2676, 3302, 3217, 2601, 3622, 2352, 2005, 2371, 2838, 2628, 3127, 2831, 2513, 2286, 2296, 2446, 3028, 2949, 2230, 3597, 2462, 2572, 2432, 2299, 2954, 2403, 2075, 2398, 2198, 1871, 2276, 2468, 2693, 2710, 2424, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 2266662
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2252930
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8846
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3131781	W0_Idle:96993437	W0_Scoreboard:85892464	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1379 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1390 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 6331932 
mrq_lat_table:53307 	1358 	1671 	13847 	6291 	4285 	5221 	7087 	6658 	1873 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1099683 	137576 	11054 	4287 	1563 	703 	3938 	2759 	2155 	3879 	5262 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	540285 	80814 	283031 	138360 	127019 	74698 	5686 	1957 	1116 	1445 	628 	3948 	2828 	2064 	3879 	5262 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	432842 	181268 	243780 	15399 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	353187 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1713 	127 	32 	16 	19 	20 	28 	35 	23 	22 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        26        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        23        16        21        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        26        17        24        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        20        25        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        17        17        16        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        20        32        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        20        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        27        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        17        26        16        86        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        17        16        20        16        16        16        16 
maximum service time to same row:
dram[0]:    236541    242662    237354    235758    237347    231476    237273    239092    231783    235239    239840    452657    336447    461632    368704    267826 
dram[1]:    233627    272018    241930    235457    426682    254494    232098    305023    369710    235941    601851    237670    463499    431748    459711    234334 
dram[2]:    453091    282607    454957    238253    274365    226903    419435    312635    279588    236521    234358    251124    427152    277034    481628    232109 
dram[3]:    234402    241633    235309    276391    243975    246665    247164    236498    234785    246846    402990    462202    276967    420785    241940    241289 
dram[4]:    236741    232712    235584    235380    236677    237975    232213    232216    420524    287865    237347    241597    240950    452495    345740    234228 
dram[5]:    288292    234913    272650    242341    244680    430988    263411    240612    240192    233680    245088    240786    305212    240001    457126    461766 
dram[6]:    231689    434476    254292    290794    235448    420401    420899    272640    451500    232526    237667    238043    231391    307213    337458    425354 
dram[7]:    263588    237199    235416    235411    256140    238705    245519    246683    233866    233007    237137    239918    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    239219    237453    342344    239536    232393    457438    261834    242396    262217    383668    234522    429484    233862 
dram[9]:    238789    268644    252558    282051    237598    431004    239857    232214    454639    270640    454163    236753    259015    234520    238212    425089 
dram[10]:    238709    231733    288259    452846    232921    233180    232361    232398    237236    233797    422869    240181    276729    426774    228712    427017 
average row accesses per activate:
dram[0]:  2.515837  2.530973  2.561576  2.685000  2.250000  2.117450  2.282258  2.347640  2.339056  2.364000  2.404348  2.407725  2.407843  2.487085  2.169550  2.350000 
dram[1]:  2.354331  2.378049  2.420815  2.383929  2.285714  2.130952  2.366516  2.404546  2.374502  2.331967  2.455814  2.478632  2.329114  2.414938  2.396825  2.257143 
dram[2]:  2.292490  2.629808  2.376812  2.350649  2.196079  2.119454  2.276151  2.467249  2.558558  2.466387  2.423424  2.373541  2.279694  2.658634  2.286260  2.332075 
dram[3]:  2.294340  2.500000  2.435555  2.310044  2.090615  2.206767  2.202381  2.394068  2.427386  2.259912  2.578475  2.553571  2.453846  2.347328  2.178694  2.222996 
dram[4]:  2.306273  2.417722  2.333333  2.470588  2.405172  2.262948  2.330472  2.232653  2.405858  2.520737  2.383673  2.423581  2.585774  2.305019  2.193662  2.254612 
dram[5]:  2.423868  2.457014  2.434389  2.407895  2.239700  2.242798  2.294606  2.238461  2.512500  2.279835  2.649039  2.549550  2.488000  2.417969  2.315175  2.332168 
dram[6]:  2.405512  2.343284  2.475982  2.438596  2.172000  2.072243  2.384921  2.334601  2.487500  2.410569  2.441296  2.382353  2.279851  2.634855  2.283088  2.281139 
dram[7]:  2.417062  2.389831  2.478070  2.444954  2.025271  2.185455  2.243346  2.370044  2.304000  2.316000  2.409692  2.563877  2.369231  2.654008  2.288591  2.358566 
dram[8]:  2.265625  2.561702  2.287449  2.541872  2.265306  2.208835  2.403434  2.326848  2.515695  2.387500  2.526087  2.434579  2.591241  2.467742  2.332075  2.272031 
dram[9]:  2.338983  2.404959  2.359813  2.627119  2.170370  2.344262  2.354167  2.252033  2.514423  2.430435  2.520362  2.340336  2.266423  2.471074  2.367041  2.477912 
dram[10]:  2.524018  2.251908  2.497630  2.500000  2.224000  2.243902  2.336207  2.212355  2.324000  2.399194  2.421739  2.360731  2.404167  2.365019  2.355469  2.250883 
average row locality = 101626/42965 = 2.365321
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       411       417       396       413       401       455       419       414       397       428       405       404       446       470       444       464 
dram[1]:       439       439       406       406       407       403       391       402       422       404       390       418       403       424       442       449 
dram[2]:       434       409       384       421       420       448       413       424       401       421       397       438       425       472       437       450 
dram[3]:       446       388       424       401       459       423       415       413       416       382       421       415       452       439       447       453 
dram[4]:       453       419       401       419       409       427       398       401       405       396       418       412       434       427       454       444 
dram[5]:       434       411       411       415       439       405       412       424       430       397       399       403       440       445       433       474 
dram[6]:       458       467       425       415       399       400       444       453       421       421       437       422       438       454       441       457 
dram[7]:       387       418       426       402       427       445       424       414       414       424       403       422       449       445       479       427 
dram[8]:       429       444       428       408       414       407       407       436       413       408       417       386       443       437       452       430 
dram[9]:       421       432       389       364       427       431       425       419       374       403       411       404       445       431       456       436 
dram[10]:       430       434       401       429       416       404       413       429       403       430       407       376       409       437       430       454 
total reads: 74393
bank skew: 479/364 = 1.32
chip skew: 6952/6645 = 1.05
number of total write accesses:
dram[0]:       145       155       124       124       139       176       147       133       148       163       148       157       168       204       183       194 
dram[1]:       159       146       129       128       137       134       132       127       174       165       138       162       149       158       162       183 
dram[2]:       146       138       108       122       140       173       131       141       167       166       141       172       170       190       162       168 
dram[3]:       162       107       124       128       187       164       140       152       169       131       154       157       186       176       187       185 
dram[4]:       172       154       124       127       149       141       145       146       170       151       166       143       184       170       169       167 
dram[5]:       155       132       127       134       159       140       141       158       173       157       152       163       182       174       162       193 
dram[6]:       153       161       142       141       144       145       157       161       176       172       166       145       173       181       180       184 
dram[7]:       123       146       139       131       134       156       166       124       162       155       144       160       167       184       203       165 
dram[8]:       151       158       137       108       141       143       153       162       148       165       164       135       267       175       166       163 
dram[9]:       131       150       116       101       159       141       140       135       149       156       146       153       176       167       176       181 
dram[10]:       148       156       126       131       140       148       129       144       178       165       150       141       168       185       173       183 
total reads: 27233
bank skew: 267/101 = 2.64
chip skew: 2581/2377 = 1.09
average mf latency per bank:
dram[0]:      16918     16964     18167     19617     18034     17058     18949     18837     16850     15670     21408     17223     17467     16480     16396     16074
dram[1]:      17474     19795     17908     19625     16562     17349     16925     18062     17309     14715     17975     16917     18419     17613     16222     17483
dram[2]:      17201     18032     17168     20415     16967     15869     17496     18119     18096     15630     17437     17466     16420     18968     17682     17328
dram[3]:      18280     18733     20917     18496     15152     17807     13771     18664     13584     16085     16985     18341     15641     17167     17065     18044
dram[4]:      15350     17859     17602     19279     18984     19226     16254     16189     17140     16562     17815     18962     16515     16661     17543     18319
dram[5]:      17806     17959     19125     15521     16385     16991     18515     17336     16960     14568     17359     17473     15090     17434     17907     16111
dram[6]:      19139     16721     16996     16299     17417     16282     16885     18218     17927     16196     16979     18534     16846     19081     16880     15852
dram[7]:      16880     17197     17954     16568     17468     15725     14630     21019     15790     15494     18079     18337     16946     17613     15171     16087
dram[8]:      16607     16605     19023     19062     20157     17278     16514     19312     16767     15791     19358     17866     19300     18882     17042     16496
dram[9]:      21091     17954     16636     19365     17448     17679     16952     21826     16673     17652     20021     18747     16562     17456     16757     16934
dram[10]:      17679     16572     18522     18281     18672     17713     19170     16413     14138     17283     18681     16112     14829     17499     17405     17112
maximum mf latency per bank:
dram[0]:     244755    244667    244848    244813    259668    259527    259504    280891    259595    256382    244710    244700    340765    244759    347174    245005
dram[1]:     272568    244968    244714    244753    259560    256286    256508    336944    259586    256347    244904    244561    244483    244755    245012    244847
dram[2]:     244708    244737    244707    244777    259581    259540    256330    259536    256475    256486    244617    257762    244676    244849    245007    245143
dram[3]:     244721    244837    244748    244648    259619    274022    259624    259556    256467    256504    244603    244667    244723    244759    244668    347177
dram[4]:     244744    421602    421606    244940    309010    259639    259593    256815    256422    256328    244703    244746    244615    244745    244956    244832
dram[5]:     355874    272599    421602    244861    274031    259592    259628    259623    256805    256463    257771    244756    244753    244591    244619    244911
dram[6]:     272580    244778    244785    244678    259586    259685    259552    276634    256363    256746    244691    244762    347171    244591    244716    244888
dram[7]:     244855    244695    244704    244736    308988    256292    259564    280891    259552    259662    257770    253552    244679    244848    245071    244774
dram[8]:     244709    266788    244902    244902    259705    259584    259663    259626    259516    256442    244887    244817    244758    244829    244782    244670
dram[9]:     272591    244919    244902    244916    259651    259610    259654    259673    244448    259582    244824    244913    244812    244791    244828    244847
dram[10]:     244854    244895    244944    244727    259549    259584    259545    259565    259543    259582    244834    244878    244739    244741    244927    244947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6293323 n_act=3911 n_pre=3895 n_req=9292 n_rd=27136 n_write=5541 bw_util=0.01032
n_activity=156524 dram_eff=0.4175
bk0: 1644a 6307945i bk1: 1668a 6307688i bk2: 1584a 6309069i bk3: 1652a 6307111i bk4: 1604a 6309280i bk5: 1820a 6305006i bk6: 1676a 6308705i bk7: 1656a 6311359i bk8: 1588a 6311354i bk9: 1712a 6308109i bk10: 1620a 6308635i bk11: 1616a 6307133i bk12: 1784a 6308074i bk13: 1880a 6304310i bk14: 1776a 6304999i bk15: 1856a 6304077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162811
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6294325 n_act=3830 n_pre=3814 n_req=9028 n_rd=26580 n_write=5257 bw_util=0.01005
n_activity=153153 dram_eff=0.4158
bk0: 1756a 6305903i bk1: 1756a 6308164i bk2: 1624a 6309902i bk3: 1624a 6308854i bk4: 1628a 6310238i bk5: 1612a 6309665i bk6: 1564a 6311154i bk7: 1608a 6312001i bk8: 1688a 6307593i bk9: 1616a 6307876i bk10: 1560a 6312117i bk11: 1672a 6307636i bk12: 1612a 6309284i bk13: 1696a 6306945i bk14: 1768a 6306757i bk15: 1796a 6304457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150901
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6293537 n_act=3891 n_pre=3875 n_req=9229 n_rd=27176 n_write=5327 bw_util=0.01026
n_activity=156318 dram_eff=0.4159
bk0: 1736a 6307702i bk1: 1636a 6308381i bk2: 1536a 6309633i bk3: 1684a 6309930i bk4: 1680a 6308898i bk5: 1792a 6307782i bk6: 1652a 6313960i bk7: 1696a 6309584i bk8: 1604a 6309047i bk9: 1684a 6307792i bk10: 1588a 6311549i bk11: 1752a 6307351i bk12: 1700a 6307801i bk13: 1888a 6305845i bk14: 1748a 6306917i bk15: 1800a 6305889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153916
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6293117 n_act=3995 n_pre=3979 n_req=9303 n_rd=27176 n_write=5539 bw_util=0.01033
n_activity=158642 dram_eff=0.4124
bk0: 1784a 6306245i bk1: 1552a 6310282i bk2: 1696a 6309418i bk3: 1604a 6308692i bk4: 1836a 6305867i bk5: 1692a 6306790i bk6: 1660a 6309863i bk7: 1652a 6308352i bk8: 1664a 6307890i bk9: 1528a 6309675i bk10: 1684a 6309130i bk11: 1660a 6308304i bk12: 1808a 6307379i bk13: 1756a 6305628i bk14: 1788a 6305592i bk15: 1812a 6304138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157149
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6293725 n_act=3898 n_pre=3882 n_req=9195 n_rd=26868 n_write=5433 bw_util=0.0102
n_activity=155169 dram_eff=0.4163
bk0: 1812a 6306334i bk1: 1676a 6307850i bk2: 1604a 6309296i bk3: 1676a 6309394i bk4: 1636a 6310271i bk5: 1708a 6309223i bk6: 1592a 6311928i bk7: 1604a 6310315i bk8: 1620a 6308860i bk9: 1584a 6309316i bk10: 1672a 6308013i bk11: 1648a 6310582i bk12: 1736a 6307926i bk13: 1708a 6307282i bk14: 1816a 6305109i bk15: 1776a 6304556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.160918
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6293451 n_act=3886 n_pre=3870 n_req=9274 n_rd=27088 n_write=5511 bw_util=0.01029
n_activity=155928 dram_eff=0.4181
bk0: 1736a 6308949i bk1: 1644a 6308819i bk2: 1644a 6310073i bk3: 1660a 6309433i bk4: 1756a 6306251i bk5: 1620a 6308235i bk6: 1648a 6309809i bk7: 1696a 6307802i bk8: 1720a 6307716i bk9: 1588a 6308169i bk10: 1596a 6310303i bk11: 1612a 6307764i bk12: 1760a 6307585i bk13: 1780a 6306235i bk14: 1732a 6306201i bk15: 1896a 6303354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154802
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6292220 n_act=4040 n_pre=4024 n_req=9533 n_rd=27808 n_write=5714 bw_util=0.01059
n_activity=159553 dram_eff=0.4202
bk0: 1832a 6305748i bk1: 1868a 6304930i bk2: 1700a 6306340i bk3: 1660a 6305451i bk4: 1596a 6305962i bk5: 1600a 6307417i bk6: 1776a 6307981i bk7: 1812a 6307067i bk8: 1684a 6307619i bk9: 1684a 6308069i bk10: 1748a 6307457i bk11: 1688a 6309079i bk12: 1752a 6306641i bk13: 1816a 6307631i bk14: 1764a 6304399i bk15: 1828a 6303580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163698
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6293263 n_act=3935 n_pre=3919 n_req=9265 n_rd=27224 n_write=5465 bw_util=0.01032
n_activity=155506 dram_eff=0.4204
bk0: 1548a 6308087i bk1: 1672a 6307997i bk2: 1704a 6309092i bk3: 1608a 6307435i bk4: 1708a 6307693i bk5: 1780a 6305766i bk6: 1696a 6310767i bk7: 1656a 6309708i bk8: 1656a 6306577i bk9: 1696a 6307234i bk10: 1612a 6307808i bk11: 1688a 6307831i bk12: 1796a 6306346i bk13: 1780a 6305045i bk14: 1916a 6304075i bk15: 1708a 6305022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1558
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6293565 n_act=3880 n_pre=3864 n_req=9295 n_rd=27036 n_write=5461 bw_util=0.01026
n_activity=154729 dram_eff=0.4201
bk0: 1716a 6307960i bk1: 1776a 6306201i bk2: 1712a 6307547i bk3: 1632a 6310566i bk4: 1656a 6309044i bk5: 1628a 6308258i bk6: 1628a 6311120i bk7: 1744a 6308580i bk8: 1652a 6310157i bk9: 1632a 6308087i bk10: 1668a 6309709i bk11: 1544a 6309121i bk12: 1772a 6307734i bk13: 1748a 6307246i bk14: 1808a 6305984i bk15: 1720a 6305001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158705
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6294363 n_act=3798 n_pre=3782 n_req=9045 n_rd=26672 n_write=5191 bw_util=0.01006
n_activity=151509 dram_eff=0.4206
bk0: 1684a 6309421i bk1: 1728a 6307386i bk2: 1556a 6310575i bk3: 1456a 6310444i bk4: 1708a 6308147i bk5: 1724a 6309880i bk6: 1700a 6311363i bk7: 1676a 6312252i bk8: 1496a 6311558i bk9: 1612a 6308836i bk10: 1644a 6311125i bk11: 1616a 6309177i bk12: 1780a 6307520i bk13: 1724a 6306813i bk14: 1824a 6304879i bk15: 1744a 6304142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153239
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6333806 n_nop=6293796 n_act=3902 n_pre=3886 n_req=9167 n_rd=26808 n_write=5414 bw_util=0.01017
n_activity=154597 dram_eff=0.4169
bk0: 1720a 6307557i bk1: 1736a 6307181i bk2: 1604a 6308993i bk3: 1716a 6308000i bk4: 1664a 6309884i bk5: 1616a 6308189i bk6: 1652a 6310689i bk7: 1716a 6310204i bk8: 1612a 6307782i bk9: 1720a 6309021i bk10: 1628a 6310351i bk11: 1504a 6311591i bk12: 1636a 6308905i bk13: 1748a 6307743i bk14: 1720a 6306582i bk15: 1816a 6304494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150823

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3319, Miss_rate = 0.058, Pending_hits = 752, Reservation_fails = 1
L2_cache_bank[1]: Access = 57563, Miss = 3465, Miss_rate = 0.060, Pending_hits = 742, Reservation_fails = 0
L2_cache_bank[2]: Access = 56961, Miss = 3300, Miss_rate = 0.058, Pending_hits = 709, Reservation_fails = 0
L2_cache_bank[3]: Access = 57114, Miss = 3345, Miss_rate = 0.059, Pending_hits = 729, Reservation_fails = 1
L2_cache_bank[4]: Access = 56785, Miss = 3311, Miss_rate = 0.058, Pending_hits = 709, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3483, Miss_rate = 0.060, Pending_hits = 744, Reservation_fails = 0
L2_cache_bank[6]: Access = 57935, Miss = 3480, Miss_rate = 0.060, Pending_hits = 737, Reservation_fails = 2
L2_cache_bank[7]: Access = 57130, Miss = 3314, Miss_rate = 0.058, Pending_hits = 732, Reservation_fails = 0
L2_cache_bank[8]: Access = 57418, Miss = 3372, Miss_rate = 0.059, Pending_hits = 747, Reservation_fails = 1
L2_cache_bank[9]: Access = 57604, Miss = 3345, Miss_rate = 0.058, Pending_hits = 748, Reservation_fails = 1
L2_cache_bank[10]: Access = 57578, Miss = 3398, Miss_rate = 0.059, Pending_hits = 719, Reservation_fails = 2
L2_cache_bank[11]: Access = 57727, Miss = 3374, Miss_rate = 0.058, Pending_hits = 751, Reservation_fails = 1
L2_cache_bank[12]: Access = 57590, Miss = 3463, Miss_rate = 0.060, Pending_hits = 757, Reservation_fails = 2
L2_cache_bank[13]: Access = 58054, Miss = 3489, Miss_rate = 0.060, Pending_hits = 745, Reservation_fails = 1
L2_cache_bank[14]: Access = 57323, Miss = 3409, Miss_rate = 0.059, Pending_hits = 729, Reservation_fails = 1
L2_cache_bank[15]: Access = 57214, Miss = 3397, Miss_rate = 0.059, Pending_hits = 745, Reservation_fails = 7
L2_cache_bank[16]: Access = 70240, Miss = 3403, Miss_rate = 0.048, Pending_hits = 820, Reservation_fails = 0
L2_cache_bank[17]: Access = 56879, Miss = 3356, Miss_rate = 0.059, Pending_hits = 707, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3348, Miss_rate = 0.059, Pending_hits = 725, Reservation_fails = 3
L2_cache_bank[19]: Access = 56598, Miss = 3320, Miss_rate = 0.059, Pending_hits = 714, Reservation_fails = 0
L2_cache_bank[20]: Access = 56661, Miss = 3309, Miss_rate = 0.058, Pending_hits = 712, Reservation_fails = 3
L2_cache_bank[21]: Access = 57158, Miss = 3393, Miss_rate = 0.059, Pending_hits = 723, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 74393
L2_total_cache_miss_rate = 0.0584
L2_total_cache_pending_hits = 16196
L2_total_cache_reservation_fails = 28
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 799253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15438
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.89
	minimum = 6
	maximum = 1258
Network latency average = 27.024
	minimum = 6
	maximum = 946
Slowest packet = 1187232
Flit latency average = 23.4188
	minimum = 6
	maximum = 946
Slowest flit = 1881020
Fragmentation average = 0.0376791
	minimum = 0
	maximum = 533
Injected packet rate average = 0.0211468
	minimum = 0.0175262 (at node 9)
	maximum = 0.0242975 (at node 41)
Accepted packet rate average = 0.0211468
	minimum = 0.0175262 (at node 9)
	maximum = 0.0242975 (at node 41)
Injected flit rate average = 0.0356424
	minimum = 0.0230975 (at node 9)
	maximum = 0.0504222 (at node 37)
Accepted flit rate average= 0.0356424
	minimum = 0.0312948 (at node 46)
	maximum = 0.0407939 (at node 1)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7829 (13 samples)
	minimum = 6 (13 samples)
	maximum = 260.462 (13 samples)
Network latency average = 15.3851 (13 samples)
	minimum = 6 (13 samples)
	maximum = 193.385 (13 samples)
Flit latency average = 15.9077 (13 samples)
	minimum = 6 (13 samples)
	maximum = 192.615 (13 samples)
Fragmentation average = 0.00289857 (13 samples)
	minimum = 0 (13 samples)
	maximum = 41.0769 (13 samples)
Injected packet rate average = 0.0265356 (13 samples)
	minimum = 0.0212072 (13 samples)
	maximum = 0.0790201 (13 samples)
Accepted packet rate average = 0.0265356 (13 samples)
	minimum = 0.0212072 (13 samples)
	maximum = 0.0790201 (13 samples)
Injected flit rate average = 0.0401555 (13 samples)
	minimum = 0.0270213 (13 samples)
	maximum = 0.101051 (13 samples)
Accepted flit rate average = 0.0401555 (13 samples)
	minimum = 0.0297889 (13 samples)
	maximum = 0.142975 (13 samples)
Injected packet size average = 1.51327 (13 samples)
Accepted packet size average = 1.51327 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 16 sec (3376 sec)
gpgpu_simulation_rate = 19746 (inst/sec)
gpgpu_simulation_rate = 1875 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15246
gpu_sim_insn = 5472444
gpu_ipc =     358.9429
gpu_tot_sim_cycle = 6569366
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      10.9808
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 359534
gpu_stall_icnt2sh    = 1366399
partiton_reqs_in_parallel = 335264
partiton_reqs_in_parallel_total    = 74683758
partiton_level_parallism =      21.9903
partiton_level_parallism_total  =      11.4195
partiton_reqs_in_parallel_util = 335264
partiton_reqs_in_parallel_util_total    = 74683758
gpu_sim_cycle_parition_util = 15246
gpu_tot_sim_cycle_parition_util    = 3410818
partiton_level_parallism_util =      21.9903
partiton_level_parallism_util_total  =      21.8966
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     253.9945 GB/Sec
L2_BW_total  =      18.9573 GB/Sec
gpu_total_sim_rate=21031

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3070, 3199, 3148, 3853, 3919, 4076, 3599, 3763, 3146, 3289, 3741, 3712, 3231, 3431, 3798, 4167, 3252, 3617, 3347, 2780, 2899, 3419, 3015, 3717, 3439, 3477, 3449, 3267, 3287, 2856, 3482, 3397, 2745, 3766, 2496, 2149, 2515, 2982, 2772, 3271, 2975, 2657, 2430, 2440, 2590, 3172, 3093, 2374, 3741, 2606, 2716, 2576, 2443, 3098, 2547, 2219, 2542, 2342, 2015, 2420, 2612, 2837, 2854, 2568, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2574647
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2560633
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9128
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3645325	W0_Idle:97070731	W0_Scoreboard:85954666	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1379 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1354 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 6569365 
mrq_lat_table:56634 	1410 	1882 	14635 	6587 	4400 	5423 	7328 	6673 	1873 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1133813 	144236 	11100 	4303 	1566 	703 	3938 	2759 	2155 	3879 	5262 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	543800 	82341 	284435 	146284 	149189 	78745 	5927 	1972 	1128 	1445 	628 	3948 	2828 	2064 	3879 	5262 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	440189 	182078 	243794 	15399 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	385871 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1743 	128 	32 	16 	19 	20 	28 	35 	23 	22 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        18        16        16        16        16        30        29        16        26        16        16        20        16 
dram[1]:        16        16        16        16        16        16        17        16        30        23        16        38        16        22        16        27 
dram[2]:        16        16        21        16        16        16        16        16        30        26        17        24        16        44        16        21 
dram[3]:        16        16        16        16        17        16        16        16        31        27        20        25        16        16        16        16 
dram[4]:        37        16        27        29        16        16        16        16        17        30        16        45        16        16        16        16 
dram[5]:        16        19        16        16        16        16        16        16        24        16        38        32        16        16        30        43 
dram[6]:        16        16        16        25        16        16        17        16        29        21        25        21        16        16        16        16 
dram[7]:        22        16        16        16        16        15        16        16        30        17        37        27        16        27        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        17        26        16        95        24        36        17 
dram[9]:        36        16        16        16        15        15        16        16        21        33        16        45        33        34        28        16 
dram[10]:        16        16        16        16        17        16        16        16        20        33        44        20        16        16        16        16 
maximum service time to same row:
dram[0]:    236541    242662    237354    235758    237347    231476    237273    239092    231783    235239    239840    452657    336447    461632    368704    267826 
dram[1]:    233627    272018    241930    235457    426682    254494    232098    305023    369710    235941    601851    237670    463499    431748    459711    234334 
dram[2]:    453091    282607    454957    238253    274365    226903    419435    312635    279588    236521    234358    251124    427152    277034    481628    232109 
dram[3]:    234402    241633    235309    276391    243975    246665    247164    236498    234785    246846    402990    462202    276967    420785    241940    241289 
dram[4]:    236741    232712    235584    235380    236677    237975    232213    232216    420524    287865    237347    241597    240950    452495    345740    234228 
dram[5]:    288292    234913    272650    242341    244680    430988    263411    240612    240192    233680    245088    240786    305212    240001    457126    461766 
dram[6]:    231689    434476    254292    290794    235448    420401    420899    272640    451500    232526    237667    238043    231391    307213    337458    425354 
dram[7]:    263588    237199    235416    235411    256140    238705    245519    246683    233866    233007    237137    239918    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    239219    237453    342344    239536    232393    457438    261834    242396    262217    383668    234522    429484    233862 
dram[9]:    238789    268644    252558    282051    237598    431004    239857    232214    454639    270640    454163    236753    259015    234520    238212    425089 
dram[10]:    238709    231733    288259    452846    232921    233180    232361    232398    237236    233797    422869    240181    276729    426774    228712    427017 
average row accesses per activate:
dram[0]:  2.696429  2.722467  2.684729  2.752475  2.250000  2.117450  2.277108  2.347640  2.451064  2.458498  2.588745  2.585470  2.574219  2.643382  2.304795  2.494662 
dram[1]:  2.513726  2.536585  2.527027  2.493333  2.285714  2.126482  2.366516  2.409091  2.478261  2.444898  2.648148  2.620253  2.508403  2.565574  2.552941  2.375439 
dram[2]:  2.452756  2.813397  2.466346  2.461207  2.196079  2.122867  2.280335  2.467249  2.678571  2.557851  2.605381  2.531008  2.435606  2.809524  2.448669  2.473881 
dram[3]:  2.447761  2.718593  2.504425  2.405172  2.087097  2.206767  2.206349  2.398305  2.541322  2.365217  2.730088  2.733333  2.592453  2.509506  2.321918  2.364583 
dram[4]:  2.440000  2.562500  2.442478  2.580357  2.405172  2.266932  2.324786  2.232653  2.520833  2.639269  2.565041  2.601732  2.758333  2.458015  2.336842  2.408088 
dram[5]:  2.594262  2.609865  2.536036  2.515284  2.239700  2.237705  2.294606  2.242308  2.626556  2.393443  2.816038  2.704846  2.657371  2.555984  2.461539  2.470588 
dram[6]:  2.568627  2.494424  2.554113  2.523809  2.172000  2.072243  2.379447  2.329545  2.590909  2.506024  2.576000  2.522634  2.427509  2.790984  2.446887  2.425532 
dram[7]:  2.560748  2.546218  2.545455  2.557078  2.014286  2.181159  2.243346  2.364035  2.403162  2.426295  2.578261  2.750000  2.524904  2.800000  2.421405  2.535714 
dram[8]:  2.435798  2.745763  2.350806  2.645631  2.265306  2.208835  2.403434  2.326848  2.638393  2.502075  2.705628  2.613954  3.053957  2.588933  2.470149  2.420455 
dram[9]:  2.506276  2.576132  2.391705  2.724719  2.170370  2.338775  2.352697  2.252033  2.660287  2.556035  2.678571  2.512500  2.397850  2.602410  2.503704  2.640000 
dram[10]:  2.660870  2.429658  2.589623  2.566372  2.214286  2.238866  2.336207  2.207692  2.442231  2.516000  2.594828  2.554545  2.593361  2.503759  2.529183  2.401408 
average row locality = 106873/43242 = 2.471509
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       427       432       404       420       401       455       419       414       407       438       421       420       462       486       460       480 
dram[1]:       454       453       415       415       407       403       391       402       432       414       406       434       419       440       458       465 
dram[2]:       448       423       391       430       420       448       413       424       411       431       413       454       441       488       453       466 
dram[3]:       462       403       431       410       459       423       415       413       426       392       437       431       468       455       463       469 
dram[4]:       468       433       409       429       409       427       398       401       415       406       434       428       450       443       470       460 
dram[5]:       449       426       419       424       439       405       412       424       440       407       415       419       456       461       449       490 
dram[6]:       474       483       433       424       399       400       444       453       431       431       453       438       454       470       457       473 
dram[7]:       402       433       434       411       427       445       424       414       424       434       419       438       465       461       495       443 
dram[8]:       444       459       435       417       414       407       407       436       423       418       433       402       460       453       468       446 
dram[9]:       436       447       393       371       427       431       425       419       385       414       427       420       461       447       472       452 
dram[10]:       442       450       408       436       416       404       413       429       414       441       423       392       425       453       446       470 
total reads: 76177
bank skew: 495/371 = 1.33
chip skew: 7117/6808 = 1.05
number of total write accesses:
dram[0]:       177       186       141       136       139       176       148       133       169       184       177       185       197       233       213       221 
dram[1]:       187       171       146       146       137       135       132       128       195       185       166       187       178       186       193       212 
dram[2]:       175       165       122       141       140       174       132       141       189       188       168       199       202       220       191       197 
dram[3]:       194       138       135       148       188       164       141       153       189       152       180       184       219       205       215       212 
dram[4]:       203       182       143       149       149       142       146       146       190       172       197       173       212       201       196       195 
dram[5]:       184       156       144       152       159       141       141       159       193       177       182       195       211       201       191       224 
dram[6]:       181       188       157       159       144       145       158       162       196       193       191       175       199       211       211       211 
dram[7]:       146       173       154       149       137       157       166       125       184       175       174       189       194       211       229       196 
dram[8]:       182       189       148       128       141       143       153       162       168       185       192       160       389       202       194       193 
dram[9]:       163       179       126       114       159       142       142       135       171       179       173       183       208       201       204       208 
dram[10]:       170       189       141       144       142       149       129       145       199       188       179       170       200       213       204       212 
total reads: 30696
bank skew: 389/114 = 3.41
chip skew: 2929/2684 = 1.09
average mf latency per bank:
dram[0]:      15622     15749     17382     18992     18094     17109     18980     18904     16027     14967     19883     16054     16337     15506     15335     15146
dram[1]:      16346     18604     17124     18728     16623     17380     16994     18096     16531     14059     16683     15884     17101     16442     15114     16379
dram[2]:      16058     16823     16519     19463     17026     15897     17532     18184     17214     14902     16232     16396     15259     17793     16509     16213
dram[3]:      16986     17194     20303     17585     15180     17863     13813     18696     13001     15259     15911     17140     14586     16059     16017     16963
dram[4]:      14341     16686     16788     18258     19044     19250     16290     16255     16370     15756     16569     17597     15481     15510     16469     17147
dram[5]:      16613     16804     18323     14840     16441     17021     18580     17369     16235     13905     16106     16190     14135     16364     16710     15106
dram[6]:      17899     15695     16379     15593     17478     16341     16919     18249     17147     15471     15975     17226     15827     17856     15754     14915
dram[7]:      15762     16055     17298     15819     17437     15755     14698     21050     15043     14815     16768     17107     15908     16550     14353     14974
dram[8]:      15446     15477     18499     18110     20229     17343     16596     19386     16019     15101     18096     16668     18424     17715     15984     15379
dram[9]:      19489     16742     16246     18632     17505     17709     16963     21899     15780     16730     18674     17403     15438     16173     15727     15889
dram[10]:      16746     15348     17831     17696     18671     17745     19243     16449     13486     16429     17371     14913     13755     16403     16207     16040
maximum mf latency per bank:
dram[0]:     244755    244667    244848    244813    259668    259527    259504    280891    259595    256382    244710    244700    340765    244759    347174    245005
dram[1]:     272568    244968    244714    244753    259560    256286    256508    336944    259586    256347    244904    244561    244483    244755    245012    244847
dram[2]:     244708    244737    244707    244777    259581    259540    256330    259536    256475    256486    244617    257762    244676    244849    245007    245143
dram[3]:     244721    244837    244748    244648    259619    274022    259624    259556    256467    256504    244603    244667    244723    244759    244668    347177
dram[4]:     244744    421602    421606    244940    309010    259639    259593    256815    256422    256328    244703    244746    244615    244745    244956    244832
dram[5]:     355874    272599    421602    244861    274031    259592    259628    259623    256805    256463    257771    244756    244753    244591    244619    244911
dram[6]:     272580    244778    244785    244678    259586    259685    259552    276634    256363    256746    244691    244762    347171    244591    244716    244888
dram[7]:     244855    244695    244704    244736    308988    256292    259564    280891    259552    259662    257770    253552    244679    244848    245071    244774
dram[8]:     244709    266788    244902    244902    259705    259584    259663    259626    259516    256442    244887    244817    244758    244829    244782    244670
dram[9]:     272591    244919    244902    244916    259651    259610    259654    259673    244448    259582    244824    244913    244812    244791    244828    244847
dram[10]:     244854    244895    244944    244727    259549    259584    259545    259565    259543    259582    244834    244878    244739    244741    244927    244947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6320597 n_act=3931 n_pre=3915 n_req=9761 n_rd=27784 n_write=5887 bw_util=0.01058
n_activity=162145 dram_eff=0.4153
bk0: 1708a 6335664i bk1: 1728a 6335488i bk2: 1616a 6337143i bk3: 1680a 6335164i bk4: 1604a 6337586i bk5: 1820a 6333313i bk6: 1676a 6336978i bk7: 1656a 6339668i bk8: 1628a 6339181i bk9: 1752a 6335834i bk10: 1684a 6336381i bk11: 1680a 6334862i bk12: 1848a 6335937i bk13: 1944a 6332135i bk14: 1840a 6332785i bk15: 1920a 6331944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164012
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6321595 n_act=3853 n_pre=3837 n_req=9492 n_rd=27232 n_write=5597 bw_util=0.01032
n_activity=158706 dram_eff=0.4137
bk0: 1816a 6333747i bk1: 1812a 6336035i bk2: 1660a 6337908i bk3: 1660a 6336845i bk4: 1628a 6338541i bk5: 1612a 6337937i bk6: 1564a 6339460i bk7: 1608a 6340295i bk8: 1728a 6335394i bk9: 1656a 6335698i bk10: 1624a 6339874i bk11: 1736a 6335346i bk12: 1676a 6337115i bk13: 1760a 6334766i bk14: 1832a 6334525i bk15: 1860a 6332158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152162
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6320783 n_act=3913 n_pre=3897 n_req=9698 n_rd=27816 n_write=5705 bw_util=0.01054
n_activity=162011 dram_eff=0.4138
bk0: 1792a 6335550i bk1: 1692a 6336252i bk2: 1564a 6337762i bk3: 1720a 6337952i bk4: 1680a 6337203i bk5: 1792a 6336084i bk6: 1652a 6342263i bk7: 1696a 6337897i bk8: 1644a 6336844i bk9: 1724a 6335452i bk10: 1652a 6339316i bk11: 1816a 6335095i bk12: 1764a 6335521i bk13: 1952a 6333600i bk14: 1812a 6334741i bk15: 1864a 6333671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15528
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6320364 n_act=4020 n_pre=4004 n_req=9774 n_rd=27828 n_write=5898 bw_util=0.0106
n_activity=164222 dram_eff=0.4107
bk0: 1848a 6334020i bk1: 1612a 6338085i bk2: 1724a 6337503i bk3: 1640a 6336650i bk4: 1836a 6334137i bk5: 1692a 6335094i bk6: 1660a 6338160i bk7: 1652a 6336650i bk8: 1704a 6335706i bk9: 1568a 6337410i bk10: 1748a 6336891i bk11: 1724a 6336035i bk12: 1872a 6335050i bk13: 1820a 6333496i bk14: 1852a 6333398i bk15: 1876a 6331977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6320958 n_act=3922 n_pre=3906 n_req=9676 n_rd=27520 n_write=5808 bw_util=0.01048
n_activity=160853 dram_eff=0.4144
bk0: 1872a 6334105i bk1: 1732a 6335684i bk2: 1636a 6337255i bk3: 1716a 6337275i bk4: 1636a 6338573i bk5: 1708a 6337520i bk6: 1592a 6340202i bk7: 1604a 6338621i bk8: 1660a 6336715i bk9: 1624a 6337104i bk10: 1736a 6335743i bk11: 1712a 6338339i bk12: 1800a 6335827i bk13: 1772a 6335085i bk14: 1880a 6332964i bk15: 1840a 6332389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162132
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6320706 n_act=3913 n_pre=3897 n_req=9745 n_rd=27740 n_write=5858 bw_util=0.01056
n_activity=161566 dram_eff=0.4159
bk0: 1796a 6336824i bk1: 1704a 6336645i bk2: 1676a 6338086i bk3: 1696a 6337445i bk4: 1756a 6334554i bk5: 1620a 6336509i bk6: 1648a 6338116i bk7: 1696a 6336107i bk8: 1760a 6335594i bk9: 1628a 6336029i bk10: 1660a 6337983i bk11: 1676a 6335418i bk12: 1824a 6335459i bk13: 1844a 6334059i bk14: 1796a 6333916i bk15: 1960a 6331116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156296
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6319470 n_act=4068 n_pre=4052 n_req=9998 n_rd=28468 n_write=6056 bw_util=0.01085
n_activity=165090 dram_eff=0.4182
bk0: 1896a 6333562i bk1: 1932a 6332727i bk2: 1732a 6334412i bk3: 1696a 6333433i bk4: 1596a 6334268i bk5: 1600a 6335726i bk6: 1776a 6336260i bk7: 1812a 6335351i bk8: 1724a 6335438i bk9: 1724a 6335817i bk10: 1812a 6335167i bk11: 1752a 6336702i bk12: 1816a 6334401i bk13: 1880a 6335366i bk14: 1828a 6332213i bk15: 1892a 6331323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.165085
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6320509 n_act=3963 n_pre=3947 n_req=9728 n_rd=27876 n_write=5819 bw_util=0.01059
n_activity=161186 dram_eff=0.4181
bk0: 1608a 6335978i bk1: 1732a 6335797i bk2: 1736a 6337112i bk3: 1644a 6335475i bk4: 1708a 6335891i bk5: 1780a 6334025i bk6: 1696a 6339071i bk7: 1656a 6337982i bk8: 1696a 6334326i bk9: 1736a 6335061i bk10: 1676a 6335565i bk11: 1752a 6335601i bk12: 1860a 6334256i bk13: 1844a 6332890i bk14: 1980a 6331977i bk15: 1772a 6332880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157405
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6320733 n_act=3905 n_pre=3889 n_req=9851 n_rd=27688 n_write=5899 bw_util=0.01056
n_activity=160906 dram_eff=0.4175
bk0: 1776a 6335875i bk1: 1836a 6334007i bk2: 1740a 6335705i bk3: 1668a 6338559i bk4: 1656a 6337344i bk5: 1628a 6336559i bk6: 1628a 6339427i bk7: 1744a 6336892i bk8: 1692a 6337786i bk9: 1672a 6335710i bk10: 1732a 6337678i bk11: 1608a 6336994i bk12: 1840a 6335390i bk13: 1812a 6335020i bk14: 1872a 6333906i bk15: 1784a 6332837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161855
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6321603 n_act=3832 n_pre=3816 n_req=9514 n_rd=27308 n_write=5555 bw_util=0.01033
n_activity=157328 dram_eff=0.4178
bk0: 1744a 6337193i bk1: 1788a 6335177i bk2: 1572a 6338684i bk3: 1484a 6338546i bk4: 1708a 6336452i bk5: 1724a 6338154i bk6: 1700a 6339634i bk7: 1676a 6340562i bk8: 1540a 6339374i bk9: 1656a 6336585i bk10: 1708a 6338915i bk11: 1680a 6336985i bk12: 1844a 6335257i bk13: 1788a 6334470i bk14: 1888a 6332650i bk15: 1808a 6331949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155031
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6362114 n_nop=6321071 n_act=3923 n_pre=3907 n_req=9636 n_rd=27448 n_write=5765 bw_util=0.01044
n_activity=160010 dram_eff=0.4151
bk0: 1768a 6335474i bk1: 1800a 6334951i bk2: 1632a 6337036i bk3: 1744a 6336079i bk4: 1664a 6338103i bk5: 1616a 6336448i bk6: 1652a 6338995i bk7: 1716a 6338480i bk8: 1656a 6335588i bk9: 1764a 6336787i bk10: 1692a 6338090i bk11: 1568a 6339351i bk12: 1700a 6336699i bk13: 1812a 6335528i bk14: 1784a 6334453i bk15: 1880a 6332349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151942

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3401, Miss_rate = 0.058, Pending_hits = 822, Reservation_fails = 3
L2_cache_bank[1]: Access = 59051, Miss = 3545, Miss_rate = 0.060, Pending_hits = 804, Reservation_fails = 3
L2_cache_bank[2]: Access = 58449, Miss = 3382, Miss_rate = 0.058, Pending_hits = 776, Reservation_fails = 5
L2_cache_bank[3]: Access = 58602, Miss = 3426, Miss_rate = 0.058, Pending_hits = 787, Reservation_fails = 5
L2_cache_bank[4]: Access = 58273, Miss = 3390, Miss_rate = 0.058, Pending_hits = 773, Reservation_fails = 1
L2_cache_bank[5]: Access = 59175, Miss = 3564, Miss_rate = 0.060, Pending_hits = 806, Reservation_fails = 4
L2_cache_bank[6]: Access = 59423, Miss = 3561, Miss_rate = 0.060, Pending_hits = 799, Reservation_fails = 10
L2_cache_bank[7]: Access = 58618, Miss = 3396, Miss_rate = 0.058, Pending_hits = 798, Reservation_fails = 5
L2_cache_bank[8]: Access = 58906, Miss = 3453, Miss_rate = 0.059, Pending_hits = 815, Reservation_fails = 8
L2_cache_bank[9]: Access = 59092, Miss = 3427, Miss_rate = 0.058, Pending_hits = 816, Reservation_fails = 2
L2_cache_bank[10]: Access = 59066, Miss = 3479, Miss_rate = 0.059, Pending_hits = 787, Reservation_fails = 6
L2_cache_bank[11]: Access = 59215, Miss = 3456, Miss_rate = 0.058, Pending_hits = 815, Reservation_fails = 5
L2_cache_bank[12]: Access = 59078, Miss = 3545, Miss_rate = 0.060, Pending_hits = 816, Reservation_fails = 4
L2_cache_bank[13]: Access = 59542, Miss = 3572, Miss_rate = 0.060, Pending_hits = 807, Reservation_fails = 3
L2_cache_bank[14]: Access = 58810, Miss = 3490, Miss_rate = 0.059, Pending_hits = 783, Reservation_fails = 8
L2_cache_bank[15]: Access = 58698, Miss = 3479, Miss_rate = 0.059, Pending_hits = 810, Reservation_fails = 13
L2_cache_bank[16]: Access = 79893, Miss = 3484, Miss_rate = 0.044, Pending_hits = 973, Reservation_fails = 4
L2_cache_bank[17]: Access = 58355, Miss = 3438, Miss_rate = 0.059, Pending_hits = 769, Reservation_fails = 7
L2_cache_bank[18]: Access = 58348, Miss = 3426, Miss_rate = 0.059, Pending_hits = 790, Reservation_fails = 8
L2_cache_bank[19]: Access = 58074, Miss = 3401, Miss_rate = 0.059, Pending_hits = 782, Reservation_fails = 5
L2_cache_bank[20]: Access = 58145, Miss = 3387, Miss_rate = 0.058, Pending_hits = 779, Reservation_fails = 7
L2_cache_bank[21]: Access = 58642, Miss = 3475, Miss_rate = 0.059, Pending_hits = 791, Reservation_fails = 1
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 76177
L2_total_cache_miss_rate = 0.0580
L2_total_cache_pending_hits = 17698
L2_total_cache_reservation_fails = 117
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 807424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15438
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.8716
	minimum = 6
	maximum = 936
Network latency average = 44.1383
	minimum = 6
	maximum = 605
Slowest packet = 2549026
Flit latency average = 52.7766
	minimum = 6
	maximum = 604
Slowest flit = 4169460
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0535979
	minimum = 0.041981 (at node 2)
	maximum = 0.316596 (at node 44)
Accepted packet rate average = 0.0535979
	minimum = 0.041981 (at node 2)
	maximum = 0.316596 (at node 44)
Injected flit rate average = 0.0803969
	minimum = 0.0604788 (at node 45)
	maximum = 0.328764 (at node 44)
Accepted flit rate average= 0.0803969
	minimum = 0.0503772 (at node 2)
	maximum = 0.621023 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.0035 (14 samples)
	minimum = 6 (14 samples)
	maximum = 308.714 (14 samples)
Network latency average = 17.4389 (14 samples)
	minimum = 6 (14 samples)
	maximum = 222.786 (14 samples)
Flit latency average = 18.5412 (14 samples)
	minimum = 6 (14 samples)
	maximum = 222 (14 samples)
Fragmentation average = 0.00269152 (14 samples)
	minimum = 0 (14 samples)
	maximum = 38.1429 (14 samples)
Injected packet rate average = 0.0284687 (14 samples)
	minimum = 0.0226911 (14 samples)
	maximum = 0.0959898 (14 samples)
Accepted packet rate average = 0.0284687 (14 samples)
	minimum = 0.0226911 (14 samples)
	maximum = 0.0959898 (14 samples)
Injected flit rate average = 0.0430299 (14 samples)
	minimum = 0.0294111 (14 samples)
	maximum = 0.117316 (14 samples)
Accepted flit rate average = 0.0430299 (14 samples)
	minimum = 0.0312595 (14 samples)
	maximum = 0.177121 (14 samples)
Injected packet size average = 1.51148 (14 samples)
Accepted packet size average = 1.51148 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 10 sec (3430 sec)
gpgpu_simulation_rate = 21031 (inst/sec)
gpgpu_simulation_rate = 1915 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 899337
gpu_sim_insn = 17757560
gpu_ipc =      19.7452
gpu_tot_sim_cycle = 7695925
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      11.6808
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1972534
gpu_stall_icnt2sh    = 7141398
partiton_reqs_in_parallel = 18172414
partiton_reqs_in_parallel_total    = 75019022
partiton_level_parallism =      20.2065
partiton_level_parallism_total  =      12.1092
partiton_reqs_in_parallel_util = 18172414
partiton_reqs_in_parallel_util_total    = 75019022
gpu_sim_cycle_parition_util = 897784
gpu_tot_sim_cycle_parition_util    = 3426064
partiton_level_parallism_util =      20.2414
partiton_level_parallism_util_total  =      21.5529
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     207.6710 GB/Sec
L2_BW_total  =      40.4504 GB/Sec
gpu_total_sim_rate=17431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4546, 4537, 4528, 5340, 5329, 5430, 4986, 5199, 4548, 4684, 5149, 5177, 4771, 4784, 5318, 5596, 4634, 5011, 4738, 4124, 4225, 4875, 4461, 5152, 4949, 4872, 4826, 4617, 4660, 4333, 4934, 4960, 3790, 4918, 3605, 3300, 3639, 4101, 3819, 4343, 4129, 3748, 3727, 3499, 3705, 4320, 4382, 3544, 4867, 3850, 3869, 3683, 3489, 4175, 3592, 3283, 3683, 3562, 3103, 3544, 3662, 3945, 3908, 3683, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8815412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8774224
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36302
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11224816	W0_Idle:112739232	W0_Scoreboard:111157732	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1502 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1504 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 7695887 
mrq_lat_table:112699 	2737 	3306 	24598 	13078 	8048 	10690 	16191 	16432 	5342 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2594168 	597018 	21991 	11500 	3743 	2820 	9436 	10403 	8570 	12698 	11807 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	749999 	209816 	1064327 	539903 	302480 	326993 	25646 	3584 	2975 	3092 	2734 	9436 	10351 	8471 	12698 	11807 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	634156 	540258 	934588 	125388 	11959 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	991288 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2189 	314 	140 	49 	27 	31 	30 	44 	30 	28 	13 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        46        26        18        16        16        16        16        30        29        45        44        45        45        25        43 
dram[1]:        43        40        26        27        16        16        17        16        30        30        44        38        45        22        30        27 
dram[2]:        43        41        21        28        16        16        16        16        30        26        43        43        37        44        45        23 
dram[3]:        34        46        18        27        17        16        16        16        31        27        35        43        24        45        44        43 
dram[4]:        37        32        27        29        16        16        16        16        30        30        47        45        44        36        43        44 
dram[5]:        44        20        25        27        16        16        16        16        30        30        38        32        45        31        30        43 
dram[6]:        44        43        17        25        16        16        17        16        29        21        25        21        42        34        47        43 
dram[7]:        22        41        21        27        16        16        16        16        30        30        37        45        43        27        42        47 
dram[8]:        46        46        18        26        16        16        17        16        30        30        44        41        95        24        36        28 
dram[9]:        36        44        16        20        16        16        16        16        33        33        31        45        33        34        28        43 
dram[10]:        34        49        22        19        17        16        16        16        32        33        44        45        48        35        47        45 
maximum service time to same row:
dram[0]:    236541    242662    237354    235758    237347    231476    237273    239092    231783    235239    239840    452657    336447    461632    368704    267826 
dram[1]:    233627    272018    241930    235457    426682    254494    232098    305023    369710    235941    601851    237670    463499    431748    459711    234334 
dram[2]:    453091    282607    454957    238253    274365    226903    419435    312635    279588    236521    234358    251124    427152    277034    481628    232109 
dram[3]:    234402    241633    235309    276391    243975    246665    247164    236498    234785    246846    402990    462202    276967    420785    241940    241289 
dram[4]:    236741    232712    235584    235380    236677    237975    232213    232216    420524    287865    237347    241597    240950    452495    345740    234228 
dram[5]:    288292    234913    272650    242341    244680    430988    263411    240612    240192    233680    245088    240786    305212    240001    457126    461766 
dram[6]:    231689    434476    254292    290794    235448    420401    420899    272640    451500    232526    237667    238043    231391    307213    337458    425354 
dram[7]:    263588    237199    235416    235411    256140    238705    245519    246683    233866    233007    237137    239918    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    239219    237453    342344    239536    232393    457438    261834    242396    262217    383668    234522    429484    233862 
dram[9]:    238789    268644    252558    282051    237598    431004    239857    232214    454639    270640    454163    236753    259015    234520    238212    425089 
dram[10]:    238709    231733    288259    452846    232921    233180    232361    232398    237236    233797    422869    240181    276729    426774    228712    427017 
average row accesses per activate:
dram[0]:  2.510504  2.547569  2.518681  2.627358  2.309021  2.209139  2.207024  2.200758  2.143925  2.258449  2.505331  2.526998  2.448718  2.563433  2.257095  2.395470 
dram[1]:  2.518828  2.518047  2.473684  2.525000  2.241966  2.309665  2.217647  2.213861  2.213084  2.251462  2.592592  2.478702  2.483301  2.600398  2.358929  2.217105 
dram[2]:  2.407767  2.569593  2.397408  2.408421  2.238361  2.314338  2.235868  2.344330  2.328542  2.345528  2.551339  2.370000  2.478261  2.581952  2.235094  2.314381 
dram[3]:  2.389831  2.528509  2.456290  2.459574  2.260398  2.255898  2.217131  2.268145  2.287356  2.213573  2.526096  2.594714  2.444050  2.438662  2.231281  2.252508 
dram[4]:  2.481113  2.504149  2.372917  2.511777  2.391481  2.295238  2.283203  2.205940  2.208955  2.344130  2.470942  2.564935  2.664622  2.498062  2.268293  2.320922 
dram[5]:  2.544513  2.470588  2.538813  2.458848  2.286778  2.296078  2.229008  2.258893  2.358824  2.241870  2.647191  2.626106  2.524366  2.672878  2.290598  2.371681 
dram[6]:  2.463178  2.482759  2.556522  2.478814  2.285433  2.186131  2.299048  2.247253  2.308000  2.277445  2.443564  2.464968  2.495327  2.701010  2.322357  2.265676 
dram[7]:  2.419007  2.453441  2.518672  2.594533  2.213052  2.273921  2.170412  2.315682  2.187617  2.272727  2.508368  2.595556  2.546693  2.655172  2.255118  2.329824 
dram[8]:  2.412826  2.583864  2.340771  2.461039  2.360396  2.320000  2.244898  2.255682  2.396104  2.225549  2.533613  2.500000  2.817143  2.621730  2.272879  2.234114 
dram[9]:  2.497807  2.570213  2.414097  2.649874  2.224044  2.386179  2.298246  2.236220  2.319149  2.298990  2.493562  2.613365  2.413357  2.487850  2.294915  2.395062 
dram[10]:  2.552916  2.347664  2.573426  2.549550  2.241843  2.356998  2.263566  2.198488  2.250958  2.374220  2.449580  2.525959  2.510680  2.433393  2.271478  2.238806 
average row locality = 213280/89332 = 2.387498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       884       888       851       856       878       921       883       869       834       840       858       860       970       983       961       988 
dram[1]:       900       901       851       848       882       878       850       855       860       840       835       885       916       945       956       967 
dram[2]:       917       891       846       870       893       917       861       870       824       848       845       873       916       996       950       980 
dram[3]:       928       873       878       861       912       897       849       843       856       820       883       865       978       956       954       960 
dram[4]:       924       891       858       882       873       896       858       841       846       833       883       866       940       934       951       952 
dram[5]:       907       883       851       877       895       870       872       866       866       811       858       864       939       947       961       972 
dram[6]:       939       928       878       874       854       869       907       911       843       835       898       866       954       963       952       974 
dram[7]:       850       893       897       854       878       896       864       862       848       830       873       861       953       949      1005       947 
dram[8]:       893       904       871       869       878       863       873       886       836       829       877       824       943       942       985       960 
dram[9]:       871       898       831       801       887       886       881       863       800       835       864       825       964       957       967       960 
dram[10]:       890       916       847       870       871       865       879       878       837       848       857       826       927       962       938       966 
total reads: 156775
bank skew: 1005/800 = 1.26
chip skew: 14445/14090 = 1.03
number of total write accesses:
dram[0]:       311       317       295       258       325       336       311       293       313       296       317       310       367       391       391       387 
dram[1]:       304       285       277       263       304       293       281       263       324       315       285       337       348       363       365       381 
dram[2]:       323       309       264       274       309       342       286       267       310       306       298       312       338       406       362       404 
dram[3]:       341       280       274       295       338       346       264       282       338       289       327       313       398       356       387       387 
dram[4]:       324       316       281       291       306       309       311       273       338       325       350       319       363       355       351       357 
dram[5]:       322       293       261       318       333       301       296       277       337       292       320       323       356       344       379       368 
dram[6]:       332       296       298       296       307       329       300       316       311       306       336       295       381       374       388       399 
dram[7]:       270       319       317       285       275       316       295       275       318       270       326       307       356       360       427       381 
dram[8]:       311       313       283       268       314       297       337       305       271       286       329       281       536       361       381       376 
dram[9]:       268       310       265       251       334       288       298       273       290       303       298       270       373       374       387       398 
dram[10]:       292       340       257       262       297       297       289       285       338       294       309       293       366       408       384       384 
total reads: 56505
bank skew: 536/251 = 2.14
chip skew: 5264/4980 = 1.06
average mf latency per bank:
dram[0]:      22622     22608     24065     25213     24296     25067     25248     25642     23505     23870     23722     22412     20273     20185     20050     20420
dram[1]:      22862     24537     24168     26569     24474     25768     24183     25240     24838     23599     24078     21882     21520     20799     20081     20959
dram[2]:      22240     22973     23510     25575     25162     23725     24094     26182     24527     23566     23466     22995     21042     21061     21717     20337
dram[3]:      22784     23432     26055     24404     23300     24420     23814     27274     21808     24222     22754     23309     19279     21132     20641     20642
dram[4]:      21823     23558     24300     24727     26588     26231     24275     25275     24087     23073     22277     23269     21211     20955     21720     21777
dram[5]:      22567     23315     25989     22491     23589     25325     25152     25888     23707     23411     22792     23257     19476     21724     20633     20620
dram[6]:      22368     23286     23775     23128     26078     23822     23719     25326     25590     24057     22308     23759     19489     20947     20204     19666
dram[7]:      22979     22820     23506     23603     25187     24701     23685     25851     23932     24160     23104     23269     20331     20725     19555     20355
dram[8]:      22811     22895     24590     25611     26101     26144     23328     25076     25187     25122     23018     23763     22140     21687     20827     20469
dram[9]:      26057     22819     24584     24973     24417     25013     24251     27059     24159     24021     24452     24883     19944     20369     20297     20170
dram[10]:      23231     21712     24998     24610     26385     26374     26060     24277     23083     25009     23798     22848     20054     19657     20265     20105
maximum mf latency per bank:
dram[0]:     244755    244667    244848    244813    259668    259527    259504    280891    259595    256411    244710    244700    340765    244759    347174    245005
dram[1]:     272568    244968    244714    244753    259560    256286    256508    336944    259586    256456    244904    244561    244483    244755    245012    244847
dram[2]:     244708    244737    244707    244777    259581    259540    256330    259536    256475    256486    244617    257762    244676    244849    245007    245143
dram[3]:     244721    244837    244748    244648    259619    274022    259624    259556    256467    256504    244603    244667    244723    244759    244668    347177
dram[4]:     244744    421602    421606    244940    309010    259639    259593    256815    256422    256357    244703    244746    244615    244745    244956    244832
dram[5]:     355874    272599    421602    244861    274031    259592    259628    259623    256805    256465    257771    244756    244753    244591    244619    244911
dram[6]:     272580    244778    244785    244678    259586    259685    259552    276634    256571    256746    244691    244762    347171    244591    244716    244888
dram[7]:     244855    244695    244704    244736    308988    256292    259564    280891    259552    259662    257770    253552    244679    244848    245071    244774
dram[8]:     244709    266788    244902    244902    259705    259584    259663    259626    259516    256570    244887    244817    244758    244829    244782    244670
dram[9]:     272591    244919    244902    244916    259651    259610    259654    259673    256469    259582    244824    244913    244812    244791    244828    244847
dram[10]:     244854    244895    244944    244727    259549    259584    259545    259565    259543    259582    244834    244878    244739    244741    244927    244947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7946019 n_act=8213 n_pre=8197 n_req=19542 n_rd=57296 n_write=12325 bw_util=0.01734
n_activity=330341 dram_eff=0.4215
bk0: 3536a 7975954i bk1: 3552a 7975505i bk2: 3404a 7975611i bk3: 3424a 7975387i bk4: 3512a 7975652i bk5: 3684a 7970398i bk6: 3532a 7976430i bk7: 3476a 7981254i bk8: 3336a 7979097i bk9: 3360a 7977481i bk10: 3432a 7978808i bk11: 3440a 7974856i bk12: 3880a 7975840i bk13: 3932a 7971728i bk14: 3844a 7971057i bk15: 3952a 7968547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310136
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7947491 n_act=8049 n_pre=8033 n_req=19157 n_rd=56676 n_write=11801 bw_util=0.01705
n_activity=322446 dram_eff=0.4247
bk0: 3600a 7975601i bk1: 3604a 7975484i bk2: 3404a 7977859i bk3: 3392a 7976399i bk4: 3528a 7976166i bk5: 3512a 7979023i bk6: 3400a 7979780i bk7: 3420a 7978986i bk8: 3440a 7977886i bk9: 3360a 7976346i bk10: 3340a 7981019i bk11: 3540a 7974665i bk12: 3664a 7977013i bk13: 3780a 7974344i bk14: 3824a 7972942i bk15: 3868a 7970386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7946466 n_act=8160 n_pre=8144 n_req=19407 n_rd=57188 n_write=12092 bw_util=0.01725
n_activity=328443 dram_eff=0.4219
bk0: 3668a 7974534i bk1: 3564a 7973968i bk2: 3384a 7975819i bk3: 3480a 7976769i bk4: 3572a 7975961i bk5: 3668a 7975100i bk6: 3444a 7982736i bk7: 3480a 7981867i bk8: 3296a 7980555i bk9: 3392a 7978931i bk10: 3380a 7979386i bk11: 3492a 7975464i bk12: 3664a 7975313i bk13: 3984a 7972390i bk14: 3800a 7974439i bk15: 3920a 7970404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303603
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7945918 n_act=8284 n_pre=8268 n_req=19528 n_rd=57252 n_write=12328 bw_util=0.01733
n_activity=331311 dram_eff=0.42
bk0: 3712a 7972772i bk1: 3492a 7976748i bk2: 3512a 7976892i bk3: 3444a 7974530i bk4: 3648a 7974386i bk5: 3588a 7975617i bk6: 3396a 7979232i bk7: 3372a 7979257i bk8: 3424a 7975381i bk9: 3280a 7976092i bk10: 3532a 7976838i bk11: 3460a 7977269i bk12: 3912a 7970858i bk13: 3824a 7973585i bk14: 3816a 7971750i bk15: 3840a 7968254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.304161
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7946763 n_act=8101 n_pre=8085 n_req=19397 n_rd=56912 n_write=12189 bw_util=0.01721
n_activity=325751 dram_eff=0.4243
bk0: 3696a 7975065i bk1: 3564a 7974518i bk2: 3432a 7977931i bk3: 3528a 7974801i bk4: 3492a 7977818i bk5: 3584a 7973096i bk6: 3432a 7977630i bk7: 3364a 7982006i bk8: 3384a 7975835i bk9: 3332a 7975013i bk10: 3532a 7975251i bk11: 3464a 7977392i bk12: 3760a 7978396i bk13: 3736a 7972636i bk14: 3804a 7970947i bk15: 3808a 7970278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7947005 n_act=8005 n_pre=7989 n_req=19359 n_rd=56956 n_write=12095 bw_util=0.01719
n_activity=324992 dram_eff=0.4249
bk0: 3628a 7976207i bk1: 3532a 7976680i bk2: 3404a 7978417i bk3: 3508a 7976856i bk4: 3580a 7973317i bk5: 3480a 7974239i bk6: 3488a 7979161i bk7: 3464a 7982408i bk8: 3464a 7974727i bk9: 3244a 7977376i bk10: 3432a 7977553i bk11: 3456a 7976078i bk12: 3756a 7976156i bk13: 3788a 7975042i bk14: 3844a 7972456i bk15: 3888a 7967789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30559
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7945323 n_act=8258 n_pre=8242 n_req=19709 n_rd=57780 n_write=12447 bw_util=0.01749
n_activity=330298 dram_eff=0.4252
bk0: 3756a 7972402i bk1: 3712a 7973426i bk2: 3512a 7974271i bk3: 3496a 7972620i bk4: 3416a 7972846i bk5: 3476a 7970370i bk6: 3628a 7979376i bk7: 3644a 7975775i bk8: 3372a 7980643i bk9: 3340a 7981681i bk10: 3592a 7974557i bk11: 3464a 7978692i bk12: 3816a 7972944i bk13: 3852a 7973766i bk14: 3808a 7969086i bk15: 3896a 7969426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310374
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7946702 n_act=8114 n_pre=8098 n_req=19357 n_rd=57040 n_write=12096 bw_util=0.01722
n_activity=326843 dram_eff=0.4231
bk0: 3400a 7977022i bk1: 3572a 7976025i bk2: 3588a 7975824i bk3: 3416a 7975835i bk4: 3512a 7976878i bk5: 3584a 7972293i bk6: 3456a 7981515i bk7: 3448a 7980655i bk8: 3392a 7976597i bk9: 3320a 7979597i bk10: 3492a 7977114i bk11: 3444a 7978625i bk12: 3812a 7974072i bk13: 3796a 7974033i bk14: 4020a 7969457i bk15: 3788a 7971185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296561
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7946760 n_act=8099 n_pre=8083 n_req=19482 n_rd=56932 n_write=12176 bw_util=0.01721
n_activity=326843 dram_eff=0.4229
bk0: 3572a 7975433i bk1: 3616a 7976365i bk2: 3484a 7972743i bk3: 3476a 7976483i bk4: 3512a 7976071i bk5: 3452a 7974034i bk6: 3492a 7980408i bk7: 3544a 7980608i bk8: 3344a 7980814i bk9: 3316a 7980664i bk10: 3508a 7976401i bk11: 3296a 7979116i bk12: 3772a 7977980i bk13: 3768a 7976181i bk14: 3940a 7971541i bk15: 3840a 7969298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.301983
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7948109 n_act=7935 n_pre=7919 n_req=19070 n_rd=56360 n_write=11727 bw_util=0.01695
n_activity=322259 dram_eff=0.4226
bk0: 3484a 7980439i bk1: 3592a 7975906i bk2: 3324a 7978661i bk3: 3204a 7978894i bk4: 3548a 7978271i bk5: 3544a 7977284i bk6: 3524a 7983158i bk7: 3452a 7981550i bk8: 3200a 7984667i bk9: 3340a 7979708i bk10: 3456a 7980340i bk11: 3300a 7983017i bk12: 3856a 7973367i bk13: 3828a 7971675i bk14: 3868a 7970864i bk15: 3840a 7971738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297643
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8032050 n_nop=7947112 n_act=8115 n_pre=8099 n_req=19272 n_rd=56708 n_write=12016 bw_util=0.01711
n_activity=324016 dram_eff=0.4242
bk0: 3560a 7976372i bk1: 3664a 7975519i bk2: 3388a 7977677i bk3: 3480a 7976286i bk4: 3484a 7978366i bk5: 3460a 7974460i bk6: 3516a 7980636i bk7: 3512a 7980805i bk8: 3348a 7978119i bk9: 3392a 7981487i bk10: 3428a 7982036i bk11: 3304a 7980514i bk12: 3708a 7975355i bk13: 3848a 7970797i bk14: 3752a 7970909i bk15: 3864a 7970595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298581

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7119, Miss_rate = 0.048, Pending_hits = 1157, Reservation_fails = 5
L2_cache_bank[1]: Access = 148856, Miss = 7205, Miss_rate = 0.048, Pending_hits = 1155, Reservation_fails = 5
L2_cache_bank[2]: Access = 147823, Miss = 7050, Miss_rate = 0.048, Pending_hits = 1123, Reservation_fails = 5
L2_cache_bank[3]: Access = 148284, Miss = 7119, Miss_rate = 0.048, Pending_hits = 1155, Reservation_fails = 7
L2_cache_bank[4]: Access = 147672, Miss = 7052, Miss_rate = 0.048, Pending_hits = 1116, Reservation_fails = 6
L2_cache_bank[5]: Access = 148430, Miss = 7245, Miss_rate = 0.049, Pending_hits = 1150, Reservation_fails = 6
L2_cache_bank[6]: Access = 149351, Miss = 7238, Miss_rate = 0.048, Pending_hits = 1147, Reservation_fails = 11
L2_cache_bank[7]: Access = 148038, Miss = 7075, Miss_rate = 0.048, Pending_hits = 1139, Reservation_fails = 6
L2_cache_bank[8]: Access = 148602, Miss = 7133, Miss_rate = 0.048, Pending_hits = 1175, Reservation_fails = 12
L2_cache_bank[9]: Access = 148850, Miss = 7095, Miss_rate = 0.048, Pending_hits = 1149, Reservation_fails = 4
L2_cache_bank[10]: Access = 148576, Miss = 7149, Miss_rate = 0.048, Pending_hits = 1134, Reservation_fails = 8
L2_cache_bank[11]: Access = 148852, Miss = 7090, Miss_rate = 0.048, Pending_hits = 1161, Reservation_fails = 5
L2_cache_bank[12]: Access = 148563, Miss = 7225, Miss_rate = 0.049, Pending_hits = 1147, Reservation_fails = 4
L2_cache_bank[13]: Access = 149723, Miss = 7220, Miss_rate = 0.048, Pending_hits = 1139, Reservation_fails = 4
L2_cache_bank[14]: Access = 148753, Miss = 7168, Miss_rate = 0.048, Pending_hits = 1120, Reservation_fails = 10
L2_cache_bank[15]: Access = 148540, Miss = 7092, Miss_rate = 0.048, Pending_hits = 1122, Reservation_fails = 13
L2_cache_bank[16]: Access = 169949, Miss = 7156, Miss_rate = 0.042, Pending_hits = 1320, Reservation_fails = 6
L2_cache_bank[17]: Access = 148545, Miss = 7077, Miss_rate = 0.048, Pending_hits = 1092, Reservation_fails = 8
L2_cache_bank[18]: Access = 147151, Miss = 7065, Miss_rate = 0.048, Pending_hits = 1095, Reservation_fails = 10
L2_cache_bank[19]: Access = 147135, Miss = 7025, Miss_rate = 0.048, Pending_hits = 1094, Reservation_fails = 7
L2_cache_bank[20]: Access = 147085, Miss = 7046, Miss_rate = 0.048, Pending_hits = 1122, Reservation_fails = 8
L2_cache_bank[21]: Access = 148069, Miss = 7131, Miss_rate = 0.048, Pending_hits = 1127, Reservation_fails = 5
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 156775
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 25139
L2_total_cache_reservation_fails = 155
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2095674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1006716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 155
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9574
	minimum = 6
	maximum = 1376
Network latency average = 35.9896
	minimum = 6
	maximum = 1286
Slowest packet = 2637272
Flit latency average = 29.8487
	minimum = 6
	maximum = 1285
Slowest flit = 4300069
Fragmentation average = 0.0668219
	minimum = 0
	maximum = 852
Injected packet rate average = 0.0438199
	minimum = 0.0360794 (at node 13)
	maximum = 0.0501425 (at node 45)
Accepted packet rate average = 0.0438199
	minimum = 0.0360794 (at node 13)
	maximum = 0.0501425 (at node 45)
Injected flit rate average = 0.0781793
	minimum = 0.0471275 (at node 13)
	maximum = 0.113805 (at node 45)
Accepted flit rate average= 0.0781793
	minimum = 0.0644175 (at node 46)
	maximum = 0.0931926 (at node 18)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.4671 (15 samples)
	minimum = 6 (15 samples)
	maximum = 379.867 (15 samples)
Network latency average = 18.6756 (15 samples)
	minimum = 6 (15 samples)
	maximum = 293.667 (15 samples)
Flit latency average = 19.295 (15 samples)
	minimum = 6 (15 samples)
	maximum = 292.867 (15 samples)
Fragmentation average = 0.00696688 (15 samples)
	minimum = 0 (15 samples)
	maximum = 92.4 (15 samples)
Injected packet rate average = 0.0294921 (15 samples)
	minimum = 0.0235836 (15 samples)
	maximum = 0.0929333 (15 samples)
Accepted packet rate average = 0.0294921 (15 samples)
	minimum = 0.0235836 (15 samples)
	maximum = 0.0929333 (15 samples)
Injected flit rate average = 0.0453732 (15 samples)
	minimum = 0.0305922 (15 samples)
	maximum = 0.117082 (15 samples)
Accepted flit rate average = 0.0453732 (15 samples)
	minimum = 0.03347 (15 samples)
	maximum = 0.171526 (15 samples)
Injected packet size average = 1.53849 (15 samples)
Accepted packet size average = 1.53849 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 57 sec (5157 sec)
gpgpu_simulation_rate = 17431 (inst/sec)
gpgpu_simulation_rate = 1492 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15136
gpu_sim_insn = 5617924
gpu_ipc =     371.1631
gpu_tot_sim_cycle = 7933211
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      12.0396
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1972661
gpu_stall_icnt2sh    = 7141571
partiton_reqs_in_parallel = 332865
partiton_reqs_in_parallel_total    = 93191436
partiton_level_parallism =      21.9916
partiton_level_parallism_total  =      11.7890
partiton_reqs_in_parallel_util = 332865
partiton_reqs_in_parallel_util_total    = 93191436
gpu_sim_cycle_parition_util = 15136
gpu_tot_sim_cycle_parition_util    = 4323848
partiton_level_parallism_util =      21.9916
partiton_level_parallism_util_total  =      21.5544
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.8404 GB/Sec
L2_BW_total  =      39.7286 GB/Sec
gpu_total_sim_rate=18283

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4726, 4717, 4708, 5520, 5509, 5610, 5166, 5379, 4728, 4864, 5329, 5357, 4951, 4964, 5498, 5776, 4814, 5191, 4918, 4304, 4405, 5055, 4641, 5332, 5129, 5052, 5006, 4797, 4840, 4513, 5114, 5140, 3934, 5062, 3749, 3444, 3783, 4245, 3963, 4487, 4273, 3892, 3871, 3643, 3849, 4464, 4526, 3688, 5011, 3994, 4013, 3827, 3633, 4319, 3736, 3427, 3827, 3706, 3247, 3688, 3806, 4089, 4052, 3827, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 9123041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9081521
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 36634
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11740195	W0_Idle:112816687	W0_Scoreboard:111216536	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1502 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1488 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 7933210 
mrq_lat_table:116526 	2803 	3594 	25444 	13365 	8161 	10900 	16391 	16440 	5342 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2628022 	603933 	22045 	11532 	3743 	2820 	9436 	10403 	8570 	12698 	11807 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	753599 	211209 	1065734 	547806 	324792 	330976 	25840 	3624 	2998 	3092 	2734 	9436 	10351 	8471 	12698 	11807 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	641465 	541109 	934599 	125388 	11959 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	1023972 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2219 	315 	140 	49 	27 	31 	30 	44 	30 	28 	13 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        46        33        18        16        16        16        16        30        29        45        44        45        45        25        43 
dram[1]:        48        40        26        27        16        16        17        16        30        30        44        43        45        48        30        27 
dram[2]:        43        41        21        28        16        16        16        16        30        30        43        47        37        44        45        23 
dram[3]:        45        46        18        35        17        16        16        16        31        30        35        43        24        45        44        43 
dram[4]:        37        32        27        29        16        16        16        16        30        30        47        45        44        36        43        44 
dram[5]:        44        20        25        27        16        16        16        16        30        30        38        45        45        31        30        43 
dram[6]:        44        43        17        25        16        16        17        16        29        26        25        44        42        34        47        43 
dram[7]:        22        41        21        27        16        16        16        16        30        30        37        45        43        34        42        47 
dram[8]:        46        46        18        26        16        16        17        16        30        30        44        42        95        24        36        28 
dram[9]:        36        44        16        25        16        16        16        16        33        33        31        45        33        34        28        43 
dram[10]:        34        49        26        19        17        16        16        16        32        33        44        45        48        35        47        45 
maximum service time to same row:
dram[0]:    236541    242662    237354    235758    237347    231476    237273    239092    231783    235239    239840    452657    336447    461632    368704    267826 
dram[1]:    233627    272018    241930    235457    426682    254494    232098    305023    369710    235941    601851    237670    463499    431748    459711    234334 
dram[2]:    453091    282607    454957    238253    274365    226903    419435    312635    279588    236521    234358    251124    427152    277034    481628    232109 
dram[3]:    234402    241633    235309    276391    243975    246665    247164    236498    234785    246846    402990    462202    276967    420785    241940    241289 
dram[4]:    236741    232712    235584    235380    236677    237975    232213    232216    420524    287865    237347    241597    240950    452495    345740    234228 
dram[5]:    288292    234913    272650    242341    244680    430988    263411    240612    240192    233680    245088    240786    305212    240001    457126    461766 
dram[6]:    231689    434476    254292    290794    235448    420401    420899    272640    451500    232526    237667    238043    231391    307213    337458    425354 
dram[7]:    263588    237199    235416    235411    256140    238705    245519    246683    233866    233007    237137    239918    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    239219    237453    342344    239536    232393    457438    261834    242396    262217    383668    234522    429484    233862 
dram[9]:    238789    268644    252558    282051    237598    431004    239857    232214    454639    270640    454163    236753    259015    234520    238212    425089 
dram[10]:    238709    231733    288259    452846    232921    233180    232361    232398    237236    233797    422869    240181    276729    426774    228712    427017 
average row accesses per activate:
dram[0]:  2.603774  2.637131  2.617068  2.728774  2.325670  2.219298  2.204797  2.198488  2.191095  2.313492  2.590234  2.620690  2.522852  2.632653  2.326667  2.467826 
dram[1]:  2.607069  2.594538  2.537961  2.625000  2.245283  2.309804  2.217647  2.213861  2.264925  2.298450  2.683603  2.556452  2.566667  2.687129  2.434938  2.281506 
dram[2]:  2.490310  2.649682  2.487069  2.485294  2.254647  2.324771  2.235868  2.344330  2.380368  2.398785  2.641425  2.456175  2.557957  2.665441  2.297297  2.382695 
dram[3]:  2.467167  2.615721  2.554371  2.539112  2.268953  2.264493  2.217131  2.265594  2.340344  2.266402  2.610417  2.685714  2.517730  2.523191  2.303987  2.327212 
dram[4]:  2.551383  2.592133  2.471933  2.598291  2.401210  2.311787  2.283203  2.198819  2.256030  2.400000  2.558000  2.641631  2.741870  2.576108  2.339130  2.393298 
dram[5]:  2.630165  2.563941  2.635535  2.553498  2.289963  2.307241  2.229008  2.258893  2.417647  2.293522  2.735426  2.710526  2.607004  2.748971  2.365188  2.445230 
dram[6]:  2.539652  2.566802  2.632035  2.584746  2.294118  2.191682  2.299048  2.244972  2.355865  2.322772  2.521739  2.549683  2.574627  2.782258  2.392734  2.320786 
dram[7]:  2.501075  2.547475  2.605809  2.673469  2.209924  2.277153  2.170412  2.315041  2.243902  2.329897  2.601253  2.678492  2.621359  2.731855  2.319182  2.392670 
dram[8]:  2.486000  2.675848  2.411290  2.541935  2.363636  2.331337  2.242593  2.255682  2.452586  2.278330  2.614256  2.585586  3.037951  2.696000  2.337209  2.305509 
dram[9]:  2.588621  2.658174  2.509890  2.732500  2.225455  2.389452  2.298246  2.236220  2.381356  2.358871  2.573561  2.711905  2.486486  2.563433  2.367174  2.468310 
dram[10]:  2.628755  2.427239  2.655092  2.640450  2.245211  2.354251  2.258687  2.198488  2.309752  2.437759  2.527197  2.615730  2.589147  2.510638  2.346484  2.304636 
average row locality = 219125/89600 = 2.445591
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       900       904       867       871       881       923       883       869       844       850       874       876       986       999       977      1004 
dram[1]:       916       917       865       863       883       880       850       855       870       850       851       901       932       961       972       983 
dram[2]:       933       907       861       884       896       919       861       870       834       858       861       889       932      1012       966       996 
dram[3]:       944       889       893       876       914       899       849       843       866       830       899       881       994       972       970       976 
dram[4]:       940       907       874       897       876       899       858       841       856       843       899       882       956       950       967       968 
dram[5]:       923       899       867       893       896       872       872       866       876       821       874       880       955       963       977       988 
dram[6]:       955       944       892       890       856       872       907       911       853       845       914       882       970       979       968       990 
dram[7]:       866       909       912       869       879       897       864       862       858       840       889       877       969       965      1021       963 
dram[8]:       909       920       885       883       879       865       873       886       846       839       893       840       960       958      1001       976 
dram[9]:       887       914       846       814       888       887       881       863       811       846       880       841       980       973       983       976 
dram[10]:       906       932       861       884       872       865       879       878       848       859       873       842       943       978       954       982 
total reads: 158773
bank skew: 1021/811 = 1.26
chip skew: 14628/14270 = 1.03
number of total write accesses:
dram[0]:       342       346       329       286       333       342       312       294       337       316       346       340       394       420       419       415 
dram[1]:       338       318       305       292       307       298       281       263       344       336       311       367       377       396       394       411 
dram[2]:       352       341       293       299       317       348       286       267       330       327       325       344       370       438       394       436 
dram[3]:       371       309       305       325       343       351       264       283       358       310       354       341       426       388       417       418 
dram[4]:       351       345       315       319       315       317       311       276       360       345       380       349       393       387       378       389 
dram[5]:       350       324       290       348       336       307       296       277       357       312       346       356       385       373       409       396 
dram[6]:       358       324       324       330       314       340       300       317       332       328       362       324       410       401       415       428 
dram[7]:       297       352       344       310       279       319       295       277       338       290       357       331       381       390       454       408 
dram[8]:       334       343       311       299       317       303       338       305       292       307       354       308       641       390       406       405 
dram[9]:       296       338       296       279       336       291       298       273       313       324       327       298       400       401       416       426 
dram[10]:       319       369       286       291       300       298       291       285       360       316       335       322       393       438       414       410 
total reads: 60352
bank skew: 641/263 = 2.44
chip skew: 5653/5312 = 1.06
average mf latency per bank:
dram[0]:      21789     21818     23083     24300     24103     24935     25258     25652     22870     23298     22887     21606     19671     19573     19446     19814
dram[1]:      21975     23587     23323     25581     24420     25643     24215     25273     24266     23023     23250     21127     20811     20077     19448     20296
dram[2]:      21483     22113     22638     24756     24962     23602     24126     26213     23938     22991     22657     22141     20301     20395     20980     19684
dram[3]:      22009     22576     25077     23512     23197     24310     23847     27283     21314     23606     22013     22512     18712     20418     19985     19975
dram[4]:      21118     22734     23301     23874     26349     26022     24306     25240     23493     22531     21515     22440     20518     20234     21056     21037
dram[5]:      21810     22445     25002     21680     23539     25182     25183     25921     23170     22835     22048     22376     18855     21024     19979     19993
dram[6]:      21675     22504     23016     22204     25905     23573     23750     25336     24962     23443     21614     22916     18886     20325     19606     19072
dram[7]:      22159     21961     22743     22828     25107     24646     23719     25839     23376     23564     22278     22543     19748     20054     19015     19747
dram[8]:      22126     22090     23756     24664     26047     25997     23346     25113     24555     24493     22311     22925     21662     20999     20256     19835
dram[9]:      25114     22043     23619     24064     24385     24958     24285     27094     23475     23410     23584     23968     19355     19762     19674     19566
dram[10]:      22440     20985     24087     23734     26326     26381     26048     24310     22496     24350     23013     22008     19439     19048     19612     19525
maximum mf latency per bank:
dram[0]:     244755    244667    244848    244813    259668    259527    259504    280891    259595    256411    244710    244700    340765    244759    347174    245005
dram[1]:     272568    244968    244714    244753    259560    256286    256508    336944    259586    256456    244904    244561    244483    244755    245012    244847
dram[2]:     244708    244737    244707    244777    259581    259540    256330    259536    256475    256486    244617    257762    244676    244849    245007    245143
dram[3]:     244721    244837    244748    244648    259619    274022    259624    259556    256467    256504    244603    244667    244723    244759    244668    347177
dram[4]:     244744    421602    421606    244940    309010    259639    259593    256815    256422    256357    244703    244746    244615    244745    244956    244832
dram[5]:     355874    272599    421602    244861    274031    259592    259628    259623    256805    256465    257771    244756    244753    244591    244619    244911
dram[6]:     272580    244778    244785    244678    259586    259685    259552    276634    256571    256746    244691    244762    347171    244591    244716    244888
dram[7]:     244855    244695    244704    244736    308988    256292    259564    280891    259552    259662    257770    253552    244679    244848    245071    244774
dram[8]:     244709    266788    244902    244902    259705    259584    259663    259626    259516    256570    244887    244817    244758    244829    244782    244670
dram[9]:     272591    244919    244902    244916    259651    259610    259654    259673    256469    259582    244824    244913    244812    244791    244828    244847
dram[10]:     244854    244895    244944    244727    259549    259584    259545    259565    259543    259582    244834    244878    244739    244741    244927    244947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7972927 n_act=8235 n_pre=8219 n_req=20079 n_rd=58032 n_write=12741 bw_util=0.01756
n_activity=336578 dram_eff=0.4205
bk0: 3600a 8003500i bk1: 3616a 8003149i bk2: 3468a 8003131i bk3: 3484a 8003057i bk4: 3524a 8003640i bk5: 3692a 7998391i bk6: 3532a 8004501i bk7: 3476a 8009329i bk8: 3376a 8006646i bk9: 3400a 8005105i bk10: 3496a 8006319i bk11: 3504a 8002341i bk12: 3944a 8003423i bk13: 3996a 7999285i bk14: 3908a 7998653i bk15: 4016a 7996173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310465
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7974404 n_act=8081 n_pre=8065 n_req=19687 n_rd=57396 n_write=12208 bw_util=0.01727
n_activity=329017 dram_eff=0.4231
bk0: 3664a 8003148i bk1: 3668a 8002984i bk2: 3460a 8005416i bk3: 3452a 8004077i bk4: 3532a 8004195i bk5: 3520a 8006985i bk6: 3400a 8007877i bk7: 3420a 8007086i bk8: 3480a 8005548i bk9: 3400a 8003966i bk10: 3404a 8008639i bk11: 3604a 8002232i bk12: 3728a 8004679i bk13: 3844a 8001898i bk14: 3888a 8000546i bk15: 3932a 7997995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7973378 n_act=8188 n_pre=8172 n_req=19946 n_rd=57916 n_write=12500 bw_util=0.01747
n_activity=334749 dram_eff=0.4207
bk0: 3732a 8002036i bk1: 3628a 8001527i bk2: 3444a 8003418i bk3: 3536a 8004379i bk4: 3584a 8003912i bk5: 3676a 8003089i bk6: 3444a 8010836i bk7: 3480a 8009970i bk8: 3336a 8008182i bk9: 3432a 8006561i bk10: 3444a 8006975i bk11: 3556a 8003013i bk12: 3728a 8002843i bk13: 4048a 8000001i bk14: 3864a 8001937i bk15: 3984a 7997950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.304165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7972869 n_act=8303 n_pre=8287 n_req=20058 n_rd=57980 n_write=12715 bw_util=0.01754
n_activity=337448 dram_eff=0.419
bk0: 3776a 8000400i bk1: 3556a 8004263i bk2: 3572a 8004517i bk3: 3504a 8002103i bk4: 3656a 8002378i bk5: 3596a 8003606i bk6: 3396a 8007332i bk7: 3372a 8007328i bk8: 3464a 8003034i bk9: 3320a 8003685i bk10: 3596a 8004433i bk11: 3524a 8004820i bk12: 3976a 7998513i bk13: 3888a 8001184i bk14: 3880a 7999409i bk15: 3904a 7995914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.304784
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7973633 n_act=8133 n_pre=8117 n_req=19943 n_rd=57652 n_write=12619 bw_util=0.01744
n_activity=332197 dram_eff=0.4231
bk0: 3760a 8002651i bk1: 3628a 8002125i bk2: 3496a 8005465i bk3: 3588a 8002419i bk4: 3504a 8005735i bk5: 3596a 8001046i bk6: 3432a 8005731i bk7: 3364a 8010009i bk8: 3424a 8003435i bk9: 3372a 8002685i bk10: 3596a 8002811i bk11: 3528a 8004856i bk12: 3824a 8005924i bk13: 3800a 8000124i bk14: 3868a 7998589i bk15: 3872a 7997910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314419
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7973957 n_act=8023 n_pre=8007 n_req=19884 n_rd=57688 n_write=12479 bw_util=0.01741
n_activity=331175 dram_eff=0.4237
bk0: 3692a 8003862i bk1: 3596a 8004285i bk2: 3468a 8006007i bk3: 3572a 8004484i bk4: 3584a 8001356i bk5: 3488a 8002248i bk6: 3488a 8007264i bk7: 3464a 8010513i bk8: 3504a 8002410i bk9: 3284a 8005011i bk10: 3496a 8005148i bk11: 3520a 8003602i bk12: 3820a 8003691i bk13: 3852a 8002612i bk14: 3908a 8000101i bk15: 3952a 7995416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306046
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7972217 n_act=8288 n_pre=8272 n_req=20235 n_rd=58512 n_write=12865 bw_util=0.01771
n_activity=336715 dram_eff=0.424
bk0: 3820a 8000026i bk1: 3776a 8001006i bk2: 3568a 8001891i bk3: 3560a 8000210i bk4: 3424a 8000796i bk5: 3488a 7998178i bk6: 3628a 8007470i bk7: 3644a 8003842i bk8: 3412a 8008241i bk9: 3380a 8009229i bk10: 3656a 8002131i bk11: 3528a 8006223i bk12: 3880a 8000572i bk13: 3916a 8001391i bk14: 3872a 7996759i bk15: 3960a 7996907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310699
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7973674 n_act=8135 n_pre=8119 n_req=19862 n_rd=57760 n_write=12466 bw_util=0.01743
n_activity=333058 dram_eff=0.4217
bk0: 3464a 8004715i bk1: 3636a 8003659i bk2: 3648a 8003547i bk3: 3476a 8003493i bk4: 3516a 8004864i bk5: 3588a 8000337i bk6: 3456a 8009613i bk7: 3448a 8008718i bk8: 3432a 8004287i bk9: 3360a 8007238i bk10: 3556a 8004699i bk11: 3508a 8006220i bk12: 3876a 8001810i bk13: 3860a 8001608i bk14: 4084a 7997134i bk15: 3852a 7998797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296913
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7973645 n_act=8124 n_pre=8108 n_req=20066 n_rd=57652 n_write=12625 bw_util=0.01744
n_activity=333334 dram_eff=0.4217
bk0: 3636a 8003174i bk1: 3680a 8004043i bk2: 3540a 8000481i bk3: 3532a 8004089i bk4: 3516a 8004117i bk5: 3460a 8002050i bk6: 3492a 8008475i bk7: 3544a 8008711i bk8: 3384a 8008256i bk9: 3356a 8008149i bk10: 3572a 8004142i bk11: 3360a 8006768i bk12: 3840a 8005514i bk13: 3832a 8003760i bk14: 4004a 7999288i bk15: 3904a 7996964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303397
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7975090 n_act=7954 n_pre=7938 n_req=19582 n_rd=57080 n_write=12092 bw_util=0.01716
n_activity=328412 dram_eff=0.4213
bk0: 3548a 8008074i bk1: 3656a 8003549i bk2: 3384a 8006307i bk3: 3256a 8006484i bk4: 3552a 8006313i bk5: 3548a 8005325i bk6: 3524a 8011257i bk7: 3452a 8009652i bk8: 3244a 8012244i bk9: 3384a 8007325i bk10: 3520a 8007916i bk11: 3364a 8010629i bk12: 3920a 8000995i bk13: 3892a 7999311i bk14: 3932a 7998537i bk15: 3904a 7999374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298324
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8060154 n_nop=7974076 n_act=8137 n_pre=8121 n_req=19783 n_rd=57424 n_write=12396 bw_util=0.01732
n_activity=330056 dram_eff=0.4231
bk0: 3624a 8004001i bk1: 3728a 8003164i bk2: 3444a 8005296i bk3: 3536a 8003953i bk4: 3488a 8006418i bk5: 3460a 8002518i bk6: 3516a 8008649i bk7: 3512a 8008905i bk8: 3392a 8005745i bk9: 3436a 8009088i bk10: 3492a 8009630i bk11: 3368a 8008052i bk12: 3772a 8002988i bk13: 3912a 7998375i bk14: 3816a 7998566i bk15: 3928a 7998233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299111

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7212, Miss_rate = 0.048, Pending_hits = 1232, Reservation_fails = 8
L2_cache_bank[1]: Access = 150344, Miss = 7296, Miss_rate = 0.049, Pending_hits = 1228, Reservation_fails = 6
L2_cache_bank[2]: Access = 149311, Miss = 7139, Miss_rate = 0.048, Pending_hits = 1197, Reservation_fails = 7
L2_cache_bank[3]: Access = 149772, Miss = 7210, Miss_rate = 0.048, Pending_hits = 1232, Reservation_fails = 13
L2_cache_bank[4]: Access = 149160, Miss = 7144, Miss_rate = 0.048, Pending_hits = 1192, Reservation_fails = 8
L2_cache_bank[5]: Access = 149918, Miss = 7335, Miss_rate = 0.049, Pending_hits = 1232, Reservation_fails = 7
L2_cache_bank[6]: Access = 150839, Miss = 7329, Miss_rate = 0.049, Pending_hits = 1222, Reservation_fails = 14
L2_cache_bank[7]: Access = 149526, Miss = 7166, Miss_rate = 0.048, Pending_hits = 1217, Reservation_fails = 9
L2_cache_bank[8]: Access = 150090, Miss = 7226, Miss_rate = 0.048, Pending_hits = 1250, Reservation_fails = 14
L2_cache_bank[9]: Access = 150338, Miss = 7187, Miss_rate = 0.048, Pending_hits = 1227, Reservation_fails = 5
L2_cache_bank[10]: Access = 150064, Miss = 7240, Miss_rate = 0.048, Pending_hits = 1204, Reservation_fails = 9
L2_cache_bank[11]: Access = 150340, Miss = 7182, Miss_rate = 0.048, Pending_hits = 1236, Reservation_fails = 6
L2_cache_bank[12]: Access = 150051, Miss = 7315, Miss_rate = 0.049, Pending_hits = 1212, Reservation_fails = 5
L2_cache_bank[13]: Access = 151211, Miss = 7313, Miss_rate = 0.048, Pending_hits = 1209, Reservation_fails = 9
L2_cache_bank[14]: Access = 150240, Miss = 7258, Miss_rate = 0.048, Pending_hits = 1185, Reservation_fails = 10
L2_cache_bank[15]: Access = 150024, Miss = 7182, Miss_rate = 0.048, Pending_hits = 1187, Reservation_fails = 18
L2_cache_bank[16]: Access = 179602, Miss = 7246, Miss_rate = 0.040, Pending_hits = 1455, Reservation_fails = 8
L2_cache_bank[17]: Access = 150021, Miss = 7167, Miss_rate = 0.048, Pending_hits = 1166, Reservation_fails = 9
L2_cache_bank[18]: Access = 148630, Miss = 7156, Miss_rate = 0.048, Pending_hits = 1165, Reservation_fails = 15
L2_cache_bank[19]: Access = 148611, Miss = 7114, Miss_rate = 0.048, Pending_hits = 1165, Reservation_fails = 10
L2_cache_bank[20]: Access = 148569, Miss = 7136, Miss_rate = 0.048, Pending_hits = 1187, Reservation_fails = 17
L2_cache_bank[21]: Access = 149553, Miss = 7220, Miss_rate = 0.048, Pending_hits = 1199, Reservation_fails = 7
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 158773
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 26799
L2_total_cache_reservation_fails = 214
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1035742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30591
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.9705
	minimum = 6
	maximum = 812
Network latency average = 44.0975
	minimum = 6
	maximum = 567
Slowest packet = 6571682
Flit latency average = 52.7382
	minimum = 6
	maximum = 566
Slowest flit = 11323043
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539874
	minimum = 0.044929 (at node 1)
	maximum = 0.318897 (at node 44)
Accepted packet rate average = 0.0539874
	minimum = 0.044929 (at node 1)
	maximum = 0.318897 (at node 44)
Injected flit rate average = 0.0809812
	minimum = 0.0609184 (at node 45)
	maximum = 0.331153 (at node 44)
Accepted flit rate average= 0.0809812
	minimum = 0.0539148 (at node 1)
	maximum = 0.625537 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.7486 (16 samples)
	minimum = 6 (16 samples)
	maximum = 406.875 (16 samples)
Network latency average = 20.2645 (16 samples)
	minimum = 6 (16 samples)
	maximum = 310.75 (16 samples)
Flit latency average = 21.3852 (16 samples)
	minimum = 6 (16 samples)
	maximum = 309.938 (16 samples)
Fragmentation average = 0.00653145 (16 samples)
	minimum = 0 (16 samples)
	maximum = 86.625 (16 samples)
Injected packet rate average = 0.031023 (16 samples)
	minimum = 0.0249177 (16 samples)
	maximum = 0.107056 (16 samples)
Accepted packet rate average = 0.031023 (16 samples)
	minimum = 0.0249177 (16 samples)
	maximum = 0.107056 (16 samples)
Injected flit rate average = 0.0475987 (16 samples)
	minimum = 0.0324876 (16 samples)
	maximum = 0.130461 (16 samples)
Accepted flit rate average = 0.0475987 (16 samples)
	minimum = 0.0347478 (16 samples)
	maximum = 0.199902 (16 samples)
Injected packet size average = 1.5343 (16 samples)
Accepted packet size average = 1.5343 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 4 sec (5224 sec)
gpgpu_simulation_rate = 18283 (inst/sec)
gpgpu_simulation_rate = 1518 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 838246
gpu_sim_insn = 15785486
gpu_ipc =      18.8316
gpu_tot_sim_cycle = 8998679
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      12.3683
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3363582
gpu_stall_icnt2sh    = 11192040
partiton_reqs_in_parallel = 17050491
partiton_reqs_in_parallel_total    = 93524301
partiton_level_parallism =      20.3407
partiton_level_parallism_total  =      12.2879
partiton_reqs_in_parallel_util = 17050491
partiton_reqs_in_parallel_util_total    = 93524301
gpu_sim_cycle_parition_util = 831763
gpu_tot_sim_cycle_parition_util    = 4338984
partiton_level_parallism_util =      20.4992
partiton_level_parallism_util_total  =      21.3847
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     135.5444 GB/Sec
L2_BW_total  =      47.6509 GB/Sec
gpu_total_sim_rate=16350

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5922, 6068, 6056, 6729, 6820, 7001, 6468, 6721, 6018, 6050, 6648, 6669, 6259, 6152, 6774, 7061, 5956, 6275, 5943, 5459, 5430, 6146, 5639, 6383, 6289, 6156, 6025, 5907, 5940, 5635, 6154, 6195, 4818, 6009, 4616, 4341, 4585, 5103, 4725, 5358, 5127, 4744, 4730, 4469, 4648, 5327, 5298, 4615, 5836, 4880, 4852, 4555, 4491, 5212, 4509, 4146, 4696, 4693, 4047, 4537, 4712, 4873, 4884, 4600, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 12771709
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12699067
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 67756
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15532109	W0_Idle:128775520	W0_Scoreboard:137019935	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1502 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1766 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 8998235 
mrq_lat_table:171715 	4235 	5216 	35932 	20790 	12630 	16891 	25967 	27733 	8709 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3325611 	1042834 	36476 	19099 	6873 	7137 	17216 	15702 	12134 	21223 	19425 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	941126 	241846 	1417109 	823304 	430975 	484264 	75993 	5749 	5185 	6079 	7017 	17619 	14945 	12026 	22376 	18272 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	780212 	836135 	1530236 	210315 	22559 	499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	1039328 	58127 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2478 	464 	214 	82 	38 	35 	34 	52 	38 	33 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        33        45        16        16        16        16        30        30        45        46        45        45        44        44 
dram[1]:        48        40        26        45        16        16        17        16        30        30        44        43        45        48        45        43 
dram[2]:        45        41        44        39        16        16        16        16        30        30        43        47        37        48        45        44 
dram[3]:        45        46        47        35        17        16        16        16        31        30        43        44        44        48        46        47 
dram[4]:        37        45        50        43        16        16        16        16        30        30        47        45        44        36        43        44 
dram[5]:        44        46        45        50        16        16        16        16        31        30        42        45        45        35        46        44 
dram[6]:        44        44        38        51        16        16        17        16        29        26        42        44        45        43        47        43 
dram[7]:        42        49        44        38        16        16        16        16        31        30        47        45        43        34        43        47 
dram[8]:        46        46        40        42        16        16        17        16        30        30        44        42        95        34        41        45 
dram[9]:        44        44        46        25        16        16        16        16        33        33        31        45        43        43        45        44 
dram[10]:        41        49        26        43        17        16        16        16        33        33        44        45        48        46        47        45 
maximum service time to same row:
dram[0]:    236541    242662    237354    235758    237347    231476    237273    239092    231783    235239    239840    452657    336447    461632    368704    267826 
dram[1]:    233627    272018    241930    235457    426682    254494    232098    305023    369710    235941    601851    237670    463499    431748    459711    234334 
dram[2]:    453091    282607    454957    238253    274365    226903    419435    312635    279588    236521    234358    251124    427152    277034    481628    232109 
dram[3]:    234402    241633    235309    276391    243975    246665    247164    236498    234785    246846    402990    462202    276967    420785    241940    241289 
dram[4]:    236741    232712    235584    235380    236677    237975    232213    232216    420524    287865    237347    241597    240950    452495    345740    234228 
dram[5]:    288292    234913    272650    242341    244680    430988    263411    240612    240192    233680    245088    240786    305212    240001    457126    461766 
dram[6]:    231689    434476    254292    290794    235448    420401    420899    272640    451500    232526    237667    238043    231391    307213    337458    425354 
dram[7]:    263588    237199    235416    235411    256140    238705    245519    246683    233866    233007    237137    239918    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    239219    237453    342344    239536    232393    457438    261834    242396    262217    383668    234522    429484    233862 
dram[9]:    238789    268644    252558    282051    237598    431004    239857    232214    454639    270640    454163    236753    259015    234520    238212    425089 
dram[10]:    238709    231733    288259    452846    232921    233180    232361    232398    237236    233797    422869    240181    276729    426774    228712    427017 
average row accesses per activate:
dram[0]:  2.426316  2.471063  2.549783  2.681458  2.226779  2.194543  2.134503  2.147521  2.105575  2.236613  2.395288  2.416337  2.367531  2.489941  2.195812  2.256656 
dram[1]:  2.393401  2.433204  2.495677  2.572072  2.227273  2.270338  2.171250  2.162562  2.204686  2.224719  2.475317  2.353448  2.414752  2.469660  2.264026  2.175493 
dram[2]:  2.377693  2.471523  2.449713  2.440559  2.206980  2.248507  2.197500  2.260760  2.271465  2.334661  2.451268  2.365285  2.419554  2.478760  2.126402  2.224870 
dram[3]:  2.335784  2.413333  2.490113  2.464187  2.205431  2.228844  2.190231  2.206289  2.268600  2.206107  2.365360  2.404450  2.339266  2.401425  2.207188  2.174767 
dram[4]:  2.448953  2.467829  2.372312  2.573677  2.286250  2.241250  2.260430  2.171779  2.162515  2.308094  2.382093  2.374840  2.530061  2.412604  2.238773  2.298013 
dram[5]:  2.509434  2.403394  2.574405  2.538028  2.240695  2.230386  2.199275  2.239049  2.238554  2.140244  2.484480  2.434726  2.415569  2.468523  2.250804  2.280130 
dram[6]:  2.347407  2.394330  2.555556  2.493132  2.238035  2.182147  2.185748  2.229489  2.191052  2.280928  2.321687  2.395046  2.430409  2.546020  2.220269  2.205021 
dram[7]:  2.381890  2.423773  2.556787  2.533813  2.180247  2.243510  2.165644  2.216625  2.174970  2.180147  2.349383  2.419817  2.459096  2.586476  2.171171  2.223270 
dram[8]:  2.407022  2.508868  2.405442  2.475000  2.254590  2.297369  2.193357  2.186982  2.262887  2.201242  2.347291  2.314286  2.700946  2.484549  2.209253  2.191623 
dram[9]:  2.464435  2.508916  2.452035  2.627388  2.155351  2.310436  2.228501  2.166870  2.190830  2.238693  2.319444  2.437586  2.395076  2.443654  2.230850  2.304636 
dram[10]:  2.454061  2.339483  2.590090  2.563877  2.240554  2.295125  2.192727  2.148418  2.218335  2.298566  2.328645  2.357050  2.413095  2.404977  2.205263  2.180672 
average row locality = 330085/141929 = 2.325705
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1367      1363      1317      1301      1348      1368      1349      1327      1279      1305      1322      1326      1505      1501      1486      1518 
dram[1]:      1397      1400      1306      1298      1325      1346      1308      1317      1299      1287      1294      1364      1429      1461      1478      1501 
dram[2]:      1394      1379      1295      1321      1359      1376      1317      1341      1287      1295      1325      1328      1424      1523      1484      1514 
dram[3]:      1407      1358      1329      1323      1369      1354      1299      1305      1292      1272      1352      1328      1494      1458      1482      1486 
dram[4]:      1398      1367      1311      1347      1342      1344      1317      1314      1304      1281      1346      1332      1477      1455      1481      1490 
dram[5]:      1383      1367      1307      1329      1339      1329      1346      1341      1324      1269      1326      1331      1448      1469      1495      1510 
dram[6]:      1433      1399      1340      1343      1308      1320      1371      1377      1307      1290      1378      1340      1476      1475      1504      1501 
dram[7]:      1354      1380      1364      1313      1335      1348      1318      1325      1297      1298      1351      1340      1465      1446      1531      1493 
dram[8]:      1376      1373      1329      1335      1352      1310      1337      1354      1296      1292      1360      1297      1464      1452      1511      1492 
dram[9]:      1347      1364      1279      1252      1357      1326      1352      1330      1269      1291      1332      1304      1470      1476      1504      1484 
dram[10]:      1383      1397      1306      1324      1329      1308      1351      1337      1306      1296      1328      1308      1449      1491      1479      1491 
total reads: 241151
bank skew: 1531/1252 = 1.22
chip skew: 22162/21737 = 1.02
number of total write accesses:
dram[0]:       477       473       450       391       498       482       476       449       496       491       508       508       595       603       611       601 
dram[1]:       489       476       426       415       439       468       429       439       489       495       461       547       568       574       580       594 
dram[2]:       482       487       410       424       475       506       441       445       512       463       511       498       531       636       602       633 
dram[3]:       499       452       434       466       499       516       405       449       507       462       519       509       609       564       606       617 
dram[4]:       473       474       454       452       487       449       471       456       519       487       543       518       585       574       563       592 
dram[5]:       479       474       423       473       467       462       475       448       534       486       515       534       569       570       605       590 
dram[6]:       513       459       454       472       469       489       500       498       505       480       549       497       602       572       643       607 
dram[7]:       461       496       482       448       431       467       447       435       493       481       552       516       549       543       638       628 
dram[8]:       475       466       439       447       490       436       512       494       460       480       546       485       821       558       590       601 
dram[9]:       420       465       408       398       516       423       462       449       499       491       505       473       573       584       622       604 
dram[10]:       460       505       419       422       450       434       458       429       533       467       493       514       578       635       616       585 
total reads: 88934
bank skew: 821/391 = 2.10
chip skew: 8309/7889 = 1.05
average mf latency per bank:
dram[0]:      24189     24065     25614     26459     25558     27159     28364     28775     24429     24181     24074     22743     20342     21023     20118     20786
dram[1]:      24074     24589     26092     26866     26589     27248     27704     28515     26072     24305     23750     22464     21575     21440     20977     21175
dram[2]:      23945     24526     24892     26458     26989     26058     27744     28153     24856     24900     23170     23909     21262     20831     20958     21173
dram[3]:      23980     24812     26305     25251     25481     26571     27977     29198     23643     25198     23459     23207     20344     21519     20880     20570
dram[4]:      23704     25170     25363     25805     27484     27663     27095     27803     25117     24527     23002     22902     21372     21209     22195     21562
dram[5]:      24435     24562     26560     24329     26411     27214     27688     27947     24157     23826     23228     23347     20315     21658     20971     21259
dram[6]:      23985     24216     25658     24592     27310     26310     26470     28043     25379     24821     22344     23354     20388     21032     20139     20437
dram[7]:      24340     24345     24982     25758     26560     26724     27215     27949     25121     24555     22723     22937     21448     21396     20378     20300
dram[8]:      24378     24601     25452     25860     27087     28068     26419     27752     25526     24846     22906     24074     22258     21932     20847     20842
dram[9]:      26551     24854     26001     27054     25906     27693     27215     28762     24364     24197     23790     24163     20482     21186     20744     20634
dram[10]:      24343     23346     26078     25815     27327     28457     28602     27369     23578     25551     24016     22681     20899     20109     20986     20652
maximum mf latency per bank:
dram[0]:     244755    244667    244848    244813    259668    259527    259504    280891    259595    256411    244710    244700    340765    244759    347174    245005
dram[1]:     272568    244968    244714    244753    259560    256286    256508    336944    259586    256456    244904    244561    244483    244755    245012    244847
dram[2]:     244708    244737    244707    244777    259581    259540    256330    259536    256475    256486    244617    257762    244676    244849    245007    245143
dram[3]:     244721    244837    244748    244648    259619    274022    259624    259556    256467    256504    244603    244667    244723    244759    244668    347177
dram[4]:     244744    421602    421606    244940    309010    259639    259593    256815    256422    256357    244703    244746    244615    244745    244956    244832
dram[5]:     355874    272599    421602    244861    274031    259592    259628    259623    256805    256465    257771    244756    244753    244591    244619    244911
dram[6]:     272580    244778    244785    244678    259586    259685    259552    276634    256571    256746    244691    244762    347171    244591    244716    244888
dram[7]:     244855    244695    244704    244736    308988    256292    259564    280891    259552    259662    257770    253552    244679    244848    245071    244774
dram[8]:     244709    266788    244902    244902    259705    259584    259663    259626    259516    256570    244887    244817    244758    244829    244782    244670
dram[9]:     272591    244919    244902    244916    259651    259610    259654    259673    256469    259582    244824    244913    244812    244791    244828    244847
dram[10]:     244854    244895    244944    244727    259549    259584    259545    259565    259543    259582    244834    244878    244739    244741    244927    244947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9482888 n_act=12977 n_pre=12961 n_req=30091 n_rd=87928 n_write=19899 bw_util=0.02243
n_activity=497300 dram_eff=0.4336
bk0: 5468a 9525395i bk1: 5452a 9525862i bk2: 5268a 9526504i bk3: 5204a 9528117i bk4: 5392a 9527208i bk5: 5472a 9523450i bk6: 5396a 9529227i bk7: 5308a 9536006i bk8: 5116a 9531217i bk9: 5220a 9528122i bk10: 5288a 9529912i bk11: 5304a 9523907i bk12: 6020a 9522343i bk13: 6004a 9519548i bk14: 5944a 9516350i bk15: 6072a 9515055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426973
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9484446 n_act=12778 n_pre=12762 n_req=29699 n_rd=87240 n_write=19427 bw_util=0.02218
n_activity=487416 dram_eff=0.4377
bk0: 5588a 9525779i bk1: 5600a 9525138i bk2: 5224a 9531248i bk3: 5192a 9528961i bk4: 5300a 9529506i bk5: 5384a 9530978i bk6: 5232a 9532582i bk7: 5268a 9530775i bk8: 5196a 9531267i bk9: 5148a 9526292i bk10: 5176a 9534668i bk11: 5456a 9523785i bk12: 5716a 9525979i bk13: 5844a 9523785i bk14: 5912a 9518840i bk15: 6004a 9517445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413815
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9483247 n_act=12904 n_pre=12888 n_req=30018 n_rd=87848 n_write=19766 bw_util=0.02238
n_activity=497461 dram_eff=0.4327
bk0: 5576a 9525175i bk1: 5516a 9523147i bk2: 5180a 9529519i bk3: 5284a 9529925i bk4: 5436a 9528500i bk5: 5504a 9528745i bk6: 5268a 9538305i bk7: 5364a 9536122i bk8: 5148a 9530720i bk9: 5180a 9534406i bk10: 5300a 9529204i bk11: 5312a 9526865i bk12: 5696a 9527502i bk13: 6092a 9521116i bk14: 5936a 9519461i bk15: 6056a 9516938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416899
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9483043 n_act=13047 n_pre=13031 n_req=30021 n_rd=87632 n_write=19900 bw_util=0.02236
n_activity=497827 dram_eff=0.432
bk0: 5628a 9524401i bk1: 5432a 9528157i bk2: 5316a 9528898i bk3: 5292a 9526087i bk4: 5476a 9526114i bk5: 5416a 9529051i bk6: 5196a 9534740i bk7: 5220a 9532109i bk8: 5168a 9525656i bk9: 5088a 9530363i bk10: 5408a 9526867i bk11: 5312a 9526535i bk12: 5976a 9521045i bk13: 5832a 9523032i bk14: 5928a 9517502i bk15: 5944a 9513873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41545
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9483597 n_act=12815 n_pre=12799 n_req=30003 n_rd=87624 n_write=19818 bw_util=0.02234
n_activity=491315 dram_eff=0.4374
bk0: 5592a 9526795i bk1: 5468a 9524717i bk2: 5244a 9529623i bk3: 5388a 9528243i bk4: 5368a 9529695i bk5: 5376a 9524962i bk6: 5268a 9531569i bk7: 5256a 9531550i bk8: 5216a 9526313i bk9: 5124a 9526490i bk10: 5384a 9527332i bk11: 5328a 9526405i bk12: 5908a 9527465i bk13: 5820a 9521337i bk14: 5924a 9515510i bk15: 5960a 9518096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9483524 n_act=12798 n_pre=12782 n_req=30017 n_rd=87652 n_write=19897 bw_util=0.02237
n_activity=492722 dram_eff=0.4366
bk0: 5532a 9527596i bk1: 5468a 9526684i bk2: 5228a 9531513i bk3: 5316a 9530083i bk4: 5356a 9527682i bk5: 5316a 9526005i bk6: 5384a 9531795i bk7: 5364a 9533611i bk8: 5296a 9525113i bk9: 5076a 9527129i bk10: 5304a 9527854i bk11: 5324a 9525570i bk12: 5792a 9527354i bk13: 5876a 9522759i bk14: 5980a 9518594i bk15: 6040a 9513603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41859
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9481380 n_act=13137 n_pre=13121 n_req=30471 n_rd=88648 n_write=20367 bw_util=0.02267
n_activity=497179 dram_eff=0.4385
bk0: 5732a 9522634i bk1: 5596a 9523534i bk2: 5360a 9527580i bk3: 5372a 9523429i bk4: 5232a 9523899i bk5: 5280a 9520798i bk6: 5484a 9530049i bk7: 5508a 9530092i bk8: 5228a 9533793i bk9: 5160a 9534914i bk10: 5512a 9522384i bk11: 5360a 9525762i bk12: 5904a 9521380i bk13: 5900a 9522352i bk14: 6016a 9514427i bk15: 6004a 9516257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422147
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9483104 n_act=12938 n_pre=12922 n_req=30025 n_rd=87832 n_write=19857 bw_util=0.0224
n_activity=495132 dram_eff=0.435
bk0: 5416a 9528141i bk1: 5520a 9526575i bk2: 5456a 9529064i bk3: 5252a 9526940i bk4: 5340a 9528208i bk5: 5392a 9521405i bk6: 5272a 9537048i bk7: 5300a 9534030i bk8: 5188a 9527563i bk9: 5192a 9525927i bk10: 5404a 9526421i bk11: 5360a 9526054i bk12: 5860a 9524671i bk13: 5784a 9524622i bk14: 6124a 9515623i bk15: 5972a 9515699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40914
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9483057 n_act=12946 n_pre=12930 n_req=30230 n_rd=87720 n_write=20000 bw_util=0.0224
n_activity=493576 dram_eff=0.4365
bk0: 5504a 9525102i bk1: 5492a 9529601i bk2: 5316a 9524801i bk3: 5340a 9528521i bk4: 5408a 9526627i bk5: 5240a 9526976i bk6: 5348a 9531155i bk7: 5416a 9532190i bk8: 5184a 9532332i bk9: 5168a 9530886i bk10: 5440a 9524289i bk11: 5188a 9529726i bk12: 5856a 9528409i bk13: 5808a 9526730i bk14: 6044a 9517070i bk15: 5968a 9515900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408184
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9484980 n_act=12702 n_pre=12686 n_req=29629 n_rd=86948 n_write=19337 bw_util=0.0221
n_activity=489301 dram_eff=0.4344
bk0: 5388a 9530916i bk1: 5456a 9527453i bk2: 5116a 9531050i bk3: 5008a 9531881i bk4: 5428a 9526571i bk5: 5304a 9531019i bk6: 5408a 9537182i bk7: 5320a 9532824i bk8: 5076a 9534878i bk9: 5164a 9532572i bk10: 5328a 9526553i bk11: 5216a 9531055i bk12: 5880a 9521346i bk13: 5904a 9520548i bk14: 6016a 9517006i bk15: 5936a 9516615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411904
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9616653 n_nop=9483774 n_act=12888 n_pre=12872 n_req=29881 n_rd=87532 n_write=19587 bw_util=0.02228
n_activity=491235 dram_eff=0.4361
bk0: 5532a 9527099i bk1: 5588a 9526108i bk2: 5224a 9529672i bk3: 5296a 9527290i bk4: 5316a 9529859i bk5: 5232a 9529361i bk6: 5404a 9532905i bk7: 5348a 9537124i bk8: 5224a 9529625i bk9: 5184a 9533533i bk10: 5312a 9532847i bk11: 5232a 9529046i bk12: 5796a 9523055i bk13: 5964a 9515483i bk14: 5916a 9516014i bk15: 5964a 9517884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.412909

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10973, Miss_rate = 0.054, Pending_hits = 1479, Reservation_fails = 9
L2_cache_bank[1]: Access = 204825, Miss = 11009, Miss_rate = 0.054, Pending_hits = 1444, Reservation_fails = 7
L2_cache_bank[2]: Access = 203921, Miss = 10836, Miss_rate = 0.053, Pending_hits = 1441, Reservation_fails = 8
L2_cache_bank[3]: Access = 204543, Miss = 10974, Miss_rate = 0.054, Pending_hits = 1462, Reservation_fails = 14
L2_cache_bank[4]: Access = 203926, Miss = 10885, Miss_rate = 0.053, Pending_hits = 1410, Reservation_fails = 8
L2_cache_bank[5]: Access = 205028, Miss = 11077, Miss_rate = 0.054, Pending_hits = 1467, Reservation_fails = 8
L2_cache_bank[6]: Access = 205141, Miss = 11024, Miss_rate = 0.054, Pending_hits = 1454, Reservation_fails = 15
L2_cache_bank[7]: Access = 204015, Miss = 10884, Miss_rate = 0.053, Pending_hits = 1434, Reservation_fails = 11
L2_cache_bank[8]: Access = 204756, Miss = 10976, Miss_rate = 0.054, Pending_hits = 1499, Reservation_fails = 14
L2_cache_bank[9]: Access = 204618, Miss = 10930, Miss_rate = 0.053, Pending_hits = 1449, Reservation_fails = 6
L2_cache_bank[10]: Access = 204736, Miss = 10968, Miss_rate = 0.054, Pending_hits = 1433, Reservation_fails = 11
L2_cache_bank[11]: Access = 204819, Miss = 10945, Miss_rate = 0.053, Pending_hits = 1466, Reservation_fails = 7
L2_cache_bank[12]: Access = 204923, Miss = 11117, Miss_rate = 0.054, Pending_hits = 1457, Reservation_fails = 6
L2_cache_bank[13]: Access = 205297, Miss = 11045, Miss_rate = 0.054, Pending_hits = 1424, Reservation_fails = 12
L2_cache_bank[14]: Access = 204654, Miss = 11015, Miss_rate = 0.054, Pending_hits = 1423, Reservation_fails = 12
L2_cache_bank[15]: Access = 205078, Miss = 10943, Miss_rate = 0.053, Pending_hits = 1393, Reservation_fails = 21
L2_cache_bank[16]: Access = 233916, Miss = 11025, Miss_rate = 0.047, Pending_hits = 1682, Reservation_fails = 9
L2_cache_bank[17]: Access = 204248, Miss = 10905, Miss_rate = 0.053, Pending_hits = 1386, Reservation_fails = 10
L2_cache_bank[18]: Access = 203028, Miss = 10910, Miss_rate = 0.054, Pending_hits = 1394, Reservation_fails = 16
L2_cache_bank[19]: Access = 202820, Miss = 10827, Miss_rate = 0.053, Pending_hits = 1405, Reservation_fails = 11
L2_cache_bank[20]: Access = 202456, Miss = 10931, Miss_rate = 0.054, Pending_hits = 1441, Reservation_fails = 17
L2_cache_bank[21]: Access = 203679, Miss = 10952, Miss_rate = 0.054, Pending_hits = 1409, Reservation_fails = 7
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 241151
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 31852
L2_total_cache_reservation_fails = 239
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3153045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1097832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4045
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 239
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 71.9626
	minimum = 6
	maximum = 1662
Network latency average = 39.6651
	minimum = 6
	maximum = 1173
Slowest packet = 6660314
Flit latency average = 30.9454
	minimum = 6
	maximum = 1173
Slowest flit = 14977809
Fragmentation average = 0.0228318
	minimum = 0
	maximum = 851
Injected packet rate average = 0.0286007
	minimum = 0.0230589 (at node 3)
	maximum = 0.0328723 (at node 33)
Accepted packet rate average = 0.0286007
	minimum = 0.0230589 (at node 3)
	maximum = 0.0328723 (at node 33)
Injected flit rate average = 0.0499377
	minimum = 0.0244415 (at node 3)
	maximum = 0.0799808 (at node 33)
Accepted flit rate average= 0.0499377
	minimum = 0.0340056 (at node 48)
	maximum = 0.0652733 (at node 6)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.0553 (17 samples)
	minimum = 6 (17 samples)
	maximum = 480.706 (17 samples)
Network latency average = 21.4057 (17 samples)
	minimum = 6 (17 samples)
	maximum = 361.471 (17 samples)
Flit latency average = 21.9476 (17 samples)
	minimum = 6 (17 samples)
	maximum = 360.706 (17 samples)
Fragmentation average = 0.0074903 (17 samples)
	minimum = 0 (17 samples)
	maximum = 131.588 (17 samples)
Injected packet rate average = 0.0308806 (17 samples)
	minimum = 0.0248084 (17 samples)
	maximum = 0.102692 (17 samples)
Accepted packet rate average = 0.0308806 (17 samples)
	minimum = 0.0248084 (17 samples)
	maximum = 0.102692 (17 samples)
Injected flit rate average = 0.0477363 (17 samples)
	minimum = 0.0320143 (17 samples)
	maximum = 0.127492 (17 samples)
Accepted flit rate average = 0.0477363 (17 samples)
	minimum = 0.0347041 (17 samples)
	maximum = 0.191982 (17 samples)
Injected packet size average = 1.54584 (17 samples)
Accepted packet size average = 1.54584 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 27 sec (6807 sec)
gpgpu_simulation_rate = 16350 (inst/sec)
gpgpu_simulation_rate = 1321 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10289
gpu_sim_insn = 4532584
gpu_ipc =     440.5272
gpu_tot_sim_cycle = 9231118
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      12.5479
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3363714
gpu_stall_icnt2sh    = 11192221
partiton_reqs_in_parallel = 226226
partiton_reqs_in_parallel_total    = 110574792
partiton_level_parallism =      21.9872
partiton_level_parallism_total  =      12.0030
partiton_reqs_in_parallel_util = 226226
partiton_reqs_in_parallel_util_total    = 110574792
gpu_sim_cycle_parition_util = 10289
gpu_tot_sim_cycle_parition_util    = 5170747
partiton_level_parallism_util =      21.9872
partiton_level_parallism_util_total  =      21.3859
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     271.6024 GB/Sec
L2_BW_total  =      46.7538 GB/Sec
gpu_total_sim_rate=16894

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6072, 6233, 6221, 6879, 6970, 7166, 6633, 6856, 6183, 6185, 6783, 6804, 6409, 6302, 6909, 7211, 6121, 6425, 6123, 5609, 5595, 6311, 5819, 6518, 6439, 6306, 6190, 6057, 6075, 5785, 6289, 6315, 4923, 6174, 4766, 4506, 4735, 5268, 4875, 5508, 5292, 4894, 4880, 4619, 4813, 5477, 5478, 4780, 5986, 5000, 4972, 4705, 4641, 5377, 4674, 4311, 4846, 4858, 4197, 4717, 4847, 5023, 5019, 4750, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 12955866
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12883136
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 67844
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15839405	W0_Idle:128822050	W0_Scoreboard:137067966	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1502 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1757 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 9231117 
mrq_lat_table:174979 	4299 	5417 	36563 	21090 	12759 	17073 	26039 	27733 	8709 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3350164 	1047737 	36503 	19099 	6873 	7137 	17216 	15702 	12134 	21223 	19425 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	945000 	242824 	1418412 	829426 	445609 	486695 	76126 	5756 	5185 	6079 	7017 	17619 	14945 	12026 	22376 	18272 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	787599 	836882 	1530273 	210315 	22559 	499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	1039328 	79439 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2498 	465 	214 	82 	38 	35 	34 	52 	38 	33 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        33        45        16        16        16        16        30        30        45        46        45        45        44        44 
dram[1]:        48        40        26        45        16        16        17        16        30        30        44        43        45        48        45        43 
dram[2]:        45        41        44        39        16        16        16        16        30        30        43        47        37        48        45        44 
dram[3]:        45        46        47        35        17        16        16        16        31        30        43        44        44        48        46        47 
dram[4]:        37        45        50        43        16        16        16        16        30        30        47        45        44        36        43        44 
dram[5]:        44        46        45        50        16        16        16        16        31        30        42        45        45        35        46        44 
dram[6]:        44        44        38        51        16        16        17        16        29        26        42        44        45        43        47        43 
dram[7]:        42        49        44        38        16        16        16        16        31        30        47        45        43        34        43        47 
dram[8]:        46        46        40        42        16        16        17        16        30        30        44        42        95        34        41        45 
dram[9]:        44        44        46        25        16        16        16        16        33        33        31        45        43        43        45        44 
dram[10]:        41        49        26        43        17        16        16        16        33        33        44        45        48        46        47        45 
maximum service time to same row:
dram[0]:    236541    242662    237354    235758    237347    231476    237273    239092    231783    235239    239840    452657    336447    461632    368704    267826 
dram[1]:    233627    272018    241930    235457    426682    254494    232098    305023    369710    235941    601851    237670    463499    431748    459711    234334 
dram[2]:    453091    282607    454957    238253    274365    226903    419435    312635    279588    236521    234358    251124    427152    277034    481628    232109 
dram[3]:    234402    241633    235309    276391    243975    246665    247164    236498    234785    246846    402990    462202    276967    420785    241940    241289 
dram[4]:    236741    232712    235584    235380    236677    237975    232213    232216    420524    287865    237347    241597    240950    452495    345740    234228 
dram[5]:    288292    234913    272650    242341    244680    430988    263411    240612    240192    233680    245088    240786    305212    240001    457126    461766 
dram[6]:    231689    434476    254292    290794    235448    420401    420899    272640    451500    232526    237667    238043    231391    307213    337458    425354 
dram[7]:    263588    237199    235416    235411    256140    238705    245519    246683    233866    233007    237137    239918    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    239219    237453    342344    239536    232393    457438    261834    242396    262217    383668    234522    429484    233862 
dram[9]:    238789    268644    252558    282051    237598    431004    239857    232214    454639    270640    454163    236753    259015    234520    238212    425089 
dram[10]:    238709    231733    288259    452846    232921    233180    232361    232398    237236    233797    422869    240181    276729    426774    228712    427017 
average row accesses per activate:
dram[0]:  2.471129  2.513441  2.573276  2.718354  2.226779  2.194543  2.133178  2.146135  2.131361  2.258984  2.441253  2.457895  2.409910  2.529481  2.231172  2.289502 
dram[1]:  2.439797  2.478655  2.526619  2.597907  2.225725  2.266833  2.175000  2.162162  2.232472  2.250000  2.524613  2.389229  2.456522  2.510896  2.302632  2.207859 
dram[2]:  2.417929  2.518518  2.469242  2.477654  2.206731  2.245530  2.192786  2.260760  2.295226  2.361111  2.492043  2.413660  2.462299  2.510857  2.157360  2.259030 
dram[3]:  2.379437  2.451656  2.518310  2.490411  2.202591  2.227381  2.189987  2.207286  2.295598  2.229114  2.413098  2.449673  2.379578  2.438534  2.245781  2.209063 
dram[4]:  2.496732  2.508678  2.401342  2.601997  2.284289  2.238155  2.257251  2.171569  2.186541  2.328571  2.424623  2.414853  2.569682  2.442739  2.273123  2.339581 
dram[5]:  2.559892  2.444156  2.599406  2.566807  2.240695  2.227329  2.197829  2.236908  2.251490  2.170109  2.529649  2.476623  2.454762  2.506024  2.285562  2.325027 
dram[6]:  2.383414  2.435733  2.581560  2.511596  2.234925  2.182147  2.183935  2.229216  2.215144  2.308483  2.365385  2.442133  2.465035  2.590571  2.253347  2.244259 
dram[7]:  2.428571  2.470968  2.572603  2.567529  2.180025  2.244747  2.165441  2.213568  2.203636  2.205847  2.389163  2.464239  2.505481  2.628238  2.206000  2.257322 
dram[8]:  2.444444  2.555858  2.433424  2.506241  2.251526  2.296978  2.191716  2.186982  2.289203  2.221948  2.393604  2.344916  2.828437  2.532099  2.245283  2.224192 
dram[9]:  2.518106  2.553425  2.478955  2.646688  2.156322  2.308707  2.225490  2.165450  2.221261  2.270338  2.361006  2.480927  2.430913  2.484061  2.262278  2.337349 
dram[10]:  2.493369  2.381127  2.617691  2.581871  2.237437  2.296053  2.192261  2.145631  2.250301  2.328571  2.371648  2.400257  2.450771  2.444695  2.241597  2.218029 
average row locality = 334928/142357 = 2.352733
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1382      1379      1327      1311      1348      1368      1350      1328      1291      1318      1337      1342      1521      1516      1500      1535 
dram[1]:      1413      1416      1316      1308      1326      1348      1311      1320      1309      1299      1313      1380      1445      1480      1496      1517 
dram[2]:      1409      1395      1304      1332      1361      1377      1320      1341      1299      1306      1343      1346      1440      1539      1501      1533 
dram[3]:      1423      1374      1339      1333      1370      1354      1301      1308      1302      1285      1370      1344      1514      1475      1501      1504 
dram[4]:      1414      1383      1321      1357      1343      1345      1318      1316      1316      1292      1364      1348      1493      1473      1498      1506 
dram[5]:      1399      1383      1317      1339      1339      1330      1346      1344      1335      1280      1341      1349      1467      1486      1512      1530 
dram[6]:      1448      1415      1349      1353      1309      1320      1374      1379      1320      1301      1395      1358      1491      1494      1521      1518 
dram[7]:      1370      1396      1375      1323      1337      1348      1319      1326      1309      1310      1368      1356      1484      1462      1547      1510 
dram[8]:      1392      1389      1339      1345      1352      1312      1339      1354      1306      1304      1376      1314      1482      1468      1527      1509 
dram[9]:      1363      1380      1288      1262      1360      1327      1353      1331      1281      1304      1348      1324      1485      1494      1521      1501 
dram[10]:      1399      1413      1315      1333      1329      1308      1354      1338      1319      1308      1344      1325      1465      1509      1496      1508 
total reads: 243155
bank skew: 1547/1262 = 1.23
chip skew: 22345/21922 = 1.02
number of total write accesses:
dram[0]:       501       491       464       407       498       482       476       449       510       505       533       526       619       629       633       624 
dram[1]:       512       500       440       430       439       470       429       440       506       510       482       572       589       594       604       618 
dram[2]:       506       509       422       442       475       507       443       445       528       479       536       527       552       658       624       656 
dram[3]:       521       477       449       485       500       517       405       449       523       476       546       530       630       588       628       641 
dram[4]:       496       496       468       467       489       450       472       456       536       501       566       538       609       596       591       616 
dram[5]:       503       499       435       486       467       463       476       450       554       506       536       558       595       594       625       616 
dram[6]:       535       480       471       488       470       489       502       498       523       495       573       520       624       594       667       632 
dram[7]:       483       519       503       464       431       468       448       436       509       501       572       539       573       567       659       648 
dram[8]:       500       487       452       462       492       436       513       494       475       498       570       508       925       583       615       624 
dram[9]:       445       484       420       416       516       423       463       449       516       510       529       497       591       610       644       633 
dram[10]:       481       530       431       433       452       437       459       430       551       485       513       540       601       657       638       608 
total reads: 91773
bank skew: 925/405 = 2.28
chip skew: 8634/8135 = 1.06
average mf latency per bank:
dram[0]:      23697     23637     25280     26069     25571     27171     28363     28774     24098     23842     23578     22349     19977     20636     19792     20415
dram[1]:      23598     24086     25745     26489     26588     27200     27672     28465     25704     23962     23241     22012     21196     21051     20572     20792
dram[2]:      23467     24046     24598     26036     26973     26042     27680     28168     24493     24543     22660     23329     20883     20484     20588     20781
dram[3]:      23521     24272     25947     24859     25466     26569     27960     29165     23326     24831     22928     22767     19969     21106     20492     20181
dram[4]:      23230     24670     25032     25461     27452     27645     27081     27786     24742     24204     22533     22484     20981     20813     21733     21170
dram[5]:      23931     24038     26238     24032     26425     27197     27687     27883     23780     23433     22804     22853     19887     21245     20623     20818
dram[6]:      23547     23753     25301     24254     27293     26324     26414     28027     24971     24481     21898     22865     20046     20635     19776     20053
dram[7]:      23852     23860     24566     25394     26544     26722     27200     27932     24755     24143     22310     22485     21016     20991     20050     19967
dram[8]:      23862     24128     25135     25513     27073     28052     26394     27769     25192     24455     22459     23570     21644     21512     20465     20467
dram[9]:      25960     24398     25692     26614     25877     27691     27202     28762     23991     23793     23304     23601     20170     20758     20384     20204
dram[10]:      23874     22864     25775     25533     27310     28423     28555     27355     23208     25145     23570     22178     20520     19752     20617     20276
maximum mf latency per bank:
dram[0]:     244755    244667    244848    244813    259668    259527    259504    280891    259595    256411    244710    244700    340765    244759    347174    245005
dram[1]:     272568    244968    244714    244753    259560    256286    256508    336944    259586    256456    244904    244561    244483    244755    245012    244847
dram[2]:     244708    244737    244707    244777    259581    259540    256330    259536    256475    256486    244617    257762    244676    244849    245007    245143
dram[3]:     244721    244837    244748    244648    259619    274022    259624    259556    256467    256504    244603    244667    244723    244759    244668    347177
dram[4]:     244744    421602    421606    244940    309010    259639    259593    256815    256422    256357    244703    244746    244615    244745    244956    244832
dram[5]:     355874    272599    421602    244861    274031    259592    259628    259623    256805    256465    257771    244756    244753    244591    244619    244911
dram[6]:     272580    244778    244785    244678    259586    259685    259552    276634    256571    256746    244691    244762    347171    244591    244716    244888
dram[7]:     244855    244695    244704    244736    308988    256292    259564    280891    259552    259662    257770    253552    244679    244848    245071    244774
dram[8]:     244709    266788    244902    244902    259705    259584    259663    259626    259516    256570    244887    244817    244758    244829    244782    244670
dram[9]:     272591    244919    244902    244916    259651    259610    259654    259673    256469    259582    244824    244913    244812    244791    244828    244847
dram[10]:     244854    244895    244944    244727    259549    259584    259545    259565    259543    259582    244834    244878    244739    244741    244927    244947
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9500995 n_act=13004 n_pre=12988 n_req=30500 n_rd=88612 n_write=20158 bw_util=0.02258
n_activity=502603 dram_eff=0.4328
bk0: 5528a 9544084i bk1: 5516a 9544590i bk2: 5308a 9545250i bk3: 5244a 9546902i bk4: 5392a 9546305i bk5: 5472a 9542550i bk6: 5400a 9548292i bk7: 5312a 9555084i bk8: 5164a 9549912i bk9: 5272a 9546720i bk10: 5348a 9548516i bk11: 5368a 9542607i bk12: 6084a 9540984i bk13: 6064a 9538143i bk14: 6000a 9535077i bk15: 6140a 9533699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9502450 n_act=12813 n_pre=12797 n_req=30132 n_rd=87988 n_write=19709 bw_util=0.02235
n_activity=493177 dram_eff=0.4367
bk0: 5652a 9544432i bk1: 5664a 9543770i bk2: 5264a 9550032i bk3: 5232a 9547725i bk4: 5304a 9548578i bk5: 5392a 9549964i bk6: 5244a 9551663i bk7: 5280a 9549794i bk8: 5236a 9549940i bk9: 5196a 9544917i bk10: 5252a 9553245i bk11: 5520a 9542264i bk12: 5780a 9544713i bk13: 5920a 9542396i bk14: 5984a 9537468i bk15: 6068a 9536013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9501226 n_act=12948 n_pre=12932 n_req=30455 n_rd=88584 n_write=20067 bw_util=0.02255
n_activity=503363 dram_eff=0.4317
bk0: 5636a 9543824i bk1: 5580a 9541782i bk2: 5216a 9548360i bk3: 5328a 9548707i bk4: 5444a 9547564i bk5: 5508a 9547788i bk6: 5280a 9557261i bk7: 5364a 9555226i bk8: 5196a 9549341i bk9: 5224a 9553074i bk10: 5372a 9547788i bk11: 5384a 9545373i bk12: 5760a 9546192i bk13: 6156a 9539781i bk14: 6004a 9538015i bk15: 6132a 9535474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41686
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9501019 n_act=13086 n_pre=13070 n_req=30462 n_rd=88388 n_write=20194 bw_util=0.02254
n_activity=503608 dram_eff=0.4312
bk0: 5692a 9543098i bk1: 5496a 9546668i bk2: 5356a 9547649i bk3: 5332a 9544809i bk4: 5480a 9545139i bk5: 5416a 9548103i bk6: 5204a 9553801i bk7: 5232a 9551163i bk8: 5208a 9544323i bk9: 5140a 9548998i bk10: 5480a 9545386i bk11: 5376a 9545179i bk12: 6056a 9539690i bk13: 5900a 9541524i bk14: 6004a 9536047i bk15: 6016a 9532477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.415558
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9501599 n_act=12858 n_pre=12842 n_req=30434 n_rd=88348 n_write=20110 bw_util=0.02251
n_activity=497062 dram_eff=0.4364
bk0: 5656a 9545485i bk1: 5532a 9543333i bk2: 5284a 9548414i bk3: 5428a 9547055i bk4: 5372a 9548717i bk5: 5380a 9544001i bk6: 5272a 9550610i bk7: 5264a 9550614i bk8: 5264a 9544888i bk9: 5168a 9545141i bk10: 5456a 9545900i bk11: 5392a 9545058i bk12: 5972a 9546069i bk13: 5892a 9539879i bk14: 5992a 9533952i bk15: 6024a 9536685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9501491 n_act=12842 n_pre=12826 n_req=30460 n_rd=88388 n_write=20210 bw_util=0.02254
n_activity=498669 dram_eff=0.4356
bk0: 5596a 9546292i bk1: 5532a 9545256i bk2: 5268a 9550298i bk3: 5356a 9548911i bk4: 5356a 9546782i bk5: 5320a 9545035i bk6: 5384a 9550856i bk7: 5376a 9552616i bk8: 5340a 9543568i bk9: 5120a 9545724i bk10: 5364a 9546470i bk11: 5396a 9544098i bk12: 5868a 9545868i bk13: 5944a 9541308i bk14: 6048a 9537276i bk15: 6120a 9532201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418742
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9499376 n_act=13178 n_pre=13162 n_req=30906 n_rd=89380 n_write=20661 bw_util=0.02284
n_activity=502995 dram_eff=0.4375
bk0: 5792a 9541293i bk1: 5660a 9542224i bk2: 5396a 9546295i bk3: 5412a 9542173i bk4: 5236a 9542925i bk5: 5280a 9539895i bk6: 5496a 9549028i bk7: 5516a 9549151i bk8: 5280a 9552367i bk9: 5204a 9553564i bk10: 5580a 9541001i bk11: 5432a 9544342i bk12: 5964a 9540056i bk13: 5976a 9540951i bk14: 6084a 9532929i bk15: 6072a 9534827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422121
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9501114 n_act=12972 n_pre=12956 n_req=30460 n_rd=88560 n_write=20155 bw_util=0.02256
n_activity=500937 dram_eff=0.434
bk0: 5480a 9546834i bk1: 5584a 9545215i bk2: 5500a 9547708i bk3: 5292a 9545753i bk4: 5348a 9547266i bk5: 5392a 9540499i bk6: 5276a 9556100i bk7: 5304a 9553060i bk8: 5236a 9546243i bk9: 5240a 9544481i bk10: 5472a 9545134i bk11: 5424a 9544679i bk12: 5936a 9543303i bk13: 5848a 9543210i bk14: 6188a 9534351i bk15: 6040a 9534342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.409067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9500980 n_act=12988 n_pre=12972 n_req=30742 n_rd=88432 n_write=20385 bw_util=0.02259
n_activity=499756 dram_eff=0.4355
bk0: 5568a 9543773i bk1: 5556a 9548279i bk2: 5356a 9543622i bk3: 5380a 9547333i bk4: 5408a 9545661i bk5: 5248a 9546042i bk6: 5356a 9550182i bk7: 5416a 9551301i bk8: 5224a 9550823i bk9: 5216a 9549268i bk10: 5504a 9542976i bk11: 5256a 9548240i bk12: 5928a 9546891i bk13: 5872a 9545396i bk14: 6108a 9535755i bk15: 6036a 9534410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40829
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9502959 n_act=12745 n_pre=12729 n_req=30068 n_rd=87688 n_write=19636 bw_util=0.02228
n_activity=495287 dram_eff=0.4334
bk0: 5452a 9549572i bk1: 5520a 9546178i bk2: 5152a 9549901i bk3: 5048a 9550550i bk4: 5440a 9545617i bk5: 5308a 9550077i bk6: 5412a 9556204i bk7: 5324a 9551899i bk8: 5124a 9553537i bk9: 5216a 9551191i bk10: 5392a 9545210i bk11: 5296a 9549568i bk12: 5940a 9540017i bk13: 5976a 9539061i bk14: 6084a 9535593i bk15: 6004a 9535090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411905
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9635757 n_nop=9501799 n_act=12924 n_pre=12908 n_req=30309 n_rd=88252 n_write=19874 bw_util=0.02244
n_activity=496907 dram_eff=0.4352
bk0: 5596a 9545792i bk1: 5652a 9544793i bk2: 5260a 9548526i bk3: 5332a 9546120i bk4: 5316a 9548887i bk5: 5232a 9548392i bk6: 5416a 9551924i bk7: 5352a 9556162i bk8: 5276a 9548227i bk9: 5232a 9552154i bk10: 5376a 9551536i bk11: 5300a 9547573i bk12: 5860a 9541649i bk13: 6036a 9534060i bk14: 5984a 9534716i bk15: 6032a 9536539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413122

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11056, Miss_rate = 0.054, Pending_hits = 1523, Reservation_fails = 11
L2_cache_bank[1]: Access = 205937, Miss = 11097, Miss_rate = 0.054, Pending_hits = 1481, Reservation_fails = 7
L2_cache_bank[2]: Access = 205029, Miss = 10929, Miss_rate = 0.053, Pending_hits = 1485, Reservation_fails = 8
L2_cache_bank[3]: Access = 205636, Miss = 11068, Miss_rate = 0.054, Pending_hits = 1508, Reservation_fails = 16
L2_cache_bank[4]: Access = 205010, Miss = 10977, Miss_rate = 0.054, Pending_hits = 1455, Reservation_fails = 8
L2_cache_bank[5]: Access = 206107, Miss = 11169, Miss_rate = 0.054, Pending_hits = 1518, Reservation_fails = 8
L2_cache_bank[6]: Access = 206240, Miss = 11120, Miss_rate = 0.054, Pending_hits = 1502, Reservation_fails = 15
L2_cache_bank[7]: Access = 205089, Miss = 10977, Miss_rate = 0.054, Pending_hits = 1477, Reservation_fails = 11
L2_cache_bank[8]: Access = 205876, Miss = 11067, Miss_rate = 0.054, Pending_hits = 1547, Reservation_fails = 14
L2_cache_bank[9]: Access = 205691, Miss = 11020, Miss_rate = 0.054, Pending_hits = 1487, Reservation_fails = 6
L2_cache_bank[10]: Access = 205863, Miss = 11056, Miss_rate = 0.054, Pending_hits = 1469, Reservation_fails = 11
L2_cache_bank[11]: Access = 205901, Miss = 11041, Miss_rate = 0.054, Pending_hits = 1525, Reservation_fails = 9
L2_cache_bank[12]: Access = 206031, Miss = 11207, Miss_rate = 0.054, Pending_hits = 1507, Reservation_fails = 7
L2_cache_bank[13]: Access = 206398, Miss = 11138, Miss_rate = 0.054, Pending_hits = 1467, Reservation_fails = 12
L2_cache_bank[14]: Access = 205748, Miss = 11109, Miss_rate = 0.054, Pending_hits = 1466, Reservation_fails = 12
L2_cache_bank[15]: Access = 206195, Miss = 11031, Miss_rate = 0.053, Pending_hits = 1434, Reservation_fails = 23
L2_cache_bank[16]: Access = 240327, Miss = 11113, Miss_rate = 0.046, Pending_hits = 1798, Reservation_fails = 10
L2_cache_bank[17]: Access = 205364, Miss = 10995, Miss_rate = 0.054, Pending_hits = 1428, Reservation_fails = 10
L2_cache_bank[18]: Access = 204106, Miss = 10999, Miss_rate = 0.054, Pending_hits = 1437, Reservation_fails = 17
L2_cache_bank[19]: Access = 203935, Miss = 10923, Miss_rate = 0.054, Pending_hits = 1455, Reservation_fails = 11
L2_cache_bank[20]: Access = 203542, Miss = 11021, Miss_rate = 0.054, Pending_hits = 1480, Reservation_fails = 17
L2_cache_bank[21]: Access = 204790, Miss = 11042, Miss_rate = 0.054, Pending_hits = 1454, Reservation_fails = 8
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 243155
L2_total_cache_miss_rate = 0.0534
L2_total_cache_pending_hits = 32903
L2_total_cache_reservation_fails = 251
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3160845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1116460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4900
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 251
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.3492
	minimum = 6
	maximum = 825
Network latency average = 40.6881
	minimum = 6
	maximum = 574
Slowest packet = 9050592
Flit latency average = 47.2993
	minimum = 6
	maximum = 573
Slowest flit = 15631553
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0573125
	minimum = 0.0423774 (at node 8)
	maximum = 0.311561 (at node 44)
Accepted packet rate average = 0.0573125
	minimum = 0.0423774 (at node 8)
	maximum = 0.311561 (at node 44)
Injected flit rate average = 0.0859688
	minimum = 0.070224 (at node 37)
	maximum = 0.329591 (at node 44)
Accepted flit rate average= 0.0859688
	minimum = 0.0540409 (at node 8)
	maximum = 0.605093 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.2383 (18 samples)
	minimum = 6 (18 samples)
	maximum = 499.833 (18 samples)
Network latency average = 22.4769 (18 samples)
	minimum = 6 (18 samples)
	maximum = 373.278 (18 samples)
Flit latency average = 23.356 (18 samples)
	minimum = 6 (18 samples)
	maximum = 372.5 (18 samples)
Fragmentation average = 0.00707417 (18 samples)
	minimum = 0 (18 samples)
	maximum = 124.278 (18 samples)
Injected packet rate average = 0.032349 (18 samples)
	minimum = 0.0257844 (18 samples)
	maximum = 0.114296 (18 samples)
Accepted packet rate average = 0.032349 (18 samples)
	minimum = 0.0257844 (18 samples)
	maximum = 0.114296 (18 samples)
Injected flit rate average = 0.0498603 (18 samples)
	minimum = 0.0341371 (18 samples)
	maximum = 0.13872 (18 samples)
Accepted flit rate average = 0.0498603 (18 samples)
	minimum = 0.0357784 (18 samples)
	maximum = 0.214933 (18 samples)
Injected packet size average = 1.54133 (18 samples)
Accepted packet size average = 1.54133 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 16 sec (6856 sec)
gpgpu_simulation_rate = 16894 (inst/sec)
gpgpu_simulation_rate = 1346 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 702470
gpu_sim_insn = 5569050
gpu_ipc =       7.9278
gpu_tot_sim_cycle = 10160810
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      11.9478
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3364737
gpu_stall_icnt2sh    = 11197978
partiton_reqs_in_parallel = 15453317
partiton_reqs_in_parallel_total    = 110801018
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =      12.4256
partiton_reqs_in_parallel_util = 15453317
partiton_reqs_in_parallel_util_total    = 110801018
gpu_sim_cycle_parition_util = 702470
gpu_tot_sim_cycle_parition_util    = 5181036
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.4590
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =      12.9449 GB/Sec
L2_BW_total  =      43.3709 GB/Sec
gpu_total_sim_rate=15973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6550, 6681, 6729, 7576, 7473, 7799, 7011, 7379, 6676, 6607, 7436, 7297, 6702, 6809, 7247, 7732, 6636, 6907, 6678, 6023, 6125, 6580, 6349, 6803, 6864, 6690, 6835, 6557, 6575, 6045, 6804, 6699, 5263, 6558, 5251, 5066, 5105, 5623, 5345, 6018, 5687, 5279, 5335, 5323, 5098, 5990, 5793, 5149, 6303, 5406, 5149, 5066, 4988, 5814, 5241, 4643, 5208, 5250, 4459, 5064, 5209, 5230, 5111, 4897, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 12979140
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12906328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 67926
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15866219	W0_Idle:141718101	W0_Scoreboard:162966780	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1502 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1824 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 10158920 
mrq_lat_table:183078 	4644 	5844 	37439 	22627 	14462 	18896 	27942 	28801 	8727 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3431926 	1056742 	37603 	19099 	6892 	7205 	17392 	15979 	13152 	21672 	21489 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	1028768 	243955 	1418454 	829468 	452493 	486695 	76126 	5756 	5185 	6098 	7085 	17795 	15222 	13044 	22825 	20336 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	860830 	851302 	1533186 	210335 	22559 	499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	1039328 	84793 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2651 	467 	215 	83 	39 	39 	42 	56 	45 	34 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        33        45        16        16        16        16        30        30        45        46        45        45        44        44 
dram[1]:        48        40        26        45        16        16        17        16        30        30        44        43        45        48        45        43 
dram[2]:        45        41        44        39        16        16        16        16        30        30        43        47        37        48        45        44 
dram[3]:        45        46        47        35        17        16        16        16        31        30        43        44        44        48        46        47 
dram[4]:        39        45        50        43        16        16        16        16        30        30        47        45        44        36        43        44 
dram[5]:        44        46        45        50        16        16        16        16        31        30        42        45        45        35        46        44 
dram[6]:        44        44        38        51        16        16        17        16        29        26        42        44        45        43        47        43 
dram[7]:        42        49        44        38        16        16        16        16        31        30        47        45        43        35        43        47 
dram[8]:        46        46        40        42        16        16        17        16        30        30        44        42        95        41        41        45 
dram[9]:        44        44        46        25        16        16        16        16        33        33        31        45        43        43        45        44 
dram[10]:        41        49        26        43        17        16        16        16        33        33        44        45        48        46        47        45 
maximum service time to same row:
dram[0]:    236541    242662    237354    235758    237347    231476    237273    239092    231783    235239    239840    452657    336447    461632    368704    267826 
dram[1]:    233627    272018    241930    235457    426682    254494    232098    305023    369710    235941    601851    237670    463499    431748    459711    234334 
dram[2]:    453091    282607    454957    238253    274365    242492    419435    312635    279588    236521    234358    251124    427152    277034    481628    232109 
dram[3]:    234402    241633    235309    276391    243975    246665    247164    236498    234785    246846    402990    462202    276967    420785    241940    241289 
dram[4]:    236741    232712    235584    235380    236677    237975    232213    232216    420524    287865    237347    241597    240950    452495    345740    234228 
dram[5]:    288292    234913    272650    242341    244680    430988    263411    240612    240192    233680    245088    240786    305212    240001    457126    461766 
dram[6]:    231689    434476    254292    290794    235448    420401    420899    272640    451500    232526    237667    238043    231391    307213    337458    425354 
dram[7]:    263588    237199    235416    235411    256140    238705    245519    246683    233866    233007    237137    239918    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    239219    237453    342344    239536    232393    457438    261834    242396    262217    383668    234522    429484    233862 
dram[9]:    238789    268644    252558    282051    237598    431004    239857    232214    454639    270640    454163    236753    259015    234520    238212    425089 
dram[10]:    238709    231733    288259    452846    232921    233180    232361    232398    237236    233797    422869    240181    276729    426774    242633    427017 
average row accesses per activate:
dram[0]:  2.453875  2.518566  2.548780  2.715569  2.236842  2.199552  2.158249  2.151481  2.116537  2.249706  2.405141  2.440049  2.415236  2.513423  2.239437  2.300912 
dram[1]:  2.458283  2.448905  2.533424  2.599715  2.222749  2.256169  2.188836  2.158381  2.234539  2.230950  2.496073  2.369213  2.454650  2.491389  2.302935  2.229851 
dram[2]:  2.419857  2.523270  2.477551  2.468874  2.185393  2.222599  2.207991  2.250298  2.285714  2.322581  2.465496  2.392252  2.458237  2.498371  2.168756  2.266137 
dram[3]:  2.382114  2.445844  2.543243  2.504575  2.187291  2.219594  2.199513  2.199052  2.281690  2.231325  2.397619  2.422744  2.376321  2.421646  2.255276  2.211406 
dram[4]:  2.487685  2.494924  2.399491  2.611111  2.278630  2.232038  2.254717  2.155452  2.172222  2.316626  2.392272  2.385354  2.534325  2.430323  2.270941  2.334737 
dram[5]:  2.547074  2.433002  2.580645  2.575881  2.240936  2.230409  2.195677  2.236128  2.259091  2.165893  2.509458  2.440244  2.434152  2.513173  2.278905  2.329886 
dram[6]:  2.372727  2.425814  2.582888  2.505806  2.228774  2.169126  2.188950  2.227933  2.222222  2.296163  2.349831  2.420732  2.440176  2.576968  2.255906  2.253253 
dram[7]:  2.425373  2.466340  2.533160  2.569106  2.170561  2.246784  2.154292  2.219858  2.208716  2.196796  2.377778  2.426488  2.494186  2.601235  2.217936  2.259960 
dram[8]:  2.442261  2.534615  2.428944  2.496715  2.249420  2.283582  2.204955  2.194849  2.291616  2.220399  2.385613  2.341463  2.816027  2.515716  2.241449  2.232604 
dram[9]:  2.523684  2.507078  2.463847  2.654135  2.147027  2.288889  2.227483  2.174164  2.220794  2.273373  2.326698  2.451985  2.432251  2.480447  2.277555  2.335774 
dram[10]:  2.464330  2.393023  2.634670  2.589888  2.239808  2.292135  2.191828  2.137572  2.251701  2.294545  2.370012  2.384146  2.456180  2.430571  2.248751  2.218656 
average row locality = 352727/150296 = 2.346882
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1482      1469      1405      1399      1436      1462      1434      1420      1371      1385      1415      1423      1614      1604      1584      1626 
dram[1]:      1512      1498      1407      1385      1416      1428      1395      1408      1386      1372      1399      1458      1533      1562      1578      1612 
dram[2]:      1507      1491      1391      1409      1445      1448      1417      1426      1371      1372      1409      1430      1548      1627      1605      1611 
dram[3]:      1520      1455      1427      1421      1444      1440      1385      1387      1394      1359      1450      1413      1603      1548      1598      1596 
dram[4]:      1514      1461      1405      1448      1426      1427      1419      1385      1393      1374      1448      1423      1585      1566      1587      1590 
dram[5]:      1488      1455      1391      1409      1429      1424      1434      1426      1417      1346      1432      1425      1566      1581      1602      1623 
dram[6]:      1540      1523      1448      1443      1400      1403      1461      1478      1412      1392      1483      1444      1577      1582      1606      1604 
dram[7]:      1452      1484      1435      1420      1414      1437      1389      1421      1395      1392      1447      1433      1562      1531      1627      1601 
dram[8]:      1480      1480      1406      1427      1432      1389      1432      1440      1389      1378      1441      1395      1561      1559      1599      1609 
dram[9]:      1461      1455      1373      1342      1449      1413      1446      1418      1367      1387      1432      1403      1568      1592      1614      1586 
dram[10]:      1476      1516      1403      1407      1406      1388      1452      1405      1411      1384      1427      1394      1564      1589      1593      1590 
total reads: 258088
bank skew: 1627/1342 = 1.21
chip skew: 23796/23306 = 1.02
number of total write accesses:
dram[0]:       513       498       476       415       519       500       489       469       536       525       550       551       637       643       642       645 
dram[1]:       521       515       450       440       460       492       448       459       529       531       508       589       605       608       619       629 
dram[2]:       516       515       430       455       500       519       462       462       549       500       556       546       571       674       644       671 
dram[3]:       531       487       455       495       518       531       423       469       550       493       564       547       645       600       646       653 
dram[4]:       506       505       481       479       504       468       493       473       562       521       595       564       630       614       609       628 
dram[5]:       514       506       449       492       487       483       496       468       571       521       558       576       615       613       645       630 
dram[6]:       548       488       484       499       490       508       520       516       548       523       606       541       646       611       686       647 
dram[7]:       498       531       513       476       444       484       468       457       531       528       586       564       583       576       673       668 
dram[8]:       508       497       457       473       507       447       526       520       497       516       582       525       934       602       629       637 
dram[9]:       457       493       433       423       537       441       483       467       534       534       555       512       604       628       659       647 
dram[10]:       493       542       436       437       462       448       479       444       575       509       533       561       622       669       658       622 
total reads: 94639
bank skew: 934/415 = 2.25
chip skew: 8861/8403 = 1.05
average mf latency per bank:
dram[0]:      23852     24323     25456     26747     25758     27671     28906     28803     23912     24069     23343     22369     19719     21149     20496     20558
dram[1]:      24088     24249     25921     26928     26976     27101     27956     28981     25545     24463     23385     22094     20884     20549     21065     21303
dram[2]:      24084     24823     25052     25951     26730     26087     28812     27961     24001     24565     22550     22910     21135     21005     20992     21028
dram[3]:      24404     24830     26559     25040     25611     26902     27877     29465     23065     24826     22495     22539     19923     21419     20854     20421
dram[4]:      23660     24948     25237     25692     27599     28078     27176     27810     24437     24586     22500     22328     20855     20756     21863     21372
dram[5]:      24983     24175     26413     24437     26482     27373     27726     27821     23804     23306     22316     22616     19812     21548     21085     21377
dram[6]:      23496     23968     26053     24527     27777     26586     27223     27763     24780     24997     22035     23334     19634     20423     20322     20463
dram[7]:      23667     24395     24561     25235     26626     26559     27673     28093     24713     24078     22556     22410     21412     21158     20024     19984
dram[8]:      24499     24560     25744     25528     27158     28350     27104     27954     24993     24953     22360     23692     21568     21858     20644     20802
dram[9]:      25588     24995     25926     25990     25873     27129     27355     28633     24514     24070     22864     23070     20216     21112     20535     20351
dram[10]:      23525     23269     25471     25930     27953     28744     28491     27486     23467     25295     23099     21740     20614     19698     20840     20843
maximum mf latency per bank:
dram[0]:     260590    260759    260677    260648    260782    260812    260816    280891    259595    260694    244710    244700    340765    244759    347174    260543
dram[1]:     272568    260549    260607    260552    260686    260608    260852    336944    260644    260809    244904    244561    244483    244755    260578    260659
dram[2]:     260690    260741    260599    260707    260735    260618    260859    259536    260566    256486    244617    257762    244676    244849    260613    260537
dram[3]:     260751    260790    260656    244648    260605    274022    259624    260663    260683    256504    244603    244667    244723    244759    260672    347177
dram[4]:     260689    421602    421606    260549    309010    260728    260590    260642    260644    260750    244703    244746    244615    244745    260704    260512
dram[5]:     355874    272599    421602    260621    274031    260744    260672    260613    256805    256465    257771    244756    244753    244591    260668    260738
dram[6]:     272580    260745    260709    260529    260602    260752    260618    276634    256571    260604    244691    244762    347171    244591    260559    260627
dram[7]:     260623    260616    260546    260661    308988    260752    260470    280891    260619    259662    257770    253552    244679    244848    260595    260596
dram[8]:     260770    266788    260767    260800    260738    260864    260871    260884    260422    260833    244887    244817    244758    244829    260602    260622
dram[9]:     272591    260803    260733    244916    260572    260633    260840    260589    256469    260456    244824    244913    244812    244791    260669    260574
dram[10]:     244854    260593    260609    260723    260799    260824    260610    260670    260819    260510    244834    244878    244739    244741    260758    260779
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10797400 n_act=13719 n_pre=13703 n_req=32137 n_rd=94116 n_write=21202 bw_util=0.02108
n_activity=522823 dram_eff=0.4411
bk0: 5928a 10843111i bk1: 5876a 10844181i bk2: 5620a 10843932i bk3: 5596a 10846638i bk4: 5744a 10844402i bk5: 5848a 10840270i bk6: 5736a 10846192i bk7: 5680a 10852069i bk8: 5484a 10847562i bk9: 5540a 10845056i bk10: 5660a 10847743i bk11: 5692a 10839490i bk12: 6456a 10838742i bk13: 6416a 10835756i bk14: 6336a 10833805i bk15: 6504a 10831348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10798929 n_act=13525 n_pre=13509 n_req=31752 n_rd=93396 n_write=20781 bw_util=0.02087
n_activity=512587 dram_eff=0.4455
bk0: 6048a 10841964i bk1: 5992a 10842235i bk2: 5628a 10849119i bk3: 5540a 10847296i bk4: 5664a 10845312i bk5: 5712a 10847553i bk6: 5580a 10849611i bk7: 5632a 10846489i bk8: 5544a 10847397i bk9: 5488a 10842031i bk10: 5596a 10850278i bk11: 5832a 10839319i bk12: 6132a 10842014i bk13: 6248a 10840522i bk14: 6312a 10835432i bk15: 6448a 10834975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381928
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10797656 n_act=13682 n_pre=13666 n_req=32077 n_rd=94028 n_write=21108 bw_util=0.02105
n_activity=523055 dram_eff=0.4402
bk0: 6028a 10842239i bk1: 5964a 10840472i bk2: 5564a 10847938i bk3: 5636a 10847281i bk4: 5780a 10844608i bk5: 5792a 10846306i bk6: 5668a 10855510i bk7: 5704a 10854522i bk8: 5484a 10848408i bk9: 5488a 10851208i bk10: 5636a 10846146i bk11: 5720a 10843770i bk12: 6192a 10843423i bk13: 6508a 10837509i bk14: 6420a 10835048i bk15: 6444a 10833512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381732
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10797660 n_act=13787 n_pre=13771 n_req=32047 n_rd=93760 n_write=21162 bw_util=0.02101
n_activity=523157 dram_eff=0.4393
bk0: 6080a 10841817i bk1: 5820a 10845698i bk2: 5708a 10847658i bk3: 5684a 10844062i bk4: 5776a 10842928i bk5: 5760a 10846223i bk6: 5540a 10852465i bk7: 5548a 10849548i bk8: 5576a 10841528i bk9: 5436a 10846622i bk10: 5800a 10843748i bk11: 5652a 10843595i bk12: 6412a 10838521i bk13: 6192a 10840872i bk14: 6392a 10834510i bk15: 6384a 10831264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380966
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10797856 n_act=13623 n_pre=13607 n_req=32083 n_rd=93804 n_write=21250 bw_util=0.02103
n_activity=517237 dram_eff=0.4449
bk0: 6056a 10843536i bk1: 5844a 10842757i bk2: 5620a 10847311i bk3: 5792a 10846479i bk4: 5704a 10847477i bk5: 5708a 10841601i bk6: 5676a 10848259i bk7: 5540a 10848657i bk8: 5572a 10841935i bk9: 5496a 10843178i bk10: 5792a 10841886i bk11: 5692a 10843380i bk12: 6340a 10843423i bk13: 6264a 10838380i bk14: 6348a 10831918i bk15: 6360a 10835440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39024
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10797998 n_act=13556 n_pre=13540 n_req=32072 n_rd=93792 n_write=21254 bw_util=0.02103
n_activity=517989 dram_eff=0.4442
bk0: 5952a 10844863i bk1: 5820a 10844779i bk2: 5564a 10849345i bk3: 5636a 10848824i bk4: 5716a 10844753i bk5: 5696a 10843126i bk6: 5736a 10848476i bk7: 5704a 10850188i bk8: 5668a 10842785i bk9: 5384a 10844885i bk10: 5728a 10843596i bk11: 5700a 10841365i bk12: 6264a 10844405i bk13: 6324a 10839164i bk14: 6408a 10835208i bk15: 6492a 10830207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38346
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10795185 n_act=13963 n_pre=13947 n_req=32657 n_rd=95184 n_write=21861 bw_util=0.0214
n_activity=524214 dram_eff=0.4466
bk0: 6160a 10839643i bk1: 6092a 10840731i bk2: 5792a 10844036i bk3: 5772a 10840196i bk4: 5600a 10840509i bk5: 5612a 10837165i bk6: 5844a 10847090i bk7: 5912a 10846441i bk8: 5648a 10849511i bk9: 5568a 10850963i bk10: 5932a 10837031i bk11: 5776a 10842022i bk12: 6308a 10838159i bk13: 6328a 10838694i bk14: 6424a 10829858i bk15: 6416a 10833308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391376
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10797837 n_act=13682 n_pre=13666 n_req=32020 n_rd=93760 n_write=21195 bw_util=0.02102
n_activity=520089 dram_eff=0.4421
bk0: 5808a 10845400i bk1: 5936a 10843548i bk2: 5740a 10846798i bk3: 5680a 10844415i bk4: 5656a 10846412i bk5: 5748a 10839328i bk6: 5556a 10855149i bk7: 5684a 10850969i bk8: 5580a 10844151i bk9: 5568a 10841366i bk10: 5788a 10844518i bk11: 5732a 10842328i bk12: 6248a 10843550i bk13: 6124a 10843345i bk14: 6508a 10833558i bk15: 6404a 10832270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373614
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10797895 n_act=13658 n_pre=13642 n_req=32274 n_rd=93668 n_write=21277 bw_util=0.02101
n_activity=518626 dram_eff=0.4433
bk0: 5920a 10843164i bk1: 5920a 10846610i bk2: 5624a 10844743i bk3: 5708a 10846966i bk4: 5728a 10844651i bk5: 5556a 10844625i bk6: 5728a 10849204i bk7: 5760a 10849247i bk8: 5556a 10849323i bk9: 5512a 10847726i bk10: 5764a 10842026i bk11: 5580a 10847449i bk12: 6244a 10846270i bk13: 6236a 10843548i bk14: 6396a 10834399i bk15: 6436a 10832578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373071
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10799293 n_act=13481 n_pre=13465 n_req=31713 n_rd=93224 n_write=20677 bw_util=0.02082
n_activity=515776 dram_eff=0.4417
bk0: 5844a 10847911i bk1: 5820a 10844901i bk2: 5492a 10848484i bk3: 5368a 10850700i bk4: 5796a 10843665i bk5: 5652a 10846632i bk6: 5784a 10853018i bk7: 5672a 10849192i bk8: 5468a 10851588i bk9: 5548a 10848195i bk10: 5728a 10843260i bk11: 5612a 10848201i bk12: 6272a 10838749i bk13: 6368a 10835906i bk14: 6456a 10833287i bk15: 6344a 10832687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380252
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940140 n_nop=10798450 n_act=13621 n_pre=13605 n_req=31895 n_rd=93620 n_write=20844 bw_util=0.02093
n_activity=516147 dram_eff=0.4435
bk0: 5904a 10845488i bk1: 6064a 10843307i bk2: 5612a 10849096i bk3: 5628a 10846628i bk4: 5624a 10848613i bk5: 5552a 10847810i bk6: 5808a 10849453i bk7: 5620a 10855232i bk8: 5644a 10846002i bk9: 5536a 10849688i bk10: 5708a 10850455i bk11: 5576a 10845994i bk12: 6256a 10839056i bk13: 6356a 10832878i bk14: 6372a 10832607i bk15: 6360a 10834784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3781

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11741, Miss_rate = 0.056, Pending_hits = 1537, Reservation_fails = 11
L2_cache_bank[1]: Access = 210322, Miss = 11788, Miss_rate = 0.056, Pending_hits = 1495, Reservation_fails = 7
L2_cache_bank[2]: Access = 209466, Miss = 11626, Miss_rate = 0.056, Pending_hits = 1491, Reservation_fails = 8
L2_cache_bank[3]: Access = 209934, Miss = 11723, Miss_rate = 0.056, Pending_hits = 1516, Reservation_fails = 16
L2_cache_bank[4]: Access = 209540, Miss = 11693, Miss_rate = 0.056, Pending_hits = 1462, Reservation_fails = 8
L2_cache_bank[5]: Access = 210392, Miss = 11814, Miss_rate = 0.056, Pending_hits = 1525, Reservation_fails = 8
L2_cache_bank[6]: Access = 210689, Miss = 11821, Miss_rate = 0.056, Pending_hits = 1505, Reservation_fails = 15
L2_cache_bank[7]: Access = 209302, Miss = 11619, Miss_rate = 0.056, Pending_hits = 1479, Reservation_fails = 11
L2_cache_bank[8]: Access = 210327, Miss = 11777, Miss_rate = 0.056, Pending_hits = 1554, Reservation_fails = 14
L2_cache_bank[9]: Access = 209957, Miss = 11674, Miss_rate = 0.056, Pending_hits = 1492, Reservation_fails = 6
L2_cache_bank[10]: Access = 210261, Miss = 11759, Miss_rate = 0.056, Pending_hits = 1479, Reservation_fails = 11
L2_cache_bank[11]: Access = 210055, Miss = 11689, Miss_rate = 0.056, Pending_hits = 1526, Reservation_fails = 9
L2_cache_bank[12]: Access = 210465, Miss = 11927, Miss_rate = 0.057, Pending_hits = 1518, Reservation_fails = 7
L2_cache_bank[13]: Access = 210869, Miss = 11869, Miss_rate = 0.056, Pending_hits = 1475, Reservation_fails = 12
L2_cache_bank[14]: Access = 209940, Miss = 11721, Miss_rate = 0.056, Pending_hits = 1467, Reservation_fails = 12
L2_cache_bank[15]: Access = 210618, Miss = 11719, Miss_rate = 0.056, Pending_hits = 1441, Reservation_fails = 23
L2_cache_bank[16]: Access = 244634, Miss = 11740, Miss_rate = 0.048, Pending_hits = 1799, Reservation_fails = 10
L2_cache_bank[17]: Access = 209736, Miss = 11677, Miss_rate = 0.056, Pending_hits = 1432, Reservation_fails = 10
L2_cache_bank[18]: Access = 208560, Miss = 11710, Miss_rate = 0.056, Pending_hits = 1454, Reservation_fails = 17
L2_cache_bank[19]: Access = 208272, Miss = 11596, Miss_rate = 0.056, Pending_hits = 1458, Reservation_fails = 11
L2_cache_bank[20]: Access = 208064, Miss = 11732, Miss_rate = 0.056, Pending_hits = 1487, Reservation_fails = 17
L2_cache_bank[21]: Access = 209003, Miss = 11673, Miss_rate = 0.056, Pending_hits = 1456, Reservation_fails = 8
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 258088
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 33048
L2_total_cache_reservation_fails = 251
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3236355
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4901
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 251
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.11109
	minimum = 6
	maximum = 79
Network latency average = 8.6873
	minimum = 6
	maximum = 59
Slowest packet = 9128025
Flit latency average = 8.44335
	minimum = 6
	maximum = 59
Slowest flit = 15975062
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00273145
	minimum = 0.00209333 (at node 20)
	maximum = 0.00322434 (at node 32)
Accepted packet rate average = 0.00273145
	minimum = 0.00209333 (at node 20)
	maximum = 0.00322434 (at node 32)
Injected flit rate average = 0.00423959
	minimum = 0.00221149 (at node 20)
	maximum = 0.00660456 (at node 32)
Accepted flit rate average= 0.00423959
	minimum = 0.00312612 (at node 39)
	maximum = 0.00587001 (at node 14)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.7579 (19 samples)
	minimum = 6 (19 samples)
	maximum = 477.684 (19 samples)
Network latency average = 21.7512 (19 samples)
	minimum = 6 (19 samples)
	maximum = 356.737 (19 samples)
Flit latency average = 22.5711 (19 samples)
	minimum = 6 (19 samples)
	maximum = 356 (19 samples)
Fragmentation average = 0.00670185 (19 samples)
	minimum = 0 (19 samples)
	maximum = 117.737 (19 samples)
Injected packet rate average = 0.0307902 (19 samples)
	minimum = 0.0245375 (19 samples)
	maximum = 0.10845 (19 samples)
Accepted packet rate average = 0.0307902 (19 samples)
	minimum = 0.0245375 (19 samples)
	maximum = 0.10845 (19 samples)
Injected flit rate average = 0.0474592 (19 samples)
	minimum = 0.0324568 (19 samples)
	maximum = 0.131766 (19 samples)
Accepted flit rate average = 0.0474592 (19 samples)
	minimum = 0.0340599 (19 samples)
	maximum = 0.20393 (19 samples)
Injected packet size average = 1.54138 (19 samples)
Accepted packet size average = 1.54138 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 40 sec (7600 sec)
gpgpu_simulation_rate = 15973 (inst/sec)
gpgpu_simulation_rate = 1336 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3234
gpu_sim_insn = 4446854
gpu_ipc =    1375.0321
gpu_tot_sim_cycle = 10386194
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      12.1167
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3364737
gpu_stall_icnt2sh    = 11198245
partiton_reqs_in_parallel = 71148
partiton_reqs_in_parallel_total    = 126254335
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.1628
partiton_reqs_in_parallel_util = 71148
partiton_reqs_in_parallel_util_total    = 126254335
gpu_sim_cycle_parition_util = 3234
gpu_tot_sim_cycle_parition_util    = 5883506
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4593
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     240.0667 GB/Sec
L2_BW_total  =      42.5045 GB/Sec
gpu_total_sim_rate=16523

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6655, 6786, 6834, 7681, 7578, 7904, 7116, 7484, 6781, 6712, 7541, 7402, 6807, 6914, 7352, 7837, 6741, 7012, 6783, 6128, 6230, 6685, 6454, 6908, 6969, 6795, 6940, 6662, 6680, 6150, 6909, 6804, 5347, 6642, 5335, 5150, 5189, 5707, 5429, 6102, 5771, 5363, 5419, 5407, 5182, 6074, 5877, 5233, 6387, 5490, 5233, 5150, 5072, 5898, 5325, 4727, 5292, 5334, 4543, 5148, 5293, 5314, 5195, 4981, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 12979140
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12906328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 67926
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15882556	W0_Idle:141719343	W0_Scoreboard:162999755	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1502 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1821 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 10386117 
mrq_lat_table:183728 	4698 	5863 	37475 	22661 	14465 	18896 	27942 	28801 	8727 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3439696 	1057163 	37603 	19099 	6892 	7205 	17392 	15979 	13152 	21672 	21489 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	1036867 	244047 	1418454 	829468 	452493 	486695 	76126 	5756 	5185 	6098 	7085 	17795 	15222 	13044 	22825 	20336 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	867400 	852666 	1533423 	210335 	22559 	499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	1039328 	84813 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2658 	467 	215 	83 	39 	39 	42 	56 	45 	34 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        33        45        16        16        16        16        30        30        45        46        45        45        44        44 
dram[1]:        48        40        26        45        16        16        17        16        30        30        44        43        45        48        45        43 
dram[2]:        45        41        44        39        16        16        16        16        30        30        43        47        37        48        45        44 
dram[3]:        45        46        47        35        17        16        16        16        31        30        43        44        44        48        46        47 
dram[4]:        39        45        50        43        16        16        16        16        30        30        47        45        44        36        43        44 
dram[5]:        44        46        45        50        16        16        16        16        31        30        42        45        45        35        46        44 
dram[6]:        44        44        38        51        16        16        17        16        29        26        42        44        45        43        47        43 
dram[7]:        42        49        44        38        16        16        16        16        31        30        47        45        43        35        43        47 
dram[8]:        46        46        40        42        16        16        17        16        30        30        44        42        95        41        41        45 
dram[9]:        44        44        46        25        16        16        16        16        33        33        31        45        43        43        45        44 
dram[10]:        41        49        26        43        17        16        16        16        33        33        44        45        48        46        47        45 
maximum service time to same row:
dram[0]:    236541    242662    237354    235758    237347    231476    237273    239092    231783    235239    239840    452657    336447    461632    368704    267826 
dram[1]:    233627    272018    241930    235457    426682    254494    232098    305023    369710    235941    601851    237670    463499    431748    459711    234334 
dram[2]:    453091    282607    454957    238253    274365    242492    419435    312635    279588    236521    234358    251124    427152    277034    481628    232109 
dram[3]:    234402    241633    235309    276391    243975    246665    247164    236498    234785    246846    402990    462202    276967    420785    241940    241289 
dram[4]:    236741    232712    235584    235380    236677    237975    232213    232216    420524    287865    237347    241597    240950    452495    345740    234228 
dram[5]:    288292    234913    272650    242341    244680    430988    263411    240612    240192    233680    245088    240786    305212    240001    457126    461766 
dram[6]:    231689    434476    254292    290794    235448    420401    420899    272640    451500    232526    237667    238043    231391    307213    337458    425354 
dram[7]:    263588    237199    235416    235411    256140    238705    245519    246683    233866    233007    237137    239918    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    239219    237453    342344    239536    232393    457438    261834    242396    262217    383668    234522    429484    233862 
dram[9]:    238789    268644    252558    282051    237598    431004    239857    232214    454639    270640    454163    236753    259015    234520    238212    425089 
dram[10]:    238709    231733    288259    452846    232921    233180    232361    232398    237236    233797    422869    240181    276729    426774    242633    427017 
average row accesses per activate:
dram[0]:  2.453875  2.518566  2.548780  2.715569  2.241143  2.202688  2.159193  2.154721  2.117257  2.246479  2.405372  2.436118  2.416043  2.516165  2.241206  2.306680 
dram[1]:  2.458283  2.448905  2.533424  2.599715  2.228673  2.255868  2.190984  2.164162  2.234884  2.231850  2.492208  2.362486  2.462156  2.491972  2.305759  2.234592 
dram[2]:  2.419857  2.523270  2.477551  2.468874  2.194164  2.223476  2.213615  2.253572  2.284698  2.317734  2.462500  2.392987  2.471065  2.501085  2.173410  2.271825 
dram[3]:  2.382114  2.445844  2.543243  2.504575  2.189521  2.222973  2.204131  2.200000  2.280047  2.230769  2.400713  2.418719  2.379092  2.420225  2.261044  2.214145 
dram[4]:  2.487685  2.494924  2.399491  2.611111  2.281840  2.234118  2.259128  2.156431  2.175166  2.315085  2.387660  2.383971  2.539428  2.435412  2.275826  2.336488 
dram[5]:  2.547074  2.433002  2.580645  2.575881  2.249123  2.239766  2.201365  2.239387  2.259343  2.164542  2.508794  2.438490  2.441602  2.522883  2.284701  2.336091 
dram[6]:  2.372727  2.425814  2.582888  2.505806  2.233216  2.173666  2.195580  2.231027  2.227376  2.298329  2.357303  2.420413  2.442623  2.582160  2.262795  2.256000 
dram[7]:  2.425373  2.466340  2.533160  2.569106  2.174065  2.250000  2.156431  2.226682  2.207762  2.199772  2.376168  2.429091  2.497096  2.606658  2.221580  2.269652 
dram[8]:  2.442261  2.534615  2.428944  2.496715  2.254060  2.284472  2.206974  2.203807  2.295758  2.218458  2.383981  2.339004  2.817773  2.517442  2.245226  2.240318 
dram[9]:  2.523684  2.507078  2.463847  2.654135  2.149028  2.293827  2.230680  2.173963  2.223776  2.273585  2.330994  2.451407  2.436242  2.488839  2.280280  2.337866 
dram[10]:  2.464330  2.393023  2.634670  2.589888  2.247002  2.290162  2.198638  2.138568  2.251977  2.295894  2.365385  2.381531  2.456376  2.430108  2.252495  2.219439 
average row locality = 353523/150507 = 2.348881
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1482      1469      1405      1399      1442      1467      1437      1425      1377      1388      1419      1430      1620      1610      1587      1631 
dram[1]:      1512      1498      1407      1385      1421      1430      1399      1413      1392      1375      1408      1462      1539      1564      1582      1617 
dram[2]:      1507      1491      1391      1409      1455      1451      1424      1431      1375      1379      1413      1433      1558      1631      1612      1616 
dram[3]:      1520      1455      1427      1421      1446      1443      1391      1390      1402      1362      1455      1416      1607      1551      1604      1599 
dram[4]:      1514      1461      1405      1448      1431      1431      1425      1388      1399      1380      1454      1428      1592      1571      1593      1593 
dram[5]:      1488      1455      1391      1409      1436      1432      1439      1431      1423      1347      1438      1426      1574      1589      1607      1628 
dram[6]:      1540      1523      1448      1443      1406      1407      1467      1483      1420      1401      1492      1449      1585      1587      1612      1609 
dram[7]:      1452      1484      1435      1420      1417      1442      1393      1429      1401      1398      1448      1439      1565      1536      1631      1609 
dram[8]:      1480      1480      1406      1427      1436      1392      1436      1448      1396      1382      1442      1399      1566      1563      1603      1617 
dram[9]:      1461      1455      1373      1342      1453      1417      1451      1420      1373      1392      1438      1405      1573      1599      1619      1588 
dram[10]:      1476      1516      1403      1407      1412      1390      1458      1408      1417      1391      1433      1398      1570      1591      1598      1593 
total reads: 258747
bank skew: 1631/1342 = 1.22
chip skew: 23872/23359 = 1.02
number of total write accesses:
dram[0]:       513       498       476       415       519       500       489       469       537       526       551       553       639       647       643       648 
dram[1]:       521       515       450       440       460       492       448       459       530       531       511       591       608       609       620       631 
dram[2]:       516       515       430       455       500       519       462       462       551       503       557       546       577       675       644       674 
dram[3]:       531       487       455       495       518       531       423       469       552       494       564       548       646       603       648       655 
dram[4]:       506       505       481       479       504       468       493       473       563       523       597       565       630       616       610       629 
dram[5]:       514       506       449       492       487       483       496       468       572       521       559       576       621       616       648       631 
dram[6]:       548       488       484       499       490       508       520       516       549       525       606       543       650       613       687       647 
dram[7]:       498       531       513       476       444       484       468       457       533       529       586       565       585       578       675       672 
dram[8]:       508       497       457       473       507       447       526       520       498       517       582       526       939       602       631       639 
dram[9]:       457       493       433       423       537       441       483       467       535       536       555       512       605       631       659       647 
dram[10]:       493       542       436       437       462       449       479       444       576       510       535       562       626       669       659       622 
total reads: 94776
bank skew: 939/415 = 2.26
chip skew: 8873/8414 = 1.05
average mf latency per bank:
dram[0]:      23852     24323     25456     26747     25684     27605     28865     28732     23830     24024     23289     22273     19654     21060     20463     20490
dram[1]:      24088     24249     25921     26928     26908     27076     27901     28909     25458     24430     23244     22035     20802     20525     21021     21241
dram[2]:      24084     24823     25052     25951     26599     26052     28711     27893     23931     24440     22498     22880     20982     20964     20932     20959
dram[3]:      24404     24830     26559     25040     25588     26865     27790     29423     22953     24777     22445     22498     19883     21364     20785     20380
dram[4]:      23660     24948     25237     25692     27532     28023     27096     27770     24355     24488     22418     22265     20794     20694     21798     21337
dram[5]:      24983     24175     26413     24437     26390     27264     27660     27753     23726     23298     22243     22609     19691     21445     21015     21325
dram[6]:      23496     23968     26053     24527     27694     26535     27146     27699     24673     24860     21946     23257     19534     20362     20265     20423
dram[7]:      23667     24395     24561     25235     26587     26495     27618     27979     24616     23996     22549     22337     21366     21093     19977     19884
dram[8]:      24499     24560     25744     25528     27106     28308     27054     27846     24893     24893     22353     23635     21487     21822     20593     20714
dram[9]:      25588     24995     25926     25990     25825     27075     27289     28607     24430     23988     22801     23051     20165     21022     20494     20336
dram[10]:      23525     23269     25471     25930     27869     28702     28408     27446     23390     25194     23011     21690     20525     19685     20789     20818
maximum mf latency per bank:
dram[0]:     260590    260759    260677    260648    260782    260812    260816    280891    259595    260694    244710    244700    340765    244759    347174    260543
dram[1]:     272568    260549    260607    260552    260686    260608    260852    336944    260644    260809    244904    244561    244483    244755    260578    260659
dram[2]:     260690    260741    260599    260707    260735    260618    260859    259536    260566    256486    244617    257762    244676    244849    260613    260537
dram[3]:     260751    260790    260656    244648    260605    274022    259624    260663    260683    256504    244603    244667    244723    244759    260672    347177
dram[4]:     260689    421602    421606    260549    309010    260728    260590    260642    260644    260750    244703    244746    244615    244745    260704    260512
dram[5]:     355874    272599    421602    260621    274031    260744    260672    260613    256805    256465    257771    244756    244753    244591    260668    260738
dram[6]:     272580    260745    260709    260529    260602    260752    260618    276634    256571    260604    244691    244762    347171    244591    260559    260627
dram[7]:     260623    260616    260546    260661    308988    260752    260470    280891    260619    259662    257770    253552    244679    244848    260595    260596
dram[8]:     260770    266788    260767    260800    260738    260864    260871    260884    260422    260833    244887    244817    244758    244829    260602    260622
dram[9]:     272591    260803    260733    244916    260572    260633    260840    260589    256469    260456    244824    244913    244812    244791    260669    260574
dram[10]:     244854    260593    260609    260723    260799    260824    260610    260670    260819    260510    244834    244878    244739    244741    260758    260779
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10803058 n_act=13744 n_pre=13728 n_req=32211 n_rd=94352 n_write=21262 bw_util=0.02112
n_activity=524223 dram_eff=0.4411
bk0: 5928a 10849114i bk1: 5876a 10850185i bk2: 5620a 10849937i bk3: 5596a 10852644i bk4: 5768a 10850337i bk5: 5868a 10846138i bk6: 5748a 10852123i bk7: 5700a 10858003i bk8: 5508a 10853445i bk9: 5552a 10850943i bk10: 5676a 10853656i bk11: 5720a 10845310i bk12: 6480a 10844548i bk13: 6440a 10841519i bk14: 6348a 10839756i bk15: 6524a 10837222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10804619 n_act=13546 n_pre=13530 n_req=31820 n_rd=93616 n_write=20833 bw_util=0.02091
n_activity=513997 dram_eff=0.4453
bk0: 6048a 10847964i bk1: 5992a 10848237i bk2: 5628a 10855122i bk3: 5540a 10853300i bk4: 5684a 10851277i bk5: 5720a 10853518i bk6: 5596a 10855562i bk7: 5652a 10852454i bk8: 5568a 10853255i bk9: 5500a 10847995i bk10: 5632a 10856022i bk11: 5848a 10845151i bk12: 6156a 10847903i bk13: 6256a 10846483i bk14: 6328a 10841360i bk15: 6468a 10840882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10803276 n_act=13704 n_pre=13688 n_req=32162 n_rd=94304 n_write=21172 bw_util=0.0211
n_activity=524747 dram_eff=0.4401
bk0: 6028a 10848241i bk1: 5964a 10846475i bk2: 5564a 10853941i bk3: 5636a 10853285i bk4: 5820a 10850488i bk5: 5804a 10852217i bk6: 5696a 10861439i bk7: 5724a 10860444i bk8: 5500a 10854280i bk9: 5516a 10856965i bk10: 5652a 10852036i bk11: 5732a 10849726i bk12: 6232a 10849172i bk13: 6524a 10843377i bk14: 6448a 10840976i bk15: 6464a 10839382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381566
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10803382 n_act=13806 n_pre=13790 n_req=32108 n_rd=93956 n_write=21210 bw_util=0.02104
n_activity=524439 dram_eff=0.4392
bk0: 6080a 10847816i bk1: 5820a 10851699i bk2: 5708a 10853661i bk3: 5684a 10850066i bk4: 5784a 10848917i bk5: 5772a 10852190i bk6: 5564a 10858403i bk7: 5560a 10855490i bk8: 5608a 10847348i bk9: 5448a 10852533i bk10: 5820a 10849693i bk11: 5664a 10849494i bk12: 6428a 10844462i bk13: 6204a 10846722i bk14: 6416a 10840381i bk15: 6396a 10837183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380769
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10803528 n_act=13645 n_pre=13629 n_req=32155 n_rd=94052 n_write=21290 bw_util=0.02107
n_activity=518688 dram_eff=0.4447
bk0: 6056a 10849539i bk1: 5844a 10848760i bk2: 5620a 10853314i bk3: 5792a 10852483i bk4: 5724a 10853405i bk5: 5724a 10847527i bk6: 5700a 10854197i bk7: 5552a 10854615i bk8: 5596a 10847847i bk9: 5520a 10849025i bk10: 5816a 10847673i bk11: 5712a 10849255i bk12: 6368a 10849349i bk13: 6284a 10844264i bk14: 6372a 10837829i bk15: 6372a 10841380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10803654 n_act=13570 n_pre=13554 n_req=32152 n_rd=94052 n_write=21314 bw_util=0.02108
n_activity=519343 dram_eff=0.4443
bk0: 5952a 10850863i bk1: 5820a 10850780i bk2: 5564a 10855347i bk3: 5636a 10854827i bk4: 5744a 10850679i bk5: 5728a 10848999i bk6: 5756a 10854420i bk7: 5724a 10856129i bk8: 5692a 10848656i bk9: 5388a 10850857i bk10: 5752a 10849474i bk11: 5704a 10847338i bk12: 6296a 10850191i bk13: 6356a 10844946i bk14: 6428a 10841095i bk15: 6512a 10836139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.383277
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10800801 n_act=13981 n_pre=13965 n_req=32745 n_rd=95488 n_write=21909 bw_util=0.02145
n_activity=525811 dram_eff=0.4465
bk0: 6160a 10845644i bk1: 6092a 10846733i bk2: 5792a 10850040i bk3: 5772a 10846201i bk4: 5624a 10846440i bk5: 5628a 10843094i bk6: 5868a 10853054i bk7: 5932a 10852392i bk8: 5680a 10855390i bk9: 5604a 10856775i bk10: 5968a 10842945i bk11: 5796a 10847881i bk12: 6340a 10843968i bk13: 6348a 10844532i bk14: 6448a 10835788i bk15: 6436a 10839240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391186
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10803517 n_act=13698 n_pre=13682 n_req=32093 n_rd=93996 n_write=21251 bw_util=0.02106
n_activity=521412 dram_eff=0.4421
bk0: 5808a 10851402i bk1: 5936a 10849550i bk2: 5740a 10852802i bk3: 5680a 10850422i bk4: 5668a 10852393i bk5: 5768a 10845275i bk6: 5572a 10861083i bk7: 5716a 10856834i bk8: 5604a 10850011i bk9: 5592a 10847272i bk10: 5792a 10850485i bk11: 5756a 10848236i bk12: 6260a 10849460i bk13: 6144a 10849249i bk14: 6524a 10839467i bk15: 6436a 10838108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373415
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10803599 n_act=13675 n_pre=13659 n_req=32342 n_rd=93892 n_write=21319 bw_util=0.02105
n_activity=519973 dram_eff=0.4431
bk0: 5920a 10849166i bk1: 5920a 10852613i bk2: 5624a 10850746i bk3: 5708a 10852973i bk4: 5744a 10850627i bk5: 5568a 10850584i bk6: 5744a 10855157i bk7: 5792a 10855193i bk8: 5584a 10855226i bk9: 5528a 10853600i bk10: 5768a 10847996i bk11: 5596a 10853323i bk12: 6264a 10852084i bk13: 6252a 10849493i bk14: 6412a 10840294i bk15: 6468a 10838438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.372886
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10805031 n_act=13494 n_pre=13478 n_req=31773 n_rd=93436 n_write=20705 bw_util=0.02086
n_activity=516839 dram_eff=0.4417
bk0: 5844a 10853914i bk1: 5820a 10850905i bk2: 5492a 10854490i bk3: 5368a 10856706i bk4: 5812a 10849617i bk5: 5668a 10852569i bk6: 5804a 10858964i bk7: 5680a 10855159i bk8: 5492a 10857481i bk9: 5568a 10854062i bk10: 5752a 10849194i bk11: 5620a 10854164i bk12: 6292a 10844673i bk13: 6396a 10841766i bk14: 6476a 10839228i bk15: 6352a 10838673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380054
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10946144 n_nop=10804138 n_act=13645 n_pre=13629 n_req=31962 n_rd=93844 n_write=20888 bw_util=0.02096
n_activity=517472 dram_eff=0.4434
bk0: 5904a 10851491i bk1: 6064a 10849313i bk2: 5612a 10855103i bk3: 5628a 10852636i bk4: 5648a 10854555i bk5: 5560a 10853723i bk6: 5832a 10855413i bk7: 5632a 10861180i bk8: 5668a 10851877i bk9: 5564a 10855559i bk10: 5732a 10856251i bk11: 5592a 10851884i bk12: 6280a 10844820i bk13: 6364a 10838834i bk14: 6392a 10838544i bk15: 6372a 10840739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377927

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11769, Miss_rate = 0.056, Pending_hits = 1604, Reservation_fails = 11
L2_cache_bank[1]: Access = 210694, Miss = 11819, Miss_rate = 0.056, Pending_hits = 1571, Reservation_fails = 7
L2_cache_bank[2]: Access = 209838, Miss = 11660, Miss_rate = 0.056, Pending_hits = 1583, Reservation_fails = 8
L2_cache_bank[3]: Access = 210306, Miss = 11744, Miss_rate = 0.056, Pending_hits = 1570, Reservation_fails = 16
L2_cache_bank[4]: Access = 209912, Miss = 11735, Miss_rate = 0.056, Pending_hits = 1563, Reservation_fails = 8
L2_cache_bank[5]: Access = 210764, Miss = 11841, Miss_rate = 0.056, Pending_hits = 1590, Reservation_fails = 8
L2_cache_bank[6]: Access = 211062, Miss = 11852, Miss_rate = 0.056, Pending_hits = 1586, Reservation_fails = 15
L2_cache_bank[7]: Access = 209674, Miss = 11637, Miss_rate = 0.056, Pending_hits = 1521, Reservation_fails = 11
L2_cache_bank[8]: Access = 210700, Miss = 11813, Miss_rate = 0.056, Pending_hits = 1649, Reservation_fails = 14
L2_cache_bank[9]: Access = 210329, Miss = 11700, Miss_rate = 0.056, Pending_hits = 1552, Reservation_fails = 6
L2_cache_bank[10]: Access = 210637, Miss = 11796, Miss_rate = 0.056, Pending_hits = 1570, Reservation_fails = 11
L2_cache_bank[11]: Access = 210428, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1591, Reservation_fails = 9
L2_cache_bank[12]: Access = 210840, Miss = 11970, Miss_rate = 0.057, Pending_hits = 1627, Reservation_fails = 7
L2_cache_bank[13]: Access = 211242, Miss = 11902, Miss_rate = 0.056, Pending_hits = 1564, Reservation_fails = 12
L2_cache_bank[14]: Access = 210315, Miss = 11742, Miss_rate = 0.056, Pending_hits = 1522, Reservation_fails = 12
L2_cache_bank[15]: Access = 210991, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1534, Reservation_fails = 23
L2_cache_bank[16]: Access = 245010, Miss = 11765, Miss_rate = 0.048, Pending_hits = 1860, Reservation_fails = 10
L2_cache_bank[17]: Access = 210104, Miss = 11708, Miss_rate = 0.056, Pending_hits = 1510, Reservation_fails = 10
L2_cache_bank[18]: Access = 208928, Miss = 11741, Miss_rate = 0.056, Pending_hits = 1535, Reservation_fails = 17
L2_cache_bank[19]: Access = 208640, Miss = 11618, Miss_rate = 0.056, Pending_hits = 1510, Reservation_fails = 11
L2_cache_bank[20]: Access = 208436, Miss = 11767, Miss_rate = 0.056, Pending_hits = 1573, Reservation_fails = 17
L2_cache_bank[21]: Access = 209375, Miss = 11694, Miss_rate = 0.056, Pending_hits = 1509, Reservation_fails = 8
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 258747
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 34694
L2_total_cache_reservation_fails = 251
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3242223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 214987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 251
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.79471
	minimum = 6
	maximum = 57
Network latency average = 8.44396
	minimum = 6
	maximum = 49
Slowest packet = 9300895
Flit latency average = 8.39401
	minimum = 6
	maximum = 48
Slowest flit = 16018960
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0506712
	minimum = 0.0445407 (at node 0)
	maximum = 0.0581503 (at node 38)
Accepted packet rate average = 0.0506712
	minimum = 0.0445407 (at node 0)
	maximum = 0.0581503 (at node 38)
Injected flit rate average = 0.0760068
	minimum = 0.0445407 (at node 0)
	maximum = 0.115682 (at node 38)
Accepted flit rate average= 0.0760068
	minimum = 0.0569131 (at node 45)
	maximum = 0.0946489 (at node 2)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4097 (20 samples)
	minimum = 6 (20 samples)
	maximum = 456.65 (20 samples)
Network latency average = 21.0858 (20 samples)
	minimum = 6 (20 samples)
	maximum = 341.35 (20 samples)
Flit latency average = 21.8623 (20 samples)
	minimum = 6 (20 samples)
	maximum = 340.6 (20 samples)
Fragmentation average = 0.00636675 (20 samples)
	minimum = 0 (20 samples)
	maximum = 111.85 (20 samples)
Injected packet rate average = 0.0317842 (20 samples)
	minimum = 0.0255377 (20 samples)
	maximum = 0.105935 (20 samples)
Accepted packet rate average = 0.0317842 (20 samples)
	minimum = 0.0255377 (20 samples)
	maximum = 0.105935 (20 samples)
Injected flit rate average = 0.0488866 (20 samples)
	minimum = 0.033061 (20 samples)
	maximum = 0.130962 (20 samples)
Accepted flit rate average = 0.0488866 (20 samples)
	minimum = 0.0352025 (20 samples)
	maximum = 0.198466 (20 samples)
Injected packet size average = 1.53808 (20 samples)
Accepted packet size average = 1.53808 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 56 sec (7616 sec)
gpgpu_simulation_rate = 16523 (inst/sec)
gpgpu_simulation_rate = 1363 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 308193
gpu_sim_insn = 4970317
gpu_ipc =      16.1273
gpu_tot_sim_cycle = 10921609
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      11.9778
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3364737
gpu_stall_icnt2sh    = 11199882
partiton_reqs_in_parallel = 6780246
partiton_reqs_in_parallel_total    = 126325483
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.1874
partiton_reqs_in_parallel_util = 6780246
partiton_reqs_in_parallel_util_total    = 126325483
gpu_sim_cycle_parition_util = 308193
gpu_tot_sim_cycle_parition_util    = 5886740
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4862
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =       2.5256 GB/Sec
L2_BW_total  =      40.4920 GB/Sec
gpu_total_sim_rate=16615

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6793, 6924, 6972, 7819, 7716, 8042, 7254, 7622, 6919, 6850, 7679, 7540, 6945, 7052, 7490, 7975, 6833, 7104, 6875, 6220, 6322, 6777, 6546, 7000, 7061, 6887, 7032, 6754, 6772, 6242, 7001, 6896, 5439, 6734, 5427, 5242, 5281, 5799, 5521, 6194, 5863, 5455, 5511, 5499, 5274, 6166, 5969, 5325, 6479, 5582, 5325, 5242, 5164, 5990, 5417, 4819, 5384, 5426, 4635, 5240, 5385, 5406, 5287, 5073, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 12979399
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12906328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 68185
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15906072	W0_Idle:155481267	W0_Scoreboard:165764753	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1502 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1828 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 10911027 
mrq_lat_table:183875 	4715 	5868 	37490 	22666 	14465 	18896 	27942 	28801 	8727 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3445001 	1057288 	37603 	19099 	7021 	7462 	17798 	17969 	13152 	21672 	21489 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	1041027 	244098 	1418454 	829468 	453712 	486695 	76126 	5756 	5185 	6227 	7342 	18201 	17212 	13044 	22825 	20336 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	873518 	854296 	1533881 	210336 	22559 	499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	1039328 	84818 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2673 	467 	215 	84 	40 	42 	47 	60 	45 	34 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        33        45        16        16        16        16        30        30        45        46        45        45        44        44 
dram[1]:        48        40        26        45        16        16        17        16        30        30        44        43        45        48        45        43 
dram[2]:        45        41        44        39        16        16        16        16        30        30        43        47        37        48        45        44 
dram[3]:        45        46        47        35        17        16        16        16        31        30        43        44        44        48        46        47 
dram[4]:        39        45        50        43        16        16        16        16        30        30        47        45        44        36        43        44 
dram[5]:        44        46        45        50        16        16        16        16        31        30        42        45        45        35        46        44 
dram[6]:        44        44        38        51        16        16        17        16        29        26        42        44        45        43        47        43 
dram[7]:        42        49        44        38        16        16        16        16        31        30        47        45        43        35        43        47 
dram[8]:        46        46        40        42        16        16        17        16        30        30        44        42        95        41        41        45 
dram[9]:        44        44        46        25        16        16        16        16        33        33        31        45        43        43        45        44 
dram[10]:        41        49        26        43        17        16        16        16        33        33        44        45        48        46        47        45 
maximum service time to same row:
dram[0]:    236541    242662    237354    235758    237347    231476    237273    239092    231783    235239    239840    452657    336447    461632    368704    267826 
dram[1]:    233627    272018    241930    235457    426682    254494    232098    305023    369710    235941    601851    237670    463499    431748    459711    234334 
dram[2]:    453091    282607    454957    238253    274365    242492    419435    312635    279588    236521    234358    251124    427152    277034    481628    232109 
dram[3]:    234402    241633    235309    276391    243975    246665    247164    236498    234785    246846    402990    462202    276967    420785    302644    241289 
dram[4]:    236741    232712    235584    235380    236677    237975    232213    232216    420524    287865    237347    241597    240950    452495    345740    234228 
dram[5]:    288292    234913    272650    242341    244680    430988    263411    240612    240192    233680    245088    240786    305212    240001    457126    461766 
dram[6]:    231689    434476    254292    290794    235448    420401    420899    272640    451500    232526    237667    238043    231391    307213    337458    425354 
dram[7]:    263588    237199    235416    235411    256140    238705    245519    246683    233866    233007    237137    239918    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    239219    237453    342344    239536    232393    457438    261834    242396    262217    383668    234522    429484    233862 
dram[9]:    238789    268644    252558    282051    237598    431004    239857    232214    454639    270640    454163    236753    259015    234520    238212    425089 
dram[10]:    238709    231733    288259    452846    232921    233180    232361    232398    237236    233797    422869    240181    276729    426774    242633    427017 
average row accesses per activate:
dram[0]:  2.453875  2.518566  2.548780  2.715569  2.241143  2.202688  2.159193  2.154721  2.119337  2.246190  2.410256  2.438037  2.414530  2.514477  2.241206  2.306680 
dram[1]:  2.458283  2.448905  2.533424  2.599715  2.228673  2.255868  2.190984  2.164162  2.238095  2.232749  2.499352  2.363218  2.462156  2.491972  2.305759  2.234592 
dram[2]:  2.419857  2.523270  2.477551  2.468874  2.194164  2.223476  2.212192  2.253572  2.285207  2.323892  2.463171  2.392512  2.469364  2.499458  2.173410  2.271825 
dram[3]:  2.382114  2.445844  2.543243  2.504575  2.189521  2.222973  2.202670  2.200000  2.284382  2.231971  2.402613  2.416974  2.379092  2.418631  2.259779  2.214145 
dram[4]:  2.487685  2.494924  2.399491  2.611111  2.281840  2.234118  2.259128  2.156431  2.176080  2.319951  2.390698  2.387097  2.539428  2.435412  2.275826  2.336488 
dram[5]:  2.547074  2.433002  2.580645  2.575881  2.249123  2.238318  2.201365  2.239387  2.261312  2.164542  2.511920  2.436740  2.440000  2.521143  2.284701  2.336091 
dram[6]:  2.372727  2.425814  2.582888  2.505806  2.233216  2.173666  2.195580  2.231027  2.234163  2.305489  2.361392  2.423544  2.443231  2.582160  2.262795  2.254745 
dram[7]:  2.425373  2.466340  2.533160  2.569106  2.174065  2.250000  2.156431  2.226682  2.212329  2.204105  2.374563  2.436364  2.497096  2.606658  2.221580  2.269652 
dram[8]:  2.442261  2.534615  2.428944  2.496715  2.254060  2.284472  2.206974  2.203807  2.300606  2.219370  2.382353  2.341019  2.817773  2.517442  2.245226  2.240318 
dram[9]:  2.523684  2.507078  2.463847  2.654135  2.149028  2.293827  2.230680  2.173963  2.225844  2.275618  2.334112  2.450830  2.436242  2.488839  2.280280  2.337866 
dram[10]:  2.462500  2.393023  2.634670  2.589888  2.247002  2.290162  2.198638  2.138568  2.255079  2.297590  2.367347  2.381068  2.455866  2.430108  2.252495  2.219439 
average row locality = 353712/150558 = 2.349340
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1482      1469      1405      1399      1442      1467      1437      1425      1381      1390      1423      1434      1621      1611      1587      1631 
dram[1]:      1512      1498      1407      1385      1421      1430      1399      1413      1397      1378      1416      1465      1539      1564      1582      1617 
dram[2]:      1507      1491      1391      1409      1455      1451      1425      1431      1380      1384      1416      1435      1559      1632      1612      1616 
dram[3]:      1520      1455      1427      1421      1446      1443      1392      1390      1408      1363      1459      1417      1607      1552      1605      1599 
dram[4]:      1514      1461      1405      1448      1431      1431      1425      1388      1402      1384      1459      1433      1592      1571      1593      1593 
dram[5]:      1488      1455      1391      1409      1436      1433      1439      1431      1427      1347      1443      1427      1575      1590      1607      1628 
dram[6]:      1540      1523      1448      1443      1406      1407      1467      1483      1426      1407      1498      1454      1588      1587      1612      1610 
dram[7]:      1452      1484      1435      1420      1417      1442      1393      1429      1405      1404      1449      1445      1565      1536      1631      1609 
dram[8]:      1480      1480      1406      1427      1436      1392      1436      1448      1400      1385      1443      1403      1566      1563      1603      1617 
dram[9]:      1461      1455      1373      1342      1453      1417      1451      1420      1377      1396      1443      1407      1573      1599      1619      1588 
dram[10]:      1477      1516      1403      1407      1412      1390      1458      1408      1422      1397      1437      1400      1572      1591      1598      1593 
total reads: 258936
bank skew: 1632/1342 = 1.22
chip skew: 23899/23374 = 1.02
number of total write accesses:
dram[0]:       513       498       476       415       519       500       489       469       537       526       551       553       639       647       643       648 
dram[1]:       521       515       450       440       460       492       448       459       530       531       511       591       608       609       620       631 
dram[2]:       516       515       430       455       500       519       462       462       551       503       557       546       577       675       644       674 
dram[3]:       531       487       455       495       518       531       423       469       552       494       564       548       646       603       648       655 
dram[4]:       506       505       481       479       504       468       493       473       563       523       597       565       630       616       610       629 
dram[5]:       514       506       449       492       487       483       496       468       572       521       559       576       621       616       648       631 
dram[6]:       548       488       484       499       490       508       520       516       549       525       606       543       650       613       687       647 
dram[7]:       498       531       513       476       444       484       468       457       533       529       586       565       585       578       675       672 
dram[8]:       508       497       457       473       507       447       526       520       498       517       582       526       939       602       631       639 
dram[9]:       457       493       433       423       537       441       483       467       535       536       555       512       605       631       659       647 
dram[10]:       493       542       436       437       462       449       479       444       576       510       535       562       626       669       659       622 
total reads: 94776
bank skew: 939/415 = 2.26
chip skew: 8873/8414 = 1.05
average mf latency per bank:
dram[0]:      24240     24716     25462     26754     25685     27606     28865     28732     23783     24002     23247     22233     19799     21224     20873     20891
dram[1]:      24473     24637     25927     26934     26909     27077     27901     28909     25395     24395     23153     22007     20950     20688     21436     21647
dram[2]:      24471     25213     25059     25958     26600     26053     28696     27893     23874     24379     22468     22862     21142     21125     21349     21370
dram[3]:      24786     25233     26566     25047     25589     26866     27775     29423     22887     24767     22405     22491     20062     21566     21201     20802
dram[4]:      24014     25311     25243     25698     27533     28024     27096     27770     24321     24440     22368     22214     20970     20873     22235     21770
dram[5]:      25340     24539     26419     24443     26392     27251     27660     27753     23682     23301     22192     22602     19869     21647     21441     21750
dram[6]:      23812     24295     26059     24533     27695     26536     27146     27699     24601     24786     21888     23204     19709     20582     20683     20851
dram[7]:      24029     24745     24567     25241     26588     26495     27618     27979     24569     23925     22542     22275     21531     21311     20394     20304
dram[8]:      24853     24915     25751     25535     27107     28309     27054     27846     24844     24856     22346     23591     21643     22035     21028     21144
dram[9]:      25956     25356     25933     25997     25825     27076     27289     28607     24382     23942     22748     23031     20366     21242     20926     20775
dram[10]:      23871     23610     25477     25936     27869     28702     28408     27446     23335     25118     22969     21672     20713     19885     21224     21261
maximum mf latency per bank:
dram[0]:     260590    260759    260677    260648    260782    260812    260816    280891    259595    260694    244710    244700    340765    244759    347174    260543
dram[1]:     272568    260549    260607    260552    260686    260608    260852    336944    260644    260809    244904    244561    244483    244755    260578    260659
dram[2]:     260690    260741    260599    260707    260735    260618    260859    259536    260566    256486    244617    257762    244676    244849    260613    260537
dram[3]:     260751    260790    260656    244648    260605    274022    259624    260663    260683    256504    244603    244667    244723    244759    260672    347177
dram[4]:     260689    421602    421606    260549    309010    260728    260590    260642    260644    260750    244703    244746    244615    244745    260704    260512
dram[5]:     355874    272599    421602    260621    274031    260744    260672    260613    256805    256465    257771    244756    244753    244591    260668    260738
dram[6]:     272580    260745    260709    260529    260602    260752    260618    276634    256571    260604    244691    244762    347171    244591    260559    260627
dram[7]:     260623    260616    260546    260661    308988    260752    260470    280891    260619    259662    257770    253552    244679    244848    260595    260596
dram[8]:     260770    266788    260767    260800    260738    260864    260871    260884    260422    260833    244887    244817    244758    244829    260602    260622
dram[9]:     272591    260803    260733    244916    260572    260633    260840    260589    256469    260456    244824    244913    244812    244791    260669    260574
dram[10]:     244854    260593    260609    260723    260799    260824    260610    260670    260819    260510    244834    244878    244739    244741    260758    260779
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11375252 n_act=13749 n_pre=13733 n_req=32227 n_rd=94416 n_write=21262 bw_util=0.02009
n_activity=524577 dram_eff=0.441
bk0: 5928a 11421381i bk1: 5876a 11422452i bk2: 5620a 11422204i bk3: 5596a 11424911i bk4: 5768a 11422606i bk5: 5868a 11418407i bk6: 5748a 11424393i bk7: 5700a 11430273i bk8: 5524a 11425660i bk9: 5560a 11423161i bk10: 5692a 11425895i bk11: 5736a 11417516i bk12: 6484a 11416783i bk13: 6444a 11413753i bk14: 6348a 11412022i bk15: 6524a 11409489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11376803 n_act=13550 n_pre=13534 n_req=31839 n_rd=93692 n_write=20833 bw_util=0.01989
n_activity=514368 dram_eff=0.4453
bk0: 6048a 11420232i bk1: 5992a 11420505i bk2: 5628a 11427390i bk3: 5540a 11425569i bk4: 5684a 11423546i bk5: 5720a 11425787i bk6: 5596a 11427832i bk7: 5652a 11424724i bk8: 5588a 11425462i bk9: 5512a 11420216i bk10: 5664a 11428207i bk11: 5860a 11417372i bk12: 6156a 11420168i bk13: 6256a 11418749i bk14: 6328a 11413626i bk15: 6468a 11413149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362773
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11375458 n_act=13711 n_pre=13695 n_req=32180 n_rd=94376 n_write=21172 bw_util=0.02006
n_activity=525165 dram_eff=0.44
bk0: 6028a 11420508i bk1: 5964a 11418743i bk2: 5564a 11426209i bk3: 5636a 11425554i bk4: 5820a 11422758i bk5: 5804a 11424488i bk6: 5700a 11433678i bk7: 5724a 11432713i bk8: 5520a 11426462i bk9: 5536a 11429178i bk10: 5664a 11424257i bk11: 5740a 11421954i bk12: 6236a 11421406i bk13: 6528a 11415611i bk14: 6448a 11413241i bk15: 6464a 11411649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362614
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11375578 n_act=13812 n_pre=13796 n_req=32123 n_rd=94016 n_write=21210 bw_util=0.02001
n_activity=524868 dram_eff=0.4391
bk0: 6080a 11420083i bk1: 5820a 11423967i bk2: 5708a 11425929i bk3: 5684a 11422334i bk4: 5784a 11421186i bk5: 5772a 11424459i bk6: 5568a 11430641i bk7: 5560a 11427758i bk8: 5632a 11419548i bk9: 5452a 11424796i bk10: 5836a 11421910i bk11: 5668a 11421730i bk12: 6428a 11416728i bk13: 6208a 11418957i bk14: 6420a 11412615i bk15: 6396a 11409449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361855
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11375722 n_act=13648 n_pre=13632 n_req=32172 n_rd=94120 n_write=21290 bw_util=0.02004
n_activity=519016 dram_eff=0.4447
bk0: 6056a 11421807i bk1: 5844a 11421028i bk2: 5620a 11425583i bk3: 5792a 11424752i bk4: 5724a 11425674i bk5: 5724a 11419796i bk6: 5700a 11426466i bk7: 5552a 11426885i bk8: 5608a 11420071i bk9: 5536a 11421264i bk10: 5836a 11419880i bk11: 5732a 11421453i bk12: 6368a 11421614i bk13: 6284a 11416530i bk14: 6372a 11410095i bk15: 6372a 11413647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370664
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11375858 n_act=13576 n_pre=13560 n_req=32165 n_rd=94104 n_write=21314 bw_util=0.02004
n_activity=519717 dram_eff=0.4442
bk0: 5952a 11423131i bk1: 5820a 11423048i bk2: 5564a 11427615i bk3: 5636a 11427095i bk4: 5744a 11422948i bk5: 5732a 11421236i bk6: 5756a 11426688i bk7: 5724a 11428397i bk8: 5708a 11420871i bk9: 5388a 11423125i bk10: 5772a 11421682i bk11: 5708a 11419566i bk12: 6300a 11422426i bk13: 6360a 11417180i bk14: 6428a 11413362i bk15: 6512a 11408407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364235
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11372953 n_act=13985 n_pre=13969 n_req=32772 n_rd=95596 n_write=21909 bw_util=0.0204
n_activity=526335 dram_eff=0.4465
bk0: 6160a 11417911i bk1: 6092a 11419000i bk2: 5792a 11422307i bk3: 5772a 11418468i bk4: 5624a 11418707i bk5: 5628a 11415363i bk6: 5868a 11425324i bk7: 5932a 11424662i bk8: 5704a 11427615i bk9: 5628a 11428982i bk10: 5992a 11415146i bk11: 5816a 11420082i bk12: 6352a 11416189i bk13: 6348a 11416798i bk14: 6448a 11408054i bk15: 6440a 11411475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371757
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11375713 n_act=13700 n_pre=13684 n_req=32110 n_rd=94064 n_write=21251 bw_util=0.02002
n_activity=521711 dram_eff=0.4421
bk0: 5808a 11423669i bk1: 5936a 11421818i bk2: 5740a 11425070i bk3: 5680a 11422691i bk4: 5668a 11424662i bk5: 5768a 11417544i bk6: 5572a 11433352i bk7: 5716a 11429104i bk8: 5620a 11422251i bk9: 5616a 11419471i bk10: 5796a 11422721i bk11: 5780a 11420459i bk12: 6260a 11421726i bk13: 6144a 11421515i bk14: 6524a 11411733i bk15: 6436a 11410375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354864
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11375813 n_act=13678 n_pre=13662 n_req=32354 n_rd=93940 n_write=21319 bw_util=0.02001
n_activity=520251 dram_eff=0.4431
bk0: 5920a 11421434i bk1: 5920a 11424881i bk2: 5624a 11423014i bk3: 5708a 11425241i bk4: 5744a 11422896i bk5: 5568a 11422853i bk6: 5744a 11427427i bk7: 5792a 11427463i bk8: 5600a 11427467i bk9: 5540a 11425823i bk10: 5772a 11420232i bk11: 5612a 11425537i bk12: 6264a 11424350i bk13: 6252a 11421759i bk14: 6412a 11412560i bk15: 6468a 11410704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354362
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11377231 n_act=13498 n_pre=13482 n_req=31788 n_rd=93496 n_write=20705 bw_util=0.01983
n_activity=517115 dram_eff=0.4417
bk0: 5844a 11426181i bk1: 5820a 11423173i bk2: 5492a 11426758i bk3: 5368a 11428974i bk4: 5812a 11421886i bk5: 5668a 11424839i bk6: 5804a 11431234i bk7: 5680a 11427429i bk8: 5508a 11429697i bk9: 5584a 11426268i bk10: 5772a 11421400i bk11: 5628a 11426392i bk12: 6292a 11416937i bk13: 6396a 11414032i bk14: 6476a 11411495i bk15: 6352a 11410940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361183
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11518412 n_nop=11376312 n_act=13652 n_pre=13636 n_req=31982 n_rd=93924 n_write=20888 bw_util=0.01994
n_activity=517952 dram_eff=0.4433
bk0: 5908a 11423726i bk1: 6064a 11421579i bk2: 5612a 11427369i bk3: 5628a 11424904i bk4: 5648a 11426823i bk5: 5560a 11425992i bk6: 5832a 11427682i bk7: 5632a 11433451i bk8: 5688a 11424086i bk9: 5588a 11427727i bk10: 5748a 11428465i bk11: 5600a 11424113i bk12: 6288a 11417049i bk13: 6364a 11411100i bk14: 6392a 11410810i bk15: 6372a 11413006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359158

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11778, Miss_rate = 0.056, Pending_hits = 1616, Reservation_fails = 11
L2_cache_bank[1]: Access = 211067, Miss = 11826, Miss_rate = 0.056, Pending_hits = 1582, Reservation_fails = 7
L2_cache_bank[2]: Access = 210211, Miss = 11673, Miss_rate = 0.056, Pending_hits = 1602, Reservation_fails = 8
L2_cache_bank[3]: Access = 210680, Miss = 11750, Miss_rate = 0.056, Pending_hits = 1577, Reservation_fails = 16
L2_cache_bank[4]: Access = 210288, Miss = 11745, Miss_rate = 0.056, Pending_hits = 1574, Reservation_fails = 8
L2_cache_bank[5]: Access = 211136, Miss = 11849, Miss_rate = 0.056, Pending_hits = 1604, Reservation_fails = 8
L2_cache_bank[6]: Access = 211440, Miss = 11864, Miss_rate = 0.056, Pending_hits = 1600, Reservation_fails = 15
L2_cache_bank[7]: Access = 210047, Miss = 11640, Miss_rate = 0.055, Pending_hits = 1524, Reservation_fails = 11
L2_cache_bank[8]: Access = 211072, Miss = 11821, Miss_rate = 0.056, Pending_hits = 1659, Reservation_fails = 14
L2_cache_bank[9]: Access = 210701, Miss = 11709, Miss_rate = 0.056, Pending_hits = 1561, Reservation_fails = 6
L2_cache_bank[10]: Access = 211012, Miss = 11806, Miss_rate = 0.056, Pending_hits = 1583, Reservation_fails = 11
L2_cache_bank[11]: Access = 210803, Miss = 11720, Miss_rate = 0.056, Pending_hits = 1593, Reservation_fails = 9
L2_cache_bank[12]: Access = 211213, Miss = 11985, Miss_rate = 0.057, Pending_hits = 1647, Reservation_fails = 7
L2_cache_bank[13]: Access = 211616, Miss = 11914, Miss_rate = 0.056, Pending_hits = 1580, Reservation_fails = 12
L2_cache_bank[14]: Access = 210687, Miss = 11747, Miss_rate = 0.056, Pending_hits = 1531, Reservation_fails = 12
L2_cache_bank[15]: Access = 211362, Miss = 11769, Miss_rate = 0.056, Pending_hits = 1548, Reservation_fails = 23
L2_cache_bank[16]: Access = 245379, Miss = 11770, Miss_rate = 0.048, Pending_hits = 1867, Reservation_fails = 10
L2_cache_bank[17]: Access = 210474, Miss = 11715, Miss_rate = 0.056, Pending_hits = 1520, Reservation_fails = 10
L2_cache_bank[18]: Access = 209302, Miss = 11750, Miss_rate = 0.056, Pending_hits = 1547, Reservation_fails = 17
L2_cache_bank[19]: Access = 209012, Miss = 11624, Miss_rate = 0.056, Pending_hits = 1522, Reservation_fails = 11
L2_cache_bank[20]: Access = 208811, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1588, Reservation_fails = 17
L2_cache_bank[21]: Access = 209749, Miss = 11702, Miss_rate = 0.056, Pending_hits = 1520, Reservation_fails = 8
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 258936
L2_total_cache_miss_rate = 0.0555
L2_total_cache_pending_hits = 34945
L2_total_cache_reservation_fails = 251
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3249990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121833
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 251
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.4873
	minimum = 6
	maximum = 84
Network latency average = 10.5275
	minimum = 6
	maximum = 49
Slowest packet = 9323192
Flit latency average = 9.89312
	minimum = 6
	maximum = 48
Slowest flit = 16048870
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000532915
	minimum = 0.000467241 (at node 0)
	maximum = 0.000613254 (at node 34)
Accepted packet rate average = 0.000532915
	minimum = 0.000467241 (at node 0)
	maximum = 0.000613254 (at node 34)
Injected flit rate average = 0.000799372
	minimum = 0.000467241 (at node 0)
	maximum = 0.00122489 (at node 34)
Accepted flit rate average= 0.000799372
	minimum = 0.000598653 (at node 44)
	maximum = 0.00103831 (at node 22)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.3658 (21 samples)
	minimum = 6 (21 samples)
	maximum = 438.905 (21 samples)
Network latency average = 20.583 (21 samples)
	minimum = 6 (21 samples)
	maximum = 327.429 (21 samples)
Flit latency average = 21.2923 (21 samples)
	minimum = 6 (21 samples)
	maximum = 326.667 (21 samples)
Fragmentation average = 0.00606357 (21 samples)
	minimum = 0 (21 samples)
	maximum = 106.524 (21 samples)
Injected packet rate average = 0.0302961 (21 samples)
	minimum = 0.0243438 (21 samples)
	maximum = 0.10092 (21 samples)
Accepted packet rate average = 0.0302961 (21 samples)
	minimum = 0.0243438 (21 samples)
	maximum = 0.10092 (21 samples)
Injected flit rate average = 0.0465967 (21 samples)
	minimum = 0.0315089 (21 samples)
	maximum = 0.124784 (21 samples)
Accepted flit rate average = 0.0465967 (21 samples)
	minimum = 0.0335547 (21 samples)
	maximum = 0.189064 (21 samples)
Injected packet size average = 1.53805 (21 samples)
Accepted packet size average = 1.53805 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 13 sec (7873 sec)
gpgpu_simulation_rate = 16615 (inst/sec)
gpgpu_simulation_rate = 1387 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3188
gpu_sim_insn = 4446804
gpu_ipc =    1394.8569
gpu_tot_sim_cycle = 11146947
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      12.1346
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3364737
gpu_stall_icnt2sh    = 11199901
partiton_reqs_in_parallel = 70136
partiton_reqs_in_parallel_total    = 133105729
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.9473
partiton_reqs_in_parallel_util = 70136
partiton_reqs_in_parallel_util_total    = 133105729
gpu_sim_cycle_parition_util = 3188
gpu_tot_sim_cycle_parition_util    = 6194933
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4865
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     242.9360 GB/Sec
L2_BW_total  =      39.7429 GB/Sec
gpu_total_sim_rate=17148

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6898, 7029, 7077, 7924, 7821, 8147, 7359, 7727, 7024, 6955, 7784, 7645, 7050, 7157, 7595, 8080, 6938, 7209, 6980, 6325, 6427, 6882, 6651, 7105, 7166, 6992, 7137, 6859, 6877, 6347, 7106, 7001, 5523, 6818, 5511, 5326, 5365, 5883, 5605, 6278, 5947, 5539, 5595, 5583, 5358, 6250, 6053, 5409, 6563, 5666, 5409, 5326, 5248, 6074, 5501, 4903, 5468, 5510, 4719, 5324, 5469, 5490, 5371, 5157, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 12979399
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12906328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 68185
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15922067	W0_Idle:155483548	W0_Scoreboard:165795218	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1502 
maxdqlatency = 0 
maxmflatency = 421606 
averagemflatency = 1825 
max_icnt2mem_latency = 421350 
max_icnt2sh_latency = 10911027 
mrq_lat_table:183875 	4715 	5868 	37490 	22666 	14465 	18896 	27942 	28801 	8727 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3453172 	1057288 	37603 	19099 	7021 	7462 	17798 	17969 	13152 	21672 	21489 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	1048705 	244583 	1418462 	829468 	453712 	486695 	76126 	5756 	5185 	6227 	7342 	18201 	17212 	13044 	22825 	20336 	23 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	880290 	855614 	1533962 	210336 	22559 	499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	103 	1464 	44760 	1039328 	84818 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2679 	467 	215 	84 	40 	42 	47 	60 	45 	34 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        46        33        45        16        16        16        16        30        30        45        46        45        45        44        44 
dram[1]:        48        40        26        45        16        16        17        16        30        30        44        43        45        48        45        43 
dram[2]:        45        41        44        39        16        16        16        16        30        30        43        47        37        48        45        44 
dram[3]:        45        46        47        35        17        16        16        16        31        30        43        44        44        48        46        47 
dram[4]:        39        45        50        43        16        16        16        16        30        30        47        45        44        36        43        44 
dram[5]:        44        46        45        50        16        16        16        16        31        30        42        45        45        35        46        44 
dram[6]:        44        44        38        51        16        16        17        16        29        26        42        44        45        43        47        43 
dram[7]:        42        49        44        38        16        16        16        16        31        30        47        45        43        35        43        47 
dram[8]:        46        46        40        42        16        16        17        16        30        30        44        42        95        41        41        45 
dram[9]:        44        44        46        25        16        16        16        16        33        33        31        45        43        43        45        44 
dram[10]:        41        49        26        43        17        16        16        16        33        33        44        45        48        46        47        45 
maximum service time to same row:
dram[0]:    236541    242662    237354    235758    237347    231476    237273    239092    231783    235239    239840    452657    336447    461632    368704    267826 
dram[1]:    233627    272018    241930    235457    426682    254494    232098    305023    369710    235941    601851    237670    463499    431748    459711    234334 
dram[2]:    453091    282607    454957    238253    274365    242492    419435    312635    279588    236521    234358    251124    427152    277034    481628    232109 
dram[3]:    234402    241633    235309    276391    243975    246665    247164    236498    234785    246846    402990    462202    276967    420785    302644    241289 
dram[4]:    236741    232712    235584    235380    236677    237975    232213    232216    420524    287865    237347    241597    240950    452495    345740    234228 
dram[5]:    288292    234913    272650    242341    244680    430988    263411    240612    240192    233680    245088    240786    305212    240001    457126    461766 
dram[6]:    231689    434476    254292    290794    235448    420401    420899    272640    451500    232526    237667    238043    231391    307213    337458    425354 
dram[7]:    263588    237199    235416    235411    256140    238705    245519    246683    233866    233007    237137    239918    461168    490637    241344    239045 
dram[8]:    464685    261577    260024    239219    237453    342344    239536    232393    457438    261834    242396    262217    383668    234522    429484    233862 
dram[9]:    238789    268644    252558    282051    237598    431004    239857    232214    454639    270640    454163    236753    259015    234520    238212    425089 
dram[10]:    238709    231733    288259    452846    232921    233180    232361    232398    237236    233797    422869    240181    276729    426774    242633    427017 
average row accesses per activate:
dram[0]:  2.453875  2.518566  2.548780  2.715569  2.241143  2.202688  2.159193  2.154721  2.119337  2.246190  2.410256  2.438037  2.414530  2.514477  2.241206  2.306680 
dram[1]:  2.458283  2.448905  2.533424  2.599715  2.228673  2.255868  2.190984  2.164162  2.238095  2.232749  2.499352  2.363218  2.462156  2.491972  2.305759  2.234592 
dram[2]:  2.419857  2.523270  2.477551  2.468874  2.194164  2.223476  2.212192  2.253572  2.285207  2.323892  2.463171  2.392512  2.469364  2.499458  2.173410  2.271825 
dram[3]:  2.382114  2.445844  2.543243  2.504575  2.189521  2.222973  2.202670  2.200000  2.284382  2.231971  2.402613  2.416974  2.379092  2.418631  2.259779  2.214145 
dram[4]:  2.487685  2.494924  2.399491  2.611111  2.281840  2.234118  2.259128  2.156431  2.176080  2.319951  2.390698  2.387097  2.539428  2.435412  2.275826  2.336488 
dram[5]:  2.547074  2.433002  2.580645  2.575881  2.249123  2.238318  2.201365  2.239387  2.261312  2.164542  2.511920  2.436740  2.440000  2.521143  2.284701  2.336091 
dram[6]:  2.372727  2.425814  2.582888  2.505806  2.233216  2.173666  2.195580  2.231027  2.234163  2.305489  2.361392  2.423544  2.443231  2.582160  2.262795  2.254745 
dram[7]:  2.425373  2.466340  2.533160  2.569106  2.174065  2.250000  2.156431  2.226682  2.212329  2.204105  2.374563  2.436364  2.497096  2.606658  2.221580  2.269652 
dram[8]:  2.442261  2.534615  2.428944  2.496715  2.254060  2.284472  2.206974  2.203807  2.300606  2.219370  2.382353  2.341019  2.817773  2.517442  2.245226  2.240318 
dram[9]:  2.523684  2.507078  2.463847  2.654135  2.149028  2.293827  2.230680  2.173963  2.225844  2.275618  2.334112  2.450830  2.436242  2.488839  2.280280  2.337866 
dram[10]:  2.462500  2.393023  2.634670  2.589888  2.247002  2.290162  2.198638  2.138568  2.255079  2.297590  2.367347  2.381068  2.455866  2.430108  2.252495  2.219439 
average row locality = 353712/150558 = 2.349340
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1482      1469      1405      1399      1442      1467      1437      1425      1381      1390      1423      1434      1621      1611      1587      1631 
dram[1]:      1512      1498      1407      1385      1421      1430      1399      1413      1397      1378      1416      1465      1539      1564      1582      1617 
dram[2]:      1507      1491      1391      1409      1455      1451      1425      1431      1380      1384      1416      1435      1559      1632      1612      1616 
dram[3]:      1520      1455      1427      1421      1446      1443      1392      1390      1408      1363      1459      1417      1607      1552      1605      1599 
dram[4]:      1514      1461      1405      1448      1431      1431      1425      1388      1402      1384      1459      1433      1592      1571      1593      1593 
dram[5]:      1488      1455      1391      1409      1436      1433      1439      1431      1427      1347      1443      1427      1575      1590      1607      1628 
dram[6]:      1540      1523      1448      1443      1406      1407      1467      1483      1426      1407      1498      1454      1588      1587      1612      1610 
dram[7]:      1452      1484      1435      1420      1417      1442      1393      1429      1405      1404      1449      1445      1565      1536      1631      1609 
dram[8]:      1480      1480      1406      1427      1436      1392      1436      1448      1400      1385      1443      1403      1566      1563      1603      1617 
dram[9]:      1461      1455      1373      1342      1453      1417      1451      1420      1377      1396      1443      1407      1573      1599      1619      1588 
dram[10]:      1477      1516      1403      1407      1412      1390      1458      1408      1422      1397      1437      1400      1572      1591      1598      1593 
total reads: 258936
bank skew: 1632/1342 = 1.22
chip skew: 23899/23374 = 1.02
number of total write accesses:
dram[0]:       513       498       476       415       519       500       489       469       537       526       551       553       639       647       643       648 
dram[1]:       521       515       450       440       460       492       448       459       530       531       511       591       608       609       620       631 
dram[2]:       516       515       430       455       500       519       462       462       551       503       557       546       577       675       644       674 
dram[3]:       531       487       455       495       518       531       423       469       552       494       564       548       646       603       648       655 
dram[4]:       506       505       481       479       504       468       493       473       563       523       597       565       630       616       610       629 
dram[5]:       514       506       449       492       487       483       496       468       572       521       559       576       621       616       648       631 
dram[6]:       548       488       484       499       490       508       520       516       549       525       606       543       650       613       687       647 
dram[7]:       498       531       513       476       444       484       468       457       533       529       586       565       585       578       675       672 
dram[8]:       508       497       457       473       507       447       526       520       498       517       582       526       939       602       631       639 
dram[9]:       457       493       433       423       537       441       483       467       535       536       555       512       605       631       659       647 
dram[10]:       493       542       436       437       462       449       479       444       576       510       535       562       626       669       659       622 
total reads: 94776
bank skew: 939/415 = 2.26
chip skew: 8873/8414 = 1.05
average mf latency per bank:
dram[0]:      24240     24716     25462     26754     25689     27610     28870     28737     23788     24006     23251     22237     19803     21228     20877     20895
dram[1]:      24473     24637     25927     26934     26913     27081     27906     28914     25400     24399     23158     22011     20954     20692     21440     21651
dram[2]:      24471     25213     25059     25958     26603     26056     28700     27897     23879     24383     22473     22866     21146     21129     21353     21373
dram[3]:      24786     25233     26566     25047     25593     26870     27780     29427     22891     24771     22409     22495     20066     21570     21204     20805
dram[4]:      24014     25311     25243     25698     27537     28028     27101     27774     24326     24444     22372     22219     20974     20877     22239     21774
dram[5]:      25340     24539     26419     24443     26395     27255     27664     27757     23686     23306     22197     22606     19873     21650     21445     21753
dram[6]:      23812     24295     26059     24533     27699     26540     27150     27703     24606     24791     21892     23208     19713     20586     20687     20855
dram[7]:      24029     24745     24567     25241     26592     26499     27623     27984     24573     23930     22547     22279     21535     21315     20397     20308
dram[8]:      24853     24915     25751     25535     27111     28313     27058     27850     24848     24861     22350     23596     21647     22039     21031     21148
dram[9]:      25956     25356     25933     25997     25829     27080     27293     28612     24387     23947     22753     23036     20370     21245     20929     20779
dram[10]:      23871     23610     25477     25936     27873     28707     28412     27451     23340     25123     22973     21676     20717     19889     21227     21265
maximum mf latency per bank:
dram[0]:     260590    260759    260677    260648    260782    260812    260816    280891    259595    260694    244710    244700    340765    244759    347174    260543
dram[1]:     272568    260549    260607    260552    260686    260608    260852    336944    260644    260809    244904    244561    244483    244755    260578    260659
dram[2]:     260690    260741    260599    260707    260735    260618    260859    259536    260566    256486    244617    257762    244676    244849    260613    260537
dram[3]:     260751    260790    260656    244648    260605    274022    259624    260663    260683    256504    244603    244667    244723    244759    260672    347177
dram[4]:     260689    421602    421606    260549    309010    260728    260590    260642    260644    260750    244703    244746    244615    244745    260704    260512
dram[5]:     355874    272599    421602    260621    274031    260744    260672    260613    256805    256465    257771    244756    244753    244591    260668    260738
dram[6]:     272580    260745    260709    260529    260602    260752    260618    276634    256571    260604    244691    244762    347171    244591    260559    260627
dram[7]:     260623    260616    260546    260661    308988    260752    260470    280891    260619    259662    257770    253552    244679    244848    260595    260596
dram[8]:     260770    266788    260767    260800    260738    260864    260871    260884    260422    260833    244887    244817    244758    244829    260602    260622
dram[9]:     272591    260803    260733    244916    260572    260633    260840    260589    256469    260456    244824    244913    244812    244791    260669    260574
dram[10]:     244854    260593    260609    260723    260799    260824    260610    260670    260819    260510    244834    244878    244739    244741    260758    260779
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11381170 n_act=13749 n_pre=13733 n_req=32227 n_rd=94416 n_write=21262 bw_util=0.02008
n_activity=524577 dram_eff=0.441
bk0: 5928a 11427299i bk1: 5876a 11428370i bk2: 5620a 11428122i bk3: 5596a 11430829i bk4: 5768a 11428524i bk5: 5868a 11424325i bk6: 5748a 11430311i bk7: 5700a 11436191i bk8: 5524a 11431578i bk9: 5560a 11429079i bk10: 5692a 11431813i bk11: 5736a 11423434i bk12: 6484a 11422701i bk13: 6444a 11419671i bk14: 6348a 11417940i bk15: 6524a 11415407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11382721 n_act=13550 n_pre=13534 n_req=31839 n_rd=93692 n_write=20833 bw_util=0.01988
n_activity=514368 dram_eff=0.4453
bk0: 6048a 11426150i bk1: 5992a 11426423i bk2: 5628a 11433308i bk3: 5540a 11431487i bk4: 5684a 11429464i bk5: 5720a 11431705i bk6: 5596a 11433750i bk7: 5652a 11430642i bk8: 5588a 11431380i bk9: 5512a 11426134i bk10: 5664a 11434125i bk11: 5860a 11423290i bk12: 6156a 11426086i bk13: 6256a 11424667i bk14: 6328a 11419544i bk15: 6468a 11419067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11381376 n_act=13711 n_pre=13695 n_req=32180 n_rd=94376 n_write=21172 bw_util=0.02005
n_activity=525165 dram_eff=0.44
bk0: 6028a 11426426i bk1: 5964a 11424661i bk2: 5564a 11432127i bk3: 5636a 11431472i bk4: 5820a 11428676i bk5: 5804a 11430406i bk6: 5700a 11439596i bk7: 5724a 11438631i bk8: 5520a 11432380i bk9: 5536a 11435096i bk10: 5664a 11430175i bk11: 5740a 11427872i bk12: 6236a 11427324i bk13: 6528a 11421529i bk14: 6448a 11419159i bk15: 6464a 11417567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362428
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11381496 n_act=13812 n_pre=13796 n_req=32123 n_rd=94016 n_write=21210 bw_util=0.02
n_activity=524868 dram_eff=0.4391
bk0: 6080a 11426001i bk1: 5820a 11429885i bk2: 5708a 11431847i bk3: 5684a 11428252i bk4: 5784a 11427104i bk5: 5772a 11430377i bk6: 5568a 11436559i bk7: 5560a 11433676i bk8: 5632a 11425466i bk9: 5452a 11430714i bk10: 5836a 11427828i bk11: 5668a 11427648i bk12: 6428a 11422646i bk13: 6208a 11424875i bk14: 6420a 11418533i bk15: 6396a 11415367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11381640 n_act=13648 n_pre=13632 n_req=32172 n_rd=94120 n_write=21290 bw_util=0.02003
n_activity=519016 dram_eff=0.4447
bk0: 6056a 11427725i bk1: 5844a 11426946i bk2: 5620a 11431501i bk3: 5792a 11430670i bk4: 5724a 11431592i bk5: 5724a 11425714i bk6: 5700a 11432384i bk7: 5552a 11432803i bk8: 5608a 11425989i bk9: 5536a 11427182i bk10: 5836a 11425798i bk11: 5732a 11427371i bk12: 6368a 11427532i bk13: 6284a 11422448i bk14: 6372a 11416013i bk15: 6372a 11419565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370474
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11381776 n_act=13576 n_pre=13560 n_req=32165 n_rd=94104 n_write=21314 bw_util=0.02003
n_activity=519717 dram_eff=0.4442
bk0: 5952a 11429049i bk1: 5820a 11428966i bk2: 5564a 11433533i bk3: 5636a 11433013i bk4: 5744a 11428866i bk5: 5732a 11427154i bk6: 5756a 11432606i bk7: 5724a 11434315i bk8: 5708a 11426789i bk9: 5388a 11429043i bk10: 5772a 11427600i bk11: 5708a 11425484i bk12: 6300a 11428344i bk13: 6360a 11423098i bk14: 6428a 11419280i bk15: 6512a 11414325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364048
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11378871 n_act=13985 n_pre=13969 n_req=32772 n_rd=95596 n_write=21909 bw_util=0.02039
n_activity=526335 dram_eff=0.4465
bk0: 6160a 11423829i bk1: 6092a 11424918i bk2: 5792a 11428225i bk3: 5772a 11424386i bk4: 5624a 11424625i bk5: 5628a 11421281i bk6: 5868a 11431242i bk7: 5932a 11430580i bk8: 5704a 11433533i bk9: 5628a 11434900i bk10: 5992a 11421064i bk11: 5816a 11426000i bk12: 6352a 11422107i bk13: 6348a 11422716i bk14: 6448a 11413972i bk15: 6440a 11417393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371566
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11381631 n_act=13700 n_pre=13684 n_req=32110 n_rd=94064 n_write=21251 bw_util=0.02001
n_activity=521711 dram_eff=0.4421
bk0: 5808a 11429587i bk1: 5936a 11427736i bk2: 5740a 11430988i bk3: 5680a 11428609i bk4: 5668a 11430580i bk5: 5768a 11423462i bk6: 5572a 11439270i bk7: 5716a 11435022i bk8: 5620a 11428169i bk9: 5616a 11425389i bk10: 5796a 11428639i bk11: 5780a 11426377i bk12: 6260a 11427644i bk13: 6144a 11427433i bk14: 6524a 11417651i bk15: 6436a 11416293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354682
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11381731 n_act=13678 n_pre=13662 n_req=32354 n_rd=93940 n_write=21319 bw_util=0.02
n_activity=520251 dram_eff=0.4431
bk0: 5920a 11427352i bk1: 5920a 11430799i bk2: 5624a 11428932i bk3: 5708a 11431159i bk4: 5744a 11428814i bk5: 5568a 11428771i bk6: 5744a 11433345i bk7: 5792a 11433381i bk8: 5600a 11433385i bk9: 5540a 11431741i bk10: 5772a 11426150i bk11: 5612a 11431455i bk12: 6264a 11430268i bk13: 6252a 11427677i bk14: 6412a 11418478i bk15: 6468a 11416622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35418
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11383149 n_act=13498 n_pre=13482 n_req=31788 n_rd=93496 n_write=20705 bw_util=0.01982
n_activity=517115 dram_eff=0.4417
bk0: 5844a 11432099i bk1: 5820a 11429091i bk2: 5492a 11432676i bk3: 5368a 11434892i bk4: 5812a 11427804i bk5: 5668a 11430757i bk6: 5804a 11437152i bk7: 5680a 11433347i bk8: 5508a 11435615i bk9: 5584a 11432186i bk10: 5772a 11427318i bk11: 5628a 11432310i bk12: 6292a 11422855i bk13: 6396a 11419950i bk14: 6476a 11417413i bk15: 6352a 11416858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360997
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11524330 n_nop=11382230 n_act=13652 n_pre=13636 n_req=31982 n_rd=93924 n_write=20888 bw_util=0.01993
n_activity=517952 dram_eff=0.4433
bk0: 5908a 11429644i bk1: 6064a 11427497i bk2: 5612a 11433287i bk3: 5628a 11430822i bk4: 5648a 11432741i bk5: 5560a 11431910i bk6: 5832a 11433600i bk7: 5632a 11439369i bk8: 5688a 11430004i bk9: 5588a 11433645i bk10: 5748a 11434383i bk11: 5600a 11430031i bk12: 6288a 11422967i bk13: 6364a 11417018i bk14: 6392a 11416728i bk15: 6372a 11418924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358974

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11778, Miss_rate = 0.056, Pending_hits = 1616, Reservation_fails = 11
L2_cache_bank[1]: Access = 211439, Miss = 11826, Miss_rate = 0.056, Pending_hits = 1582, Reservation_fails = 7
L2_cache_bank[2]: Access = 210583, Miss = 11673, Miss_rate = 0.055, Pending_hits = 1602, Reservation_fails = 8
L2_cache_bank[3]: Access = 211052, Miss = 11750, Miss_rate = 0.056, Pending_hits = 1577, Reservation_fails = 16
L2_cache_bank[4]: Access = 210660, Miss = 11745, Miss_rate = 0.056, Pending_hits = 1574, Reservation_fails = 8
L2_cache_bank[5]: Access = 211508, Miss = 11849, Miss_rate = 0.056, Pending_hits = 1604, Reservation_fails = 8
L2_cache_bank[6]: Access = 211812, Miss = 11864, Miss_rate = 0.056, Pending_hits = 1600, Reservation_fails = 15
L2_cache_bank[7]: Access = 210419, Miss = 11640, Miss_rate = 0.055, Pending_hits = 1524, Reservation_fails = 11
L2_cache_bank[8]: Access = 211444, Miss = 11821, Miss_rate = 0.056, Pending_hits = 1659, Reservation_fails = 14
L2_cache_bank[9]: Access = 211073, Miss = 11709, Miss_rate = 0.055, Pending_hits = 1561, Reservation_fails = 6
L2_cache_bank[10]: Access = 211384, Miss = 11806, Miss_rate = 0.056, Pending_hits = 1583, Reservation_fails = 11
L2_cache_bank[11]: Access = 211175, Miss = 11720, Miss_rate = 0.055, Pending_hits = 1593, Reservation_fails = 9
L2_cache_bank[12]: Access = 211585, Miss = 11985, Miss_rate = 0.057, Pending_hits = 1647, Reservation_fails = 7
L2_cache_bank[13]: Access = 211988, Miss = 11914, Miss_rate = 0.056, Pending_hits = 1580, Reservation_fails = 12
L2_cache_bank[14]: Access = 211059, Miss = 11747, Miss_rate = 0.056, Pending_hits = 1531, Reservation_fails = 12
L2_cache_bank[15]: Access = 211734, Miss = 11769, Miss_rate = 0.056, Pending_hits = 1548, Reservation_fails = 23
L2_cache_bank[16]: Access = 245750, Miss = 11770, Miss_rate = 0.048, Pending_hits = 1867, Reservation_fails = 10
L2_cache_bank[17]: Access = 210842, Miss = 11715, Miss_rate = 0.056, Pending_hits = 1520, Reservation_fails = 10
L2_cache_bank[18]: Access = 209670, Miss = 11750, Miss_rate = 0.056, Pending_hits = 1547, Reservation_fails = 17
L2_cache_bank[19]: Access = 209380, Miss = 11624, Miss_rate = 0.056, Pending_hits = 1522, Reservation_fails = 11
L2_cache_bank[20]: Access = 209183, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1588, Reservation_fails = 17
L2_cache_bank[21]: Access = 210121, Miss = 11702, Miss_rate = 0.056, Pending_hits = 1520, Reservation_fails = 8
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 258936
L2_total_cache_miss_rate = 0.0554
L2_total_cache_pending_hits = 34945
L2_total_cache_reservation_fails = 251
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3258161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1121833
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 251
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.9896
	minimum = 6
	maximum = 52
Network latency average = 8.83631
	minimum = 6
	maximum = 35
Slowest packet = 9337604
Flit latency average = 8.62036
	minimum = 6
	maximum = 34
Slowest flit = 16082487
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0512771
	minimum = 0.0451836 (at node 0)
	maximum = 0.0583621 (at node 28)
Accepted packet rate average = 0.0512771
	minimum = 0.0451836 (at node 0)
	maximum = 0.0583621 (at node 28)
Injected flit rate average = 0.0769156
	minimum = 0.0451836 (at node 0)
	maximum = 0.116724 (at node 28)
Accepted flit rate average= 0.0769156
	minimum = 0.0577345 (at node 45)
	maximum = 0.0953875 (at node 9)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2578 (22 samples)
	minimum = 6 (22 samples)
	maximum = 421.318 (22 samples)
Network latency average = 20.0491 (22 samples)
	minimum = 6 (22 samples)
	maximum = 314.136 (22 samples)
Flit latency average = 20.7163 (22 samples)
	minimum = 6 (22 samples)
	maximum = 313.364 (22 samples)
Fragmentation average = 0.00578796 (22 samples)
	minimum = 0 (22 samples)
	maximum = 101.682 (22 samples)
Injected packet rate average = 0.0312498 (22 samples)
	minimum = 0.0252911 (22 samples)
	maximum = 0.0989854 (22 samples)
Accepted packet rate average = 0.0312498 (22 samples)
	minimum = 0.0252911 (22 samples)
	maximum = 0.0989854 (22 samples)
Injected flit rate average = 0.0479749 (22 samples)
	minimum = 0.0321305 (22 samples)
	maximum = 0.124418 (22 samples)
Accepted flit rate average = 0.0479749 (22 samples)
	minimum = 0.0346538 (22 samples)
	maximum = 0.184806 (22 samples)
Injected packet size average = 1.53521 (22 samples)
Accepted packet size average = 1.53521 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 28 sec (7888 sec)
gpgpu_simulation_rate = 17148 (inst/sec)
gpgpu_simulation_rate = 1413 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 165108 Tlb_hit: 158366 Tlb_miss: 6742 Tlb_hit_rate: 0.959166
Shader1: Tlb_access: 168520 Tlb_hit: 162114 Tlb_miss: 6406 Tlb_hit_rate: 0.961987
Shader2: Tlb_access: 167821 Tlb_hit: 161157 Tlb_miss: 6664 Tlb_hit_rate: 0.960291
Shader3: Tlb_access: 160546 Tlb_hit: 153952 Tlb_miss: 6594 Tlb_hit_rate: 0.958928
Shader4: Tlb_access: 165285 Tlb_hit: 158508 Tlb_miss: 6777 Tlb_hit_rate: 0.958998
Shader5: Tlb_access: 167303 Tlb_hit: 160506 Tlb_miss: 6797 Tlb_hit_rate: 0.959373
Shader6: Tlb_access: 166453 Tlb_hit: 159466 Tlb_miss: 6987 Tlb_hit_rate: 0.958024
Shader7: Tlb_access: 168607 Tlb_hit: 161810 Tlb_miss: 6797 Tlb_hit_rate: 0.959687
Shader8: Tlb_access: 166556 Tlb_hit: 159869 Tlb_miss: 6687 Tlb_hit_rate: 0.959851
Shader9: Tlb_access: 167491 Tlb_hit: 160362 Tlb_miss: 7129 Tlb_hit_rate: 0.957437
Shader10: Tlb_access: 162757 Tlb_hit: 156158 Tlb_miss: 6599 Tlb_hit_rate: 0.959455
Shader11: Tlb_access: 159759 Tlb_hit: 152863 Tlb_miss: 6896 Tlb_hit_rate: 0.956835
Shader12: Tlb_access: 158487 Tlb_hit: 151830 Tlb_miss: 6657 Tlb_hit_rate: 0.957997
Shader13: Tlb_access: 161276 Tlb_hit: 154784 Tlb_miss: 6492 Tlb_hit_rate: 0.959746
Shader14: Tlb_access: 164680 Tlb_hit: 158266 Tlb_miss: 6414 Tlb_hit_rate: 0.961052
Shader15: Tlb_access: 162575 Tlb_hit: 155770 Tlb_miss: 6805 Tlb_hit_rate: 0.958142
Shader16: Tlb_access: 163245 Tlb_hit: 156594 Tlb_miss: 6651 Tlb_hit_rate: 0.959258
Shader17: Tlb_access: 168736 Tlb_hit: 161952 Tlb_miss: 6784 Tlb_hit_rate: 0.959795
Shader18: Tlb_access: 167687 Tlb_hit: 160976 Tlb_miss: 6711 Tlb_hit_rate: 0.959979
Shader19: Tlb_access: 167478 Tlb_hit: 160634 Tlb_miss: 6844 Tlb_hit_rate: 0.959135
Shader20: Tlb_access: 166737 Tlb_hit: 159977 Tlb_miss: 6760 Tlb_hit_rate: 0.959457
Shader21: Tlb_access: 169413 Tlb_hit: 162252 Tlb_miss: 7161 Tlb_hit_rate: 0.957731
Shader22: Tlb_access: 164821 Tlb_hit: 158077 Tlb_miss: 6744 Tlb_hit_rate: 0.959083
Shader23: Tlb_access: 165361 Tlb_hit: 158668 Tlb_miss: 6693 Tlb_hit_rate: 0.959525
Shader24: Tlb_access: 167373 Tlb_hit: 160482 Tlb_miss: 6891 Tlb_hit_rate: 0.958829
Shader25: Tlb_access: 166870 Tlb_hit: 159970 Tlb_miss: 6900 Tlb_hit_rate: 0.958650
Shader26: Tlb_access: 167250 Tlb_hit: 160298 Tlb_miss: 6952 Tlb_hit_rate: 0.958434
Shader27: Tlb_access: 170976 Tlb_hit: 163951 Tlb_miss: 7025 Tlb_hit_rate: 0.958912
Tlb_tot_access: 4639171 Tlb_tot_hit: 4449612, Tlb_tot_miss: 189559, Tlb_tot_hit_rate: 0.959139
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 947 Tlb_invalidate: 720 Tlb_evict: 0 Tlb_page_evict: 720
Shader1: Tlb_validate: 922 Tlb_invalidate: 710 Tlb_evict: 0 Tlb_page_evict: 710
Shader2: Tlb_validate: 955 Tlb_invalidate: 725 Tlb_evict: 0 Tlb_page_evict: 725
Shader3: Tlb_validate: 934 Tlb_invalidate: 717 Tlb_evict: 0 Tlb_page_evict: 717
Shader4: Tlb_validate: 923 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader5: Tlb_validate: 943 Tlb_invalidate: 720 Tlb_evict: 0 Tlb_page_evict: 720
Shader6: Tlb_validate: 924 Tlb_invalidate: 708 Tlb_evict: 0 Tlb_page_evict: 708
Shader7: Tlb_validate: 930 Tlb_invalidate: 708 Tlb_evict: 0 Tlb_page_evict: 708
Shader8: Tlb_validate: 947 Tlb_invalidate: 714 Tlb_evict: 0 Tlb_page_evict: 714
Shader9: Tlb_validate: 955 Tlb_invalidate: 725 Tlb_evict: 0 Tlb_page_evict: 725
Shader10: Tlb_validate: 943 Tlb_invalidate: 714 Tlb_evict: 0 Tlb_page_evict: 714
Shader11: Tlb_validate: 932 Tlb_invalidate: 706 Tlb_evict: 0 Tlb_page_evict: 706
Shader12: Tlb_validate: 930 Tlb_invalidate: 707 Tlb_evict: 0 Tlb_page_evict: 707
Shader13: Tlb_validate: 920 Tlb_invalidate: 706 Tlb_evict: 0 Tlb_page_evict: 706
Shader14: Tlb_validate: 936 Tlb_invalidate: 713 Tlb_evict: 0 Tlb_page_evict: 713
Shader15: Tlb_validate: 942 Tlb_invalidate: 715 Tlb_evict: 0 Tlb_page_evict: 715
Shader16: Tlb_validate: 942 Tlb_invalidate: 717 Tlb_evict: 0 Tlb_page_evict: 717
Shader17: Tlb_validate: 922 Tlb_invalidate: 710 Tlb_evict: 0 Tlb_page_evict: 710
Shader18: Tlb_validate: 935 Tlb_invalidate: 720 Tlb_evict: 0 Tlb_page_evict: 720
Shader19: Tlb_validate: 927 Tlb_invalidate: 703 Tlb_evict: 0 Tlb_page_evict: 703
Shader20: Tlb_validate: 924 Tlb_invalidate: 704 Tlb_evict: 0 Tlb_page_evict: 704
Shader21: Tlb_validate: 938 Tlb_invalidate: 710 Tlb_evict: 0 Tlb_page_evict: 710
Shader22: Tlb_validate: 931 Tlb_invalidate: 717 Tlb_evict: 0 Tlb_page_evict: 717
Shader23: Tlb_validate: 924 Tlb_invalidate: 701 Tlb_evict: 0 Tlb_page_evict: 701
Shader24: Tlb_validate: 946 Tlb_invalidate: 708 Tlb_evict: 0 Tlb_page_evict: 708
Shader25: Tlb_validate: 933 Tlb_invalidate: 708 Tlb_evict: 0 Tlb_page_evict: 708
Shader26: Tlb_validate: 940 Tlb_invalidate: 711 Tlb_evict: 0 Tlb_page_evict: 711
Shader27: Tlb_validate: 952 Tlb_invalidate: 718 Tlb_evict: 0 Tlb_page_evict: 718
Tlb_tot_valiate: 26197 Tlb_invalidate: 19946, Tlb_tot_evict: 0, Tlb_tot_evict page: 19946
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787771 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788629 Trashed: 1 | Total 26
Shader1: Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787607 Trashed: 1 | Page: 787690 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788641 Trashed: 1 | Total 29
Shader2: Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788635 Trashed: 1 | Total 29
Shader3: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787611 Trashed: 2 | Page: 787695 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787780 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788238 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788638 Trashed: 1 | Total 32
Shader4: Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787717 Trashed: 1 | Page: 787718 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788251 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788641 Trashed: 1 | Total 34
Shader5: Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787532 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788644 Trashed: 1 | Total 29
Shader6: Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788647 Trashed: 1 | Total 26
Shader7: Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788650 Trashed: 1 | Total 26
Shader8: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788653 Trashed: 1 | Total 27
Shader9: Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787629 Trashed: 2 | Page: 787630 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787715 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788171 Trashed: 2 | Page: 788172 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788656 Trashed: 1 | Total 41
Shader10: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786977 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786984 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786991 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788659 Trashed: 1 | Total 28
Shader11: Page: 786967 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788662 Trashed: 1 | Total 25
Shader12: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788582 Trashed: 1 | Total 32
Shader13: Page: 786965 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788585 Trashed: 1 | Total 26
Shader14: Page: 786967 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786981 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787644 Trashed: 2 | Page: 787726 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788420 Trashed: 1 | Total 23
Shader15: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788591 Trashed: 1 | Total 29
Shader16: Page: 786971 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788594 Trashed: 1 | Total 27
Shader17: Page: 786968 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788177 Trashed: 2 | Page: 788207 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788513 Trashed: 1 | Total 25
Shader18: Page: 786967 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786978 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786985 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788432 Trashed: 2 | Page: 788516 Trashed: 1 | Total 25
Shader19: Page: 786971 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787661 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788525 Trashed: 1 | Total 22
Shader20: Page: 786966 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787493 Trashed: 2 | Page: 787578 Trashed: 1 | Page: 787579 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787664 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788438 Trashed: 2 | Total 30
Shader21: Page: 786965 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788525 Trashed: 1 | Total 30
Shader22: Page: 786966 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786982 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787585 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788528 Trashed: 1 | Total 29
Shader23: Page: 786965 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787587 Trashed: 2 | Page: 787588 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788531 Trashed: 1 | Total 26
Shader24: Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788534 Trashed: 1 | Total 28
Shader25: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787510 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787595 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788453 Trashed: 1 | Total 30
Shader26: Page: 786967 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786979 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786986 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788623 Trashed: 1 | Total 27
Shader27: Page: 786965 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786976 Trashed: 1 | Page: 786980 Trashed: 1 | Page: 786983 Trashed: 1 | Page: 786987 Trashed: 1 | Page: 786990 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788459 Trashed: 2 | Page: 788477 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788626 Trashed: 1 | Total 32
Tlb_tot_thrash: 793
========================================Page fault statistics==============================
Shader0: Page_table_access:6742 Page_hit: 4276 Page_miss: 2466 Page_hit_rate: 0.634233
Shader1: Page_table_access:6406 Page_hit: 3998 Page_miss: 2408 Page_hit_rate: 0.624102
Shader2: Page_table_access:6664 Page_hit: 4179 Page_miss: 2485 Page_hit_rate: 0.627101
Shader3: Page_table_access:6594 Page_hit: 4202 Page_miss: 2392 Page_hit_rate: 0.637246
Shader4: Page_table_access:6777 Page_hit: 4271 Page_miss: 2506 Page_hit_rate: 0.630220
Shader5: Page_table_access:6797 Page_hit: 4349 Page_miss: 2448 Page_hit_rate: 0.639841
Shader6: Page_table_access:6987 Page_hit: 4471 Page_miss: 2516 Page_hit_rate: 0.639903
Shader7: Page_table_access:6797 Page_hit: 4240 Page_miss: 2557 Page_hit_rate: 0.623805
Shader8: Page_table_access:6687 Page_hit: 4319 Page_miss: 2368 Page_hit_rate: 0.645880
Shader9: Page_table_access:7129 Page_hit: 4714 Page_miss: 2415 Page_hit_rate: 0.661243
Shader10: Page_table_access:6599 Page_hit: 4168 Page_miss: 2431 Page_hit_rate: 0.631611
Shader11: Page_table_access:6896 Page_hit: 4452 Page_miss: 2444 Page_hit_rate: 0.645592
Shader12: Page_table_access:6657 Page_hit: 4123 Page_miss: 2534 Page_hit_rate: 0.619348
Shader13: Page_table_access:6492 Page_hit: 4035 Page_miss: 2457 Page_hit_rate: 0.621534
Shader14: Page_table_access:6414 Page_hit: 3975 Page_miss: 2439 Page_hit_rate: 0.619738
Shader15: Page_table_access:6805 Page_hit: 4321 Page_miss: 2484 Page_hit_rate: 0.634974
Shader16: Page_table_access:6651 Page_hit: 4064 Page_miss: 2587 Page_hit_rate: 0.611036
Shader17: Page_table_access:6784 Page_hit: 4276 Page_miss: 2508 Page_hit_rate: 0.630307
Shader18: Page_table_access:6711 Page_hit: 4429 Page_miss: 2282 Page_hit_rate: 0.659961
Shader19: Page_table_access:6844 Page_hit: 4592 Page_miss: 2252 Page_hit_rate: 0.670953
Shader20: Page_table_access:6760 Page_hit: 4368 Page_miss: 2392 Page_hit_rate: 0.646154
Shader21: Page_table_access:7161 Page_hit: 4756 Page_miss: 2405 Page_hit_rate: 0.664153
Shader22: Page_table_access:6744 Page_hit: 4246 Page_miss: 2498 Page_hit_rate: 0.629597
Shader23: Page_table_access:6693 Page_hit: 4264 Page_miss: 2429 Page_hit_rate: 0.637084
Shader24: Page_table_access:6891 Page_hit: 4405 Page_miss: 2486 Page_hit_rate: 0.639240
Shader25: Page_table_access:6900 Page_hit: 4367 Page_miss: 2533 Page_hit_rate: 0.632899
Shader26: Page_table_access:6952 Page_hit: 4508 Page_miss: 2444 Page_hit_rate: 0.648447
Shader27: Page_table_access:7025 Page_hit: 4438 Page_miss: 2587 Page_hit_rate: 0.631744
Page_table_tot_access: 189559 Page_tot_hit: 120806, Page_tot_miss 68753, Page_tot_hit_rate: 0.637300 Page_tot_fault: 138 Page_tot_pending: 68473
Total_memory_access_page_fault: 138, Average_latency: 7610576.000000
========================================Page thrashing statistics==============================
Page_validate: 8240 Page_evict_dirty: 64 Page_evict_not_dirty: 6656
Page: 786944 Thrashed: 1
Page: 786945 Thrashed: 1
Page: 786946 Thrashed: 1
Page: 786947 Thrashed: 1
Page: 786948 Thrashed: 1
Page: 786949 Thrashed: 1
Page: 786950 Thrashed: 1
Page: 786951 Thrashed: 1
Page: 786952 Thrashed: 1
Page: 786953 Thrashed: 1
Page: 786954 Thrashed: 1
Page: 786955 Thrashed: 1
Page: 786956 Thrashed: 1
Page: 786957 Thrashed: 1
Page: 786958 Thrashed: 1
Page: 786959 Thrashed: 1
Page: 786960 Thrashed: 1
Page: 786961 Thrashed: 1
Page: 786962 Thrashed: 1
Page: 786963 Thrashed: 1
Page: 786964 Thrashed: 1
Page: 786965 Thrashed: 1
Page: 786966 Thrashed: 1
Page: 786967 Thrashed: 1
Page: 786968 Thrashed: 1
Page: 786969 Thrashed: 1
Page: 786970 Thrashed: 1
Page: 786971 Thrashed: 1
Page: 786972 Thrashed: 1
Page: 786973 Thrashed: 1
Page: 786974 Thrashed: 1
Page: 786975 Thrashed: 1
Page: 786976 Thrashed: 1
Page: 786977 Thrashed: 1
Page: 786978 Thrashed: 1
Page: 786979 Thrashed: 1
Page: 786980 Thrashed: 1
Page: 786981 Thrashed: 1
Page: 786982 Thrashed: 1
Page: 786983 Thrashed: 1
Page: 786984 Thrashed: 1
Page: 786985 Thrashed: 1
Page: 786986 Thrashed: 1
Page: 786987 Thrashed: 1
Page: 786988 Thrashed: 1
Page: 786989 Thrashed: 1
Page: 786990 Thrashed: 1
Page: 786991 Thrashed: 1
Page: 786992 Thrashed: 1
Page: 786993 Thrashed: 1
Page: 786994 Thrashed: 1
Page: 786995 Thrashed: 1
Page: 786996 Thrashed: 1
Page: 786997 Thrashed: 1
Page: 786998 Thrashed: 1
Page: 786999 Thrashed: 1
Page: 787000 Thrashed: 1
Page: 787001 Thrashed: 1
Page: 787002 Thrashed: 1
Page: 787003 Thrashed: 1
Page: 787004 Thrashed: 1
Page: 787005 Thrashed: 1
Page: 787006 Thrashed: 1
Page: 787007 Thrashed: 1
Page: 787136 Thrashed: 5
Page: 787137 Thrashed: 5
Page: 787138 Thrashed: 5
Page: 787139 Thrashed: 5
Page: 787140 Thrashed: 5
Page: 787141 Thrashed: 5
Page: 787142 Thrashed: 5
Page: 787143 Thrashed: 5
Page: 787144 Thrashed: 5
Page: 787145 Thrashed: 5
Page: 787146 Thrashed: 5
Page: 787147 Thrashed: 5
Page: 787148 Thrashed: 5
Page: 787149 Thrashed: 5
Page: 787150 Thrashed: 5
Page: 787151 Thrashed: 5
Page: 787152 Thrashed: 5
Page: 787153 Thrashed: 5
Page: 787154 Thrashed: 5
Page: 787155 Thrashed: 5
Page: 787156 Thrashed: 5
Page: 787157 Thrashed: 5
Page: 787158 Thrashed: 5
Page: 787159 Thrashed: 5
Page: 787160 Thrashed: 5
Page: 787161 Thrashed: 5
Page: 787162 Thrashed: 5
Page: 787163 Thrashed: 5
Page: 787164 Thrashed: 5
Page: 787165 Thrashed: 5
Page: 787166 Thrashed: 5
Page: 787167 Thrashed: 5
Page: 787168 Thrashed: 5
Page: 787169 Thrashed: 5
Page: 787170 Thrashed: 5
Page: 787171 Thrashed: 5
Page: 787172 Thrashed: 5
Page: 787173 Thrashed: 5
Page: 787174 Thrashed: 5
Page: 787175 Thrashed: 5
Page: 787176 Thrashed: 5
Page: 787177 Thrashed: 5
Page: 787178 Thrashed: 5
Page: 787179 Thrashed: 5
Page: 787180 Thrashed: 5
Page: 787181 Thrashed: 5
Page: 787182 Thrashed: 5
Page: 787183 Thrashed: 5
Page: 787184 Thrashed: 5
Page: 787185 Thrashed: 5
Page: 787186 Thrashed: 5
Page: 787187 Thrashed: 5
Page: 787188 Thrashed: 5
Page: 787189 Thrashed: 5
Page: 787190 Thrashed: 5
Page: 787191 Thrashed: 5
Page: 787192 Thrashed: 5
Page: 787193 Thrashed: 5
Page: 787194 Thrashed: 5
Page: 787195 Thrashed: 5
Page: 787196 Thrashed: 5
Page: 787197 Thrashed: 5
Page: 787198 Thrashed: 5
Page: 787199 Thrashed: 5
Page: 787200 Thrashed: 5
Page: 787201 Thrashed: 5
Page: 787202 Thrashed: 5
Page: 787203 Thrashed: 5
Page: 787204 Thrashed: 5
Page: 787205 Thrashed: 5
Page: 787206 Thrashed: 5
Page: 787207 Thrashed: 5
Page: 787208 Thrashed: 5
Page: 787209 Thrashed: 5
Page: 787210 Thrashed: 5
Page: 787211 Thrashed: 5
Page: 787212 Thrashed: 5
Page: 787213 Thrashed: 5
Page: 787214 Thrashed: 5
Page: 787215 Thrashed: 5
Page: 787216 Thrashed: 5
Page: 787217 Thrashed: 5
Page: 787218 Thrashed: 5
Page: 787219 Thrashed: 5
Page: 787220 Thrashed: 5
Page: 787221 Thrashed: 5
Page: 787222 Thrashed: 5
Page: 787223 Thrashed: 5
Page: 787224 Thrashed: 5
Page: 787225 Thrashed: 5
Page: 787226 Thrashed: 5
Page: 787227 Thrashed: 5
Page: 787228 Thrashed: 5
Page: 787229 Thrashed: 5
Page: 787230 Thrashed: 5
Page: 787231 Thrashed: 5
Page: 787232 Thrashed: 5
Page: 787233 Thrashed: 5
Page: 787234 Thrashed: 5
Page: 787235 Thrashed: 5
Page: 787236 Thrashed: 5
Page: 787237 Thrashed: 5
Page: 787238 Thrashed: 5
Page: 787239 Thrashed: 5
Page: 787240 Thrashed: 5
Page: 787241 Thrashed: 5
Page: 787242 Thrashed: 5
Page: 787243 Thrashed: 5
Page: 787244 Thrashed: 5
Page: 787245 Thrashed: 5
Page: 787246 Thrashed: 5
Page: 787247 Thrashed: 5
Page: 787248 Thrashed: 5
Page: 787249 Thrashed: 5
Page: 787250 Thrashed: 5
Page: 787251 Thrashed: 5
Page: 787252 Thrashed: 5
Page: 787253 Thrashed: 5
Page: 787254 Thrashed: 5
Page: 787255 Thrashed: 5
Page: 787256 Thrashed: 5
Page: 787257 Thrashed: 5
Page: 787258 Thrashed: 5
Page: 787259 Thrashed: 5
Page: 787260 Thrashed: 5
Page: 787261 Thrashed: 5
Page: 787262 Thrashed: 5
Page: 787263 Thrashed: 5
Page: 787264 Thrashed: 5
Page: 787265 Thrashed: 5
Page: 787266 Thrashed: 5
Page: 787267 Thrashed: 5
Page: 787268 Thrashed: 5
Page: 787269 Thrashed: 5
Page: 787270 Thrashed: 5
Page: 787271 Thrashed: 5
Page: 787272 Thrashed: 5
Page: 787273 Thrashed: 5
Page: 787274 Thrashed: 5
Page: 787275 Thrashed: 5
Page: 787276 Thrashed: 5
Page: 787277 Thrashed: 5
Page: 787278 Thrashed: 5
Page: 787279 Thrashed: 5
Page: 787280 Thrashed: 5
Page: 787281 Thrashed: 5
Page: 787282 Thrashed: 5
Page: 787283 Thrashed: 5
Page: 787284 Thrashed: 5
Page: 787285 Thrashed: 5
Page: 787286 Thrashed: 5
Page: 787287 Thrashed: 5
Page: 787288 Thrashed: 5
Page: 787289 Thrashed: 5
Page: 787290 Thrashed: 5
Page: 787291 Thrashed: 5
Page: 787292 Thrashed: 5
Page: 787293 Thrashed: 5
Page: 787294 Thrashed: 5
Page: 787295 Thrashed: 5
Page: 787296 Thrashed: 6
Page: 787297 Thrashed: 6
Page: 787298 Thrashed: 6
Page: 787299 Thrashed: 6
Page: 787300 Thrashed: 6
Page: 787301 Thrashed: 6
Page: 787302 Thrashed: 6
Page: 787303 Thrashed: 6
Page: 787304 Thrashed: 6
Page: 787305 Thrashed: 6
Page: 787306 Thrashed: 6
Page: 787307 Thrashed: 6
Page: 787308 Thrashed: 6
Page: 787309 Thrashed: 6
Page: 787310 Thrashed: 6
Page: 787311 Thrashed: 6
Page: 787312 Thrashed: 5
Page: 787313 Thrashed: 5
Page: 787314 Thrashed: 5
Page: 787315 Thrashed: 5
Page: 787316 Thrashed: 5
Page: 787317 Thrashed: 5
Page: 787318 Thrashed: 5
Page: 787319 Thrashed: 5
Page: 787320 Thrashed: 5
Page: 787321 Thrashed: 5
Page: 787322 Thrashed: 5
Page: 787323 Thrashed: 5
Page: 787324 Thrashed: 5
Page: 787325 Thrashed: 5
Page: 787326 Thrashed: 5
Page: 787327 Thrashed: 5
Page: 787328 Thrashed: 6
Page: 787329 Thrashed: 6
Page: 787330 Thrashed: 6
Page: 787331 Thrashed: 6
Page: 787332 Thrashed: 6
Page: 787333 Thrashed: 6
Page: 787334 Thrashed: 6
Page: 787335 Thrashed: 6
Page: 787336 Thrashed: 6
Page: 787337 Thrashed: 6
Page: 787338 Thrashed: 6
Page: 787339 Thrashed: 6
Page: 787340 Thrashed: 6
Page: 787341 Thrashed: 6
Page: 787342 Thrashed: 6
Page: 787343 Thrashed: 6
Page: 787344 Thrashed: 5
Page: 787345 Thrashed: 5
Page: 787346 Thrashed: 5
Page: 787347 Thrashed: 5
Page: 787348 Thrashed: 5
Page: 787349 Thrashed: 5
Page: 787350 Thrashed: 5
Page: 787351 Thrashed: 5
Page: 787352 Thrashed: 5
Page: 787353 Thrashed: 5
Page: 787354 Thrashed: 5
Page: 787355 Thrashed: 5
Page: 787356 Thrashed: 5
Page: 787357 Thrashed: 5
Page: 787358 Thrashed: 5
Page: 787359 Thrashed: 5
Page: 787360 Thrashed: 5
Page: 787361 Thrashed: 5
Page: 787362 Thrashed: 5
Page: 787363 Thrashed: 5
Page: 787364 Thrashed: 5
Page: 787365 Thrashed: 5
Page: 787366 Thrashed: 5
Page: 787367 Thrashed: 5
Page: 787368 Thrashed: 5
Page: 787369 Thrashed: 5
Page: 787370 Thrashed: 5
Page: 787371 Thrashed: 5
Page: 787372 Thrashed: 5
Page: 787373 Thrashed: 5
Page: 787374 Thrashed: 5
Page: 787375 Thrashed: 5
Page: 787376 Thrashed: 5
Page: 787377 Thrashed: 5
Page: 787378 Thrashed: 5
Page: 787379 Thrashed: 5
Page: 787380 Thrashed: 5
Page: 787381 Thrashed: 5
Page: 787382 Thrashed: 5
Page: 787383 Thrashed: 5
Page: 787384 Thrashed: 5
Page: 787385 Thrashed: 5
Page: 787386 Thrashed: 5
Page: 787387 Thrashed: 5
Page: 787388 Thrashed: 5
Page: 787389 Thrashed: 5
Page: 787390 Thrashed: 5
Page: 787391 Thrashed: 5
Page: 787392 Thrashed: 5
Page: 787393 Thrashed: 5
Page: 787394 Thrashed: 5
Page: 787395 Thrashed: 5
Page: 787396 Thrashed: 5
Page: 787397 Thrashed: 5
Page: 787398 Thrashed: 5
Page: 787399 Thrashed: 5
Page: 787400 Thrashed: 5
Page: 787401 Thrashed: 5
Page: 787402 Thrashed: 5
Page: 787403 Thrashed: 5
Page: 787404 Thrashed: 5
Page: 787405 Thrashed: 5
Page: 787406 Thrashed: 5
Page: 787407 Thrashed: 5
Page: 787408 Thrashed: 5
Page: 787409 Thrashed: 5
Page: 787410 Thrashed: 5
Page: 787411 Thrashed: 5
Page: 787412 Thrashed: 5
Page: 787413 Thrashed: 5
Page: 787414 Thrashed: 5
Page: 787415 Thrashed: 5
Page: 787416 Thrashed: 5
Page: 787417 Thrashed: 5
Page: 787418 Thrashed: 5
Page: 787419 Thrashed: 5
Page: 787420 Thrashed: 5
Page: 787421 Thrashed: 5
Page: 787422 Thrashed: 5
Page: 787423 Thrashed: 5
Page: 787424 Thrashed: 5
Page: 787425 Thrashed: 5
Page: 787426 Thrashed: 5
Page: 787427 Thrashed: 5
Page: 787428 Thrashed: 5
Page: 787429 Thrashed: 5
Page: 787430 Thrashed: 5
Page: 787431 Thrashed: 5
Page: 787432 Thrashed: 5
Page: 787433 Thrashed: 5
Page: 787434 Thrashed: 5
Page: 787435 Thrashed: 5
Page: 787436 Thrashed: 5
Page: 787437 Thrashed: 5
Page: 787438 Thrashed: 5
Page: 787439 Thrashed: 5
Page: 787440 Thrashed: 5
Page: 787441 Thrashed: 5
Page: 787442 Thrashed: 5
Page: 787443 Thrashed: 5
Page: 787444 Thrashed: 5
Page: 787445 Thrashed: 5
Page: 787446 Thrashed: 5
Page: 787447 Thrashed: 5
Page: 787448 Thrashed: 5
Page: 787449 Thrashed: 5
Page: 787450 Thrashed: 5
Page: 787451 Thrashed: 5
Page: 787452 Thrashed: 5
Page: 787453 Thrashed: 5
Page: 787454 Thrashed: 5
Page: 787455 Thrashed: 5
Page: 787456 Thrashed: 5
Page: 787457 Thrashed: 5
Page: 787458 Thrashed: 5
Page: 787459 Thrashed: 5
Page: 787460 Thrashed: 5
Page: 787461 Thrashed: 5
Page: 787462 Thrashed: 5
Page: 787463 Thrashed: 5
Page: 787464 Thrashed: 5
Page: 787465 Thrashed: 5
Page: 787466 Thrashed: 5
Page: 787467 Thrashed: 5
Page: 787468 Thrashed: 5
Page: 787469 Thrashed: 5
Page: 787470 Thrashed: 5
Page: 787471 Thrashed: 5
Page: 787472 Thrashed: 5
Page: 787473 Thrashed: 5
Page: 787474 Thrashed: 5
Page: 787475 Thrashed: 5
Page: 787476 Thrashed: 5
Page: 787477 Thrashed: 5
Page: 787478 Thrashed: 5
Page: 787479 Thrashed: 5
Page: 787480 Thrashed: 5
Page: 787481 Thrashed: 5
Page: 787482 Thrashed: 5
Page: 787483 Thrashed: 5
Page: 787484 Thrashed: 5
Page: 787485 Thrashed: 5
Page: 787486 Thrashed: 5
Page: 787487 Thrashed: 5
Page: 787488 Thrashed: 5
Page: 787489 Thrashed: 5
Page: 787490 Thrashed: 5
Page: 787491 Thrashed: 5
Page: 787492 Thrashed: 5
Page: 787493 Thrashed: 5
Page: 787494 Thrashed: 5
Page: 787495 Thrashed: 5
Page: 787496 Thrashed: 5
Page: 787497 Thrashed: 5
Page: 787498 Thrashed: 5
Page: 787499 Thrashed: 5
Page: 787500 Thrashed: 5
Page: 787501 Thrashed: 5
Page: 787502 Thrashed: 5
Page: 787503 Thrashed: 5
Page: 787504 Thrashed: 5
Page: 787505 Thrashed: 5
Page: 787506 Thrashed: 5
Page: 787507 Thrashed: 5
Page: 787508 Thrashed: 5
Page: 787509 Thrashed: 5
Page: 787510 Thrashed: 5
Page: 787511 Thrashed: 5
Page: 787512 Thrashed: 5
Page: 787513 Thrashed: 5
Page: 787514 Thrashed: 5
Page: 787515 Thrashed: 5
Page: 787516 Thrashed: 5
Page: 787517 Thrashed: 5
Page: 787518 Thrashed: 5
Page: 787519 Thrashed: 5
Page: 787520 Thrashed: 5
Page: 787521 Thrashed: 5
Page: 787522 Thrashed: 5
Page: 787523 Thrashed: 5
Page: 787524 Thrashed: 5
Page: 787525 Thrashed: 5
Page: 787526 Thrashed: 5
Page: 787527 Thrashed: 5
Page: 787528 Thrashed: 5
Page: 787529 Thrashed: 5
Page: 787530 Thrashed: 5
Page: 787531 Thrashed: 5
Page: 787532 Thrashed: 5
Page: 787533 Thrashed: 5
Page: 787534 Thrashed: 5
Page: 787535 Thrashed: 5
Page: 787536 Thrashed: 5
Page: 787537 Thrashed: 5
Page: 787538 Thrashed: 5
Page: 787539 Thrashed: 5
Page: 787540 Thrashed: 5
Page: 787541 Thrashed: 5
Page: 787542 Thrashed: 5
Page: 787543 Thrashed: 5
Page: 787544 Thrashed: 5
Page: 787545 Thrashed: 5
Page: 787546 Thrashed: 5
Page: 787547 Thrashed: 5
Page: 787548 Thrashed: 5
Page: 787549 Thrashed: 5
Page: 787550 Thrashed: 5
Page: 787551 Thrashed: 5
Page: 787552 Thrashed: 5
Page: 787553 Thrashed: 5
Page: 787554 Thrashed: 5
Page: 787555 Thrashed: 5
Page: 787556 Thrashed: 5
Page: 787557 Thrashed: 5
Page: 787558 Thrashed: 5
Page: 787559 Thrashed: 5
Page: 787560 Thrashed: 5
Page: 787561 Thrashed: 5
Page: 787562 Thrashed: 5
Page: 787563 Thrashed: 5
Page: 787564 Thrashed: 5
Page: 787565 Thrashed: 5
Page: 787566 Thrashed: 5
Page: 787567 Thrashed: 5
Page: 787568 Thrashed: 5
Page: 787569 Thrashed: 5
Page: 787570 Thrashed: 5
Page: 787571 Thrashed: 5
Page: 787572 Thrashed: 5
Page: 787573 Thrashed: 5
Page: 787574 Thrashed: 5
Page: 787575 Thrashed: 5
Page: 787576 Thrashed: 5
Page: 787577 Thrashed: 5
Page: 787578 Thrashed: 5
Page: 787579 Thrashed: 5
Page: 787580 Thrashed: 5
Page: 787581 Thrashed: 5
Page: 787582 Thrashed: 5
Page: 787583 Thrashed: 5
Page: 787584 Thrashed: 5
Page: 787585 Thrashed: 5
Page: 787586 Thrashed: 5
Page: 787587 Thrashed: 5
Page: 787588 Thrashed: 5
Page: 787589 Thrashed: 5
Page: 787590 Thrashed: 5
Page: 787591 Thrashed: 5
Page: 787592 Thrashed: 5
Page: 787593 Thrashed: 5
Page: 787594 Thrashed: 5
Page: 787595 Thrashed: 5
Page: 787596 Thrashed: 5
Page: 787597 Thrashed: 5
Page: 787598 Thrashed: 5
Page: 787599 Thrashed: 5
Page: 787600 Thrashed: 5
Page: 787601 Thrashed: 5
Page: 787602 Thrashed: 5
Page: 787603 Thrashed: 5
Page: 787604 Thrashed: 5
Page: 787605 Thrashed: 5
Page: 787606 Thrashed: 5
Page: 787607 Thrashed: 5
Page: 787608 Thrashed: 5
Page: 787609 Thrashed: 5
Page: 787610 Thrashed: 5
Page: 787611 Thrashed: 5
Page: 787612 Thrashed: 5
Page: 787613 Thrashed: 5
Page: 787614 Thrashed: 5
Page: 787615 Thrashed: 5
Page: 787616 Thrashed: 5
Page: 787617 Thrashed: 5
Page: 787618 Thrashed: 5
Page: 787619 Thrashed: 5
Page: 787620 Thrashed: 5
Page: 787621 Thrashed: 5
Page: 787622 Thrashed: 5
Page: 787623 Thrashed: 5
Page: 787624 Thrashed: 5
Page: 787625 Thrashed: 5
Page: 787626 Thrashed: 5
Page: 787627 Thrashed: 5
Page: 787628 Thrashed: 5
Page: 787629 Thrashed: 5
Page: 787630 Thrashed: 5
Page: 787631 Thrashed: 5
Page: 787632 Thrashed: 5
Page: 787633 Thrashed: 5
Page: 787634 Thrashed: 5
Page: 787635 Thrashed: 5
Page: 787636 Thrashed: 5
Page: 787637 Thrashed: 5
Page: 787638 Thrashed: 5
Page: 787639 Thrashed: 5
Page: 787640 Thrashed: 5
Page: 787641 Thrashed: 5
Page: 787642 Thrashed: 5
Page: 787643 Thrashed: 5
Page: 787644 Thrashed: 5
Page: 787645 Thrashed: 5
Page: 787646 Thrashed: 5
Page: 787647 Thrashed: 5
Page: 787648 Thrashed: 1
Page: 787649 Thrashed: 1
Page: 787650 Thrashed: 1
Page: 787651 Thrashed: 1
Page: 787652 Thrashed: 1
Page: 787653 Thrashed: 1
Page: 787654 Thrashed: 1
Page: 787655 Thrashed: 1
Page: 787656 Thrashed: 1
Page: 787657 Thrashed: 1
Page: 787658 Thrashed: 1
Page: 787659 Thrashed: 1
Page: 787660 Thrashed: 1
Page: 787661 Thrashed: 1
Page: 787662 Thrashed: 1
Page: 787663 Thrashed: 1
Page: 787664 Thrashed: 1
Page: 787665 Thrashed: 1
Page: 787666 Thrashed: 1
Page: 787667 Thrashed: 1
Page: 787668 Thrashed: 1
Page: 787669 Thrashed: 1
Page: 787670 Thrashed: 1
Page: 787671 Thrashed: 1
Page: 787672 Thrashed: 1
Page: 787673 Thrashed: 1
Page: 787674 Thrashed: 1
Page: 787675 Thrashed: 1
Page: 787676 Thrashed: 1
Page: 787677 Thrashed: 1
Page: 787678 Thrashed: 1
Page: 787679 Thrashed: 1
Page: 787680 Thrashed: 1
Page: 787681 Thrashed: 1
Page: 787682 Thrashed: 1
Page: 787683 Thrashed: 1
Page: 787684 Thrashed: 1
Page: 787685 Thrashed: 1
Page: 787686 Thrashed: 1
Page: 787687 Thrashed: 1
Page: 787688 Thrashed: 1
Page: 787689 Thrashed: 1
Page: 787690 Thrashed: 1
Page: 787691 Thrashed: 1
Page: 787692 Thrashed: 1
Page: 787693 Thrashed: 1
Page: 787694 Thrashed: 1
Page: 787695 Thrashed: 1
Page: 787696 Thrashed: 1
Page: 787697 Thrashed: 1
Page: 787698 Thrashed: 1
Page: 787699 Thrashed: 1
Page: 787700 Thrashed: 1
Page: 787701 Thrashed: 1
Page: 787702 Thrashed: 1
Page: 787703 Thrashed: 1
Page: 787704 Thrashed: 1
Page: 787705 Thrashed: 1
Page: 787706 Thrashed: 1
Page: 787707 Thrashed: 1
Page: 787708 Thrashed: 1
Page: 787709 Thrashed: 1
Page: 787710 Thrashed: 1
Page: 787711 Thrashed: 1
Page: 787712 Thrashed: 1
Page: 787713 Thrashed: 1
Page: 787714 Thrashed: 1
Page: 787715 Thrashed: 1
Page: 787716 Thrashed: 1
Page: 787717 Thrashed: 1
Page: 787718 Thrashed: 1
Page: 787719 Thrashed: 1
Page: 787720 Thrashed: 1
Page: 787721 Thrashed: 1
Page: 787722 Thrashed: 1
Page: 787723 Thrashed: 1
Page: 787724 Thrashed: 1
Page: 787725 Thrashed: 1
Page: 787726 Thrashed: 1
Page: 787727 Thrashed: 1
Page: 787728 Thrashed: 1
Page: 787729 Thrashed: 1
Page: 787730 Thrashed: 1
Page: 787731 Thrashed: 1
Page: 787732 Thrashed: 1
Page: 787733 Thrashed: 1
Page: 787734 Thrashed: 1
Page: 787735 Thrashed: 1
Page: 787736 Thrashed: 1
Page: 787737 Thrashed: 1
Page: 787738 Thrashed: 1
Page: 787739 Thrashed: 1
Page: 787740 Thrashed: 1
Page: 787741 Thrashed: 1
Page: 787742 Thrashed: 1
Page: 787743 Thrashed: 1
Page: 787744 Thrashed: 1
Page: 787745 Thrashed: 1
Page: 787746 Thrashed: 1
Page: 787747 Thrashed: 1
Page: 787748 Thrashed: 1
Page: 787749 Thrashed: 1
Page: 787750 Thrashed: 1
Page: 787751 Thrashed: 1
Page: 787752 Thrashed: 1
Page: 787753 Thrashed: 1
Page: 787754 Thrashed: 1
Page: 787755 Thrashed: 1
Page: 787756 Thrashed: 1
Page: 787757 Thrashed: 1
Page: 787758 Thrashed: 1
Page: 787759 Thrashed: 1
Page: 787760 Thrashed: 1
Page: 787761 Thrashed: 1
Page: 787762 Thrashed: 1
Page: 787763 Thrashed: 1
Page: 787764 Thrashed: 1
Page: 787765 Thrashed: 1
Page: 787766 Thrashed: 1
Page: 787767 Thrashed: 1
Page: 787768 Thrashed: 1
Page: 787769 Thrashed: 1
Page: 787770 Thrashed: 1
Page: 787771 Thrashed: 1
Page: 787772 Thrashed: 1
Page: 787773 Thrashed: 1
Page: 787774 Thrashed: 1
Page: 787775 Thrashed: 1
Page: 787776 Thrashed: 1
Page: 787777 Thrashed: 1
Page: 787778 Thrashed: 1
Page: 787779 Thrashed: 1
Page: 787780 Thrashed: 1
Page: 787781 Thrashed: 1
Page: 787782 Thrashed: 1
Page: 787783 Thrashed: 1
Page: 787784 Thrashed: 1
Page: 787785 Thrashed: 1
Page: 787786 Thrashed: 1
Page: 787787 Thrashed: 1
Page: 787788 Thrashed: 1
Page: 787789 Thrashed: 1
Page: 787790 Thrashed: 1
Page: 787791 Thrashed: 1
Page: 787792 Thrashed: 1
Page: 787793 Thrashed: 1
Page: 787794 Thrashed: 1
Page: 787795 Thrashed: 1
Page: 787796 Thrashed: 1
Page: 787797 Thrashed: 1
Page: 787798 Thrashed: 1
Page: 787799 Thrashed: 1
Page: 787800 Thrashed: 1
Page: 787801 Thrashed: 1
Page: 787802 Thrashed: 1
Page: 787803 Thrashed: 1
Page: 787804 Thrashed: 1
Page: 787805 Thrashed: 1
Page: 787806 Thrashed: 1
Page: 787807 Thrashed: 1
Page: 787808 Thrashed: 1
Page: 787809 Thrashed: 1
Page: 787810 Thrashed: 1
Page: 787811 Thrashed: 1
Page: 787812 Thrashed: 1
Page: 787813 Thrashed: 1
Page: 787814 Thrashed: 1
Page: 787815 Thrashed: 1
Page: 787816 Thrashed: 1
Page: 787817 Thrashed: 1
Page: 787818 Thrashed: 1
Page: 787819 Thrashed: 1
Page: 787820 Thrashed: 1
Page: 787821 Thrashed: 1
Page: 787822 Thrashed: 1
Page: 787823 Thrashed: 1
Page: 787824 Thrashed: 1
Page: 787825 Thrashed: 1
Page: 787826 Thrashed: 1
Page: 787827 Thrashed: 1
Page: 787828 Thrashed: 1
Page: 787829 Thrashed: 1
Page: 787830 Thrashed: 1
Page: 787831 Thrashed: 1
Page: 787832 Thrashed: 1
Page: 787833 Thrashed: 1
Page: 787834 Thrashed: 1
Page: 787835 Thrashed: 1
Page: 787836 Thrashed: 1
Page: 787837 Thrashed: 1
Page: 787838 Thrashed: 1
Page: 787839 Thrashed: 1
Page: 787840 Thrashed: 1
Page: 787841 Thrashed: 1
Page: 787842 Thrashed: 1
Page: 787843 Thrashed: 1
Page: 787844 Thrashed: 1
Page: 787845 Thrashed: 1
Page: 787846 Thrashed: 1
Page: 787847 Thrashed: 1
Page: 787848 Thrashed: 1
Page: 787849 Thrashed: 1
Page: 787850 Thrashed: 1
Page: 787851 Thrashed: 1
Page: 787852 Thrashed: 1
Page: 787853 Thrashed: 1
Page: 787854 Thrashed: 1
Page: 787855 Thrashed: 1
Page: 787856 Thrashed: 1
Page: 787857 Thrashed: 1
Page: 787858 Thrashed: 1
Page: 787859 Thrashed: 1
Page: 787860 Thrashed: 1
Page: 787861 Thrashed: 1
Page: 787862 Thrashed: 1
Page: 787863 Thrashed: 1
Page: 787864 Thrashed: 1
Page: 787865 Thrashed: 1
Page: 787866 Thrashed: 1
Page: 787867 Thrashed: 1
Page: 787868 Thrashed: 1
Page: 787869 Thrashed: 1
Page: 787870 Thrashed: 1
Page: 787871 Thrashed: 1
Page: 787872 Thrashed: 1
Page: 787873 Thrashed: 1
Page: 787874 Thrashed: 1
Page: 787875 Thrashed: 1
Page: 787876 Thrashed: 1
Page: 787877 Thrashed: 1
Page: 787878 Thrashed: 1
Page: 787879 Thrashed: 1
Page: 787880 Thrashed: 1
Page: 787881 Thrashed: 1
Page: 787882 Thrashed: 1
Page: 787883 Thrashed: 1
Page: 787884 Thrashed: 1
Page: 787885 Thrashed: 1
Page: 787886 Thrashed: 1
Page: 787887 Thrashed: 1
Page: 787888 Thrashed: 1
Page: 787889 Thrashed: 1
Page: 787890 Thrashed: 1
Page: 787891 Thrashed: 1
Page: 787892 Thrashed: 1
Page: 787893 Thrashed: 1
Page: 787894 Thrashed: 1
Page: 787895 Thrashed: 1
Page: 787896 Thrashed: 1
Page: 787897 Thrashed: 1
Page: 787898 Thrashed: 1
Page: 787899 Thrashed: 1
Page: 787900 Thrashed: 1
Page: 787901 Thrashed: 1
Page: 787902 Thrashed: 1
Page: 787903 Thrashed: 1
Page: 787904 Thrashed: 1
Page: 787905 Thrashed: 1
Page: 787906 Thrashed: 1
Page: 787907 Thrashed: 1
Page: 787908 Thrashed: 1
Page: 787909 Thrashed: 1
Page: 787910 Thrashed: 1
Page: 787911 Thrashed: 1
Page: 787912 Thrashed: 1
Page: 787913 Thrashed: 1
Page: 787914 Thrashed: 1
Page: 787915 Thrashed: 1
Page: 787916 Thrashed: 1
Page: 787917 Thrashed: 1
Page: 787918 Thrashed: 1
Page: 787919 Thrashed: 1
Page: 787920 Thrashed: 1
Page: 787921 Thrashed: 1
Page: 787922 Thrashed: 1
Page: 787923 Thrashed: 1
Page: 787924 Thrashed: 1
Page: 787925 Thrashed: 1
Page: 787926 Thrashed: 1
Page: 787927 Thrashed: 1
Page: 787928 Thrashed: 1
Page: 787929 Thrashed: 1
Page: 787930 Thrashed: 1
Page: 787931 Thrashed: 1
Page: 787932 Thrashed: 1
Page: 787933 Thrashed: 1
Page: 787934 Thrashed: 1
Page: 787935 Thrashed: 1
Page: 787936 Thrashed: 1
Page: 787937 Thrashed: 1
Page: 787938 Thrashed: 1
Page: 787939 Thrashed: 1
Page: 787940 Thrashed: 1
Page: 787941 Thrashed: 1
Page: 787942 Thrashed: 1
Page: 787943 Thrashed: 1
Page: 787944 Thrashed: 1
Page: 787945 Thrashed: 1
Page: 787946 Thrashed: 1
Page: 787947 Thrashed: 1
Page: 787948 Thrashed: 1
Page: 787949 Thrashed: 1
Page: 787950 Thrashed: 1
Page: 787951 Thrashed: 1
Page: 787952 Thrashed: 1
Page: 787953 Thrashed: 1
Page: 787954 Thrashed: 1
Page: 787955 Thrashed: 1
Page: 787956 Thrashed: 1
Page: 787957 Thrashed: 1
Page: 787958 Thrashed: 1
Page: 787959 Thrashed: 1
Page: 787960 Thrashed: 1
Page: 787961 Thrashed: 1
Page: 787962 Thrashed: 1
Page: 787963 Thrashed: 1
Page: 787964 Thrashed: 1
Page: 787965 Thrashed: 1
Page: 787966 Thrashed: 1
Page: 787967 Thrashed: 1
Page: 787968 Thrashed: 1
Page: 787969 Thrashed: 1
Page: 787970 Thrashed: 1
Page: 787971 Thrashed: 1
Page: 787972 Thrashed: 1
Page: 787973 Thrashed: 1
Page: 787974 Thrashed: 1
Page: 787975 Thrashed: 1
Page: 787976 Thrashed: 1
Page: 787977 Thrashed: 1
Page: 787978 Thrashed: 1
Page: 787979 Thrashed: 1
Page: 787980 Thrashed: 1
Page: 787981 Thrashed: 1
Page: 787982 Thrashed: 1
Page: 787983 Thrashed: 1
Page: 787984 Thrashed: 1
Page: 787985 Thrashed: 1
Page: 787986 Thrashed: 1
Page: 787987 Thrashed: 1
Page: 787988 Thrashed: 1
Page: 787989 Thrashed: 1
Page: 787990 Thrashed: 1
Page: 787991 Thrashed: 1
Page: 787992 Thrashed: 1
Page: 787993 Thrashed: 1
Page: 787994 Thrashed: 1
Page: 787995 Thrashed: 1
Page: 787996 Thrashed: 1
Page: 787997 Thrashed: 1
Page: 787998 Thrashed: 1
Page: 787999 Thrashed: 1
Page: 788000 Thrashed: 1
Page: 788001 Thrashed: 1
Page: 788002 Thrashed: 1
Page: 788003 Thrashed: 1
Page: 788004 Thrashed: 1
Page: 788005 Thrashed: 1
Page: 788006 Thrashed: 1
Page: 788007 Thrashed: 1
Page: 788008 Thrashed: 1
Page: 788009 Thrashed: 1
Page: 788010 Thrashed: 1
Page: 788011 Thrashed: 1
Page: 788012 Thrashed: 1
Page: 788013 Thrashed: 1
Page: 788014 Thrashed: 1
Page: 788015 Thrashed: 1
Page: 788016 Thrashed: 1
Page: 788017 Thrashed: 1
Page: 788018 Thrashed: 1
Page: 788019 Thrashed: 1
Page: 788020 Thrashed: 1
Page: 788021 Thrashed: 1
Page: 788022 Thrashed: 1
Page: 788023 Thrashed: 1
Page: 788024 Thrashed: 1
Page: 788025 Thrashed: 1
Page: 788026 Thrashed: 1
Page: 788027 Thrashed: 1
Page: 788028 Thrashed: 1
Page: 788029 Thrashed: 1
Page: 788030 Thrashed: 1
Page: 788031 Thrashed: 1
Page: 788032 Thrashed: 1
Page: 788033 Thrashed: 1
Page: 788034 Thrashed: 1
Page: 788035 Thrashed: 1
Page: 788036 Thrashed: 1
Page: 788037 Thrashed: 1
Page: 788038 Thrashed: 1
Page: 788039 Thrashed: 1
Page: 788040 Thrashed: 1
Page: 788041 Thrashed: 1
Page: 788042 Thrashed: 1
Page: 788043 Thrashed: 1
Page: 788044 Thrashed: 1
Page: 788045 Thrashed: 1
Page: 788046 Thrashed: 1
Page: 788047 Thrashed: 1
Page: 788048 Thrashed: 1
Page: 788049 Thrashed: 1
Page: 788050 Thrashed: 1
Page: 788051 Thrashed: 1
Page: 788052 Thrashed: 1
Page: 788053 Thrashed: 1
Page: 788054 Thrashed: 1
Page: 788055 Thrashed: 1
Page: 788056 Thrashed: 1
Page: 788057 Thrashed: 1
Page: 788058 Thrashed: 1
Page: 788059 Thrashed: 1
Page: 788060 Thrashed: 1
Page: 788061 Thrashed: 1
Page: 788062 Thrashed: 1
Page: 788063 Thrashed: 1
Page: 788064 Thrashed: 1
Page: 788065 Thrashed: 1
Page: 788066 Thrashed: 1
Page: 788067 Thrashed: 1
Page: 788068 Thrashed: 1
Page: 788069 Thrashed: 1
Page: 788070 Thrashed: 1
Page: 788071 Thrashed: 1
Page: 788072 Thrashed: 1
Page: 788073 Thrashed: 1
Page: 788074 Thrashed: 1
Page: 788075 Thrashed: 1
Page: 788076 Thrashed: 1
Page: 788077 Thrashed: 1
Page: 788078 Thrashed: 1
Page: 788079 Thrashed: 1
Page: 788080 Thrashed: 1
Page: 788081 Thrashed: 1
Page: 788082 Thrashed: 1
Page: 788083 Thrashed: 1
Page: 788084 Thrashed: 1
Page: 788085 Thrashed: 1
Page: 788086 Thrashed: 1
Page: 788087 Thrashed: 1
Page: 788088 Thrashed: 1
Page: 788089 Thrashed: 1
Page: 788090 Thrashed: 1
Page: 788091 Thrashed: 1
Page: 788092 Thrashed: 1
Page: 788093 Thrashed: 1
Page: 788094 Thrashed: 1
Page: 788095 Thrashed: 1
Page: 788096 Thrashed: 1
Page: 788097 Thrashed: 1
Page: 788098 Thrashed: 1
Page: 788099 Thrashed: 1
Page: 788100 Thrashed: 1
Page: 788101 Thrashed: 1
Page: 788102 Thrashed: 1
Page: 788103 Thrashed: 1
Page: 788104 Thrashed: 1
Page: 788105 Thrashed: 1
Page: 788106 Thrashed: 1
Page: 788107 Thrashed: 1
Page: 788108 Thrashed: 1
Page: 788109 Thrashed: 1
Page: 788110 Thrashed: 1
Page: 788111 Thrashed: 1
Page: 788112 Thrashed: 1
Page: 788113 Thrashed: 1
Page: 788114 Thrashed: 1
Page: 788115 Thrashed: 1
Page: 788116 Thrashed: 1
Page: 788117 Thrashed: 1
Page: 788118 Thrashed: 1
Page: 788119 Thrashed: 1
Page: 788120 Thrashed: 1
Page: 788121 Thrashed: 1
Page: 788122 Thrashed: 1
Page: 788123 Thrashed: 1
Page: 788124 Thrashed: 1
Page: 788125 Thrashed: 1
Page: 788126 Thrashed: 1
Page: 788127 Thrashed: 1
Page: 788128 Thrashed: 1
Page: 788129 Thrashed: 1
Page: 788130 Thrashed: 1
Page: 788131 Thrashed: 1
Page: 788132 Thrashed: 1
Page: 788133 Thrashed: 1
Page: 788134 Thrashed: 1
Page: 788135 Thrashed: 1
Page: 788136 Thrashed: 1
Page: 788137 Thrashed: 1
Page: 788138 Thrashed: 1
Page: 788139 Thrashed: 1
Page: 788140 Thrashed: 1
Page: 788141 Thrashed: 1
Page: 788142 Thrashed: 1
Page: 788143 Thrashed: 1
Page: 788144 Thrashed: 1
Page: 788145 Thrashed: 1
Page: 788146 Thrashed: 1
Page: 788147 Thrashed: 1
Page: 788148 Thrashed: 1
Page: 788149 Thrashed: 1
Page: 788150 Thrashed: 1
Page: 788151 Thrashed: 1
Page: 788152 Thrashed: 1
Page: 788153 Thrashed: 1
Page: 788154 Thrashed: 1
Page: 788155 Thrashed: 1
Page: 788156 Thrashed: 1
Page: 788157 Thrashed: 1
Page: 788158 Thrashed: 1
Page: 788159 Thrashed: 1
Page: 788160 Thrashed: 5
Page: 788161 Thrashed: 5
Page: 788162 Thrashed: 5
Page: 788163 Thrashed: 5
Page: 788164 Thrashed: 5
Page: 788165 Thrashed: 5
Page: 788166 Thrashed: 5
Page: 788167 Thrashed: 5
Page: 788168 Thrashed: 5
Page: 788169 Thrashed: 5
Page: 788170 Thrashed: 5
Page: 788171 Thrashed: 5
Page: 788172 Thrashed: 5
Page: 788173 Thrashed: 5
Page: 788174 Thrashed: 5
Page: 788175 Thrashed: 5
Page: 788176 Thrashed: 5
Page: 788177 Thrashed: 5
Page: 788178 Thrashed: 5
Page: 788179 Thrashed: 5
Page: 788180 Thrashed: 5
Page: 788181 Thrashed: 5
Page: 788182 Thrashed: 5
Page: 788183 Thrashed: 5
Page: 788184 Thrashed: 5
Page: 788185 Thrashed: 5
Page: 788186 Thrashed: 5
Page: 788187 Thrashed: 5
Page: 788188 Thrashed: 5
Page: 788189 Thrashed: 5
Page: 788190 Thrashed: 5
Page: 788191 Thrashed: 5
Page: 788192 Thrashed: 5
Page: 788193 Thrashed: 5
Page: 788194 Thrashed: 5
Page: 788195 Thrashed: 5
Page: 788196 Thrashed: 5
Page: 788197 Thrashed: 5
Page: 788198 Thrashed: 5
Page: 788199 Thrashed: 5
Page: 788200 Thrashed: 5
Page: 788201 Thrashed: 5
Page: 788202 Thrashed: 5
Page: 788203 Thrashed: 5
Page: 788204 Thrashed: 5
Page: 788205 Thrashed: 5
Page: 788206 Thrashed: 5
Page: 788207 Thrashed: 5
Page: 788208 Thrashed: 5
Page: 788209 Thrashed: 5
Page: 788210 Thrashed: 5
Page: 788211 Thrashed: 5
Page: 788212 Thrashed: 5
Page: 788213 Thrashed: 5
Page: 788214 Thrashed: 5
Page: 788215 Thrashed: 5
Page: 788216 Thrashed: 5
Page: 788217 Thrashed: 5
Page: 788218 Thrashed: 5
Page: 788219 Thrashed: 5
Page: 788220 Thrashed: 5
Page: 788221 Thrashed: 5
Page: 788222 Thrashed: 5
Page: 788223 Thrashed: 5
Page: 788224 Thrashed: 5
Page: 788225 Thrashed: 5
Page: 788226 Thrashed: 5
Page: 788227 Thrashed: 5
Page: 788228 Thrashed: 5
Page: 788229 Thrashed: 5
Page: 788230 Thrashed: 5
Page: 788231 Thrashed: 5
Page: 788232 Thrashed: 5
Page: 788233 Thrashed: 5
Page: 788234 Thrashed: 5
Page: 788235 Thrashed: 5
Page: 788236 Thrashed: 5
Page: 788237 Thrashed: 5
Page: 788238 Thrashed: 5
Page: 788239 Thrashed: 5
Page: 788240 Thrashed: 5
Page: 788241 Thrashed: 5
Page: 788242 Thrashed: 5
Page: 788243 Thrashed: 5
Page: 788244 Thrashed: 5
Page: 788245 Thrashed: 5
Page: 788246 Thrashed: 5
Page: 788247 Thrashed: 5
Page: 788248 Thrashed: 5
Page: 788249 Thrashed: 5
Page: 788250 Thrashed: 5
Page: 788251 Thrashed: 5
Page: 788252 Thrashed: 5
Page: 788253 Thrashed: 5
Page: 788254 Thrashed: 5
Page: 788255 Thrashed: 5
Page: 788256 Thrashed: 5
Page: 788257 Thrashed: 5
Page: 788258 Thrashed: 5
Page: 788259 Thrashed: 5
Page: 788260 Thrashed: 5
Page: 788261 Thrashed: 5
Page: 788262 Thrashed: 5
Page: 788263 Thrashed: 5
Page: 788264 Thrashed: 5
Page: 788265 Thrashed: 5
Page: 788266 Thrashed: 5
Page: 788267 Thrashed: 5
Page: 788268 Thrashed: 5
Page: 788269 Thrashed: 5
Page: 788270 Thrashed: 5
Page: 788271 Thrashed: 5
Page: 788272 Thrashed: 5
Page: 788273 Thrashed: 5
Page: 788274 Thrashed: 5
Page: 788275 Thrashed: 5
Page: 788276 Thrashed: 5
Page: 788277 Thrashed: 5
Page: 788278 Thrashed: 5
Page: 788279 Thrashed: 5
Page: 788280 Thrashed: 5
Page: 788281 Thrashed: 5
Page: 788282 Thrashed: 5
Page: 788283 Thrashed: 5
Page: 788284 Thrashed: 5
Page: 788285 Thrashed: 5
Page: 788286 Thrashed: 5
Page: 788287 Thrashed: 5
Page: 788288 Thrashed: 5
Page: 788289 Thrashed: 5
Page: 788290 Thrashed: 5
Page: 788291 Thrashed: 5
Page: 788292 Thrashed: 5
Page: 788293 Thrashed: 5
Page: 788294 Thrashed: 5
Page: 788295 Thrashed: 5
Page: 788296 Thrashed: 5
Page: 788297 Thrashed: 5
Page: 788298 Thrashed: 5
Page: 788299 Thrashed: 5
Page: 788300 Thrashed: 5
Page: 788301 Thrashed: 5
Page: 788302 Thrashed: 5
Page: 788303 Thrashed: 5
Page: 788304 Thrashed: 5
Page: 788305 Thrashed: 5
Page: 788306 Thrashed: 5
Page: 788307 Thrashed: 5
Page: 788308 Thrashed: 5
Page: 788309 Thrashed: 5
Page: 788310 Thrashed: 5
Page: 788311 Thrashed: 5
Page: 788312 Thrashed: 5
Page: 788313 Thrashed: 5
Page: 788314 Thrashed: 5
Page: 788315 Thrashed: 5
Page: 788316 Thrashed: 5
Page: 788317 Thrashed: 5
Page: 788318 Thrashed: 5
Page: 788319 Thrashed: 5
Page: 788320 Thrashed: 5
Page: 788321 Thrashed: 5
Page: 788322 Thrashed: 5
Page: 788323 Thrashed: 5
Page: 788324 Thrashed: 5
Page: 788325 Thrashed: 5
Page: 788326 Thrashed: 5
Page: 788327 Thrashed: 5
Page: 788328 Thrashed: 5
Page: 788329 Thrashed: 5
Page: 788330 Thrashed: 5
Page: 788331 Thrashed: 5
Page: 788332 Thrashed: 5
Page: 788333 Thrashed: 5
Page: 788334 Thrashed: 5
Page: 788335 Thrashed: 5
Page: 788336 Thrashed: 5
Page: 788337 Thrashed: 5
Page: 788338 Thrashed: 5
Page: 788339 Thrashed: 5
Page: 788340 Thrashed: 5
Page: 788341 Thrashed: 5
Page: 788342 Thrashed: 5
Page: 788343 Thrashed: 5
Page: 788344 Thrashed: 5
Page: 788345 Thrashed: 5
Page: 788346 Thrashed: 5
Page: 788347 Thrashed: 5
Page: 788348 Thrashed: 5
Page: 788349 Thrashed: 5
Page: 788350 Thrashed: 5
Page: 788351 Thrashed: 5
Page: 788352 Thrashed: 5
Page: 788353 Thrashed: 5
Page: 788354 Thrashed: 5
Page: 788355 Thrashed: 5
Page: 788356 Thrashed: 5
Page: 788357 Thrashed: 5
Page: 788358 Thrashed: 5
Page: 788359 Thrashed: 5
Page: 788360 Thrashed: 5
Page: 788361 Thrashed: 5
Page: 788362 Thrashed: 5
Page: 788363 Thrashed: 5
Page: 788364 Thrashed: 5
Page: 788365 Thrashed: 5
Page: 788366 Thrashed: 5
Page: 788367 Thrashed: 5
Page: 788368 Thrashed: 5
Page: 788369 Thrashed: 5
Page: 788370 Thrashed: 5
Page: 788371 Thrashed: 5
Page: 788372 Thrashed: 5
Page: 788373 Thrashed: 5
Page: 788374 Thrashed: 5
Page: 788375 Thrashed: 5
Page: 788376 Thrashed: 5
Page: 788377 Thrashed: 5
Page: 788378 Thrashed: 5
Page: 788379 Thrashed: 5
Page: 788380 Thrashed: 5
Page: 788381 Thrashed: 5
Page: 788382 Thrashed: 5
Page: 788383 Thrashed: 5
Page: 788384 Thrashed: 5
Page: 788385 Thrashed: 5
Page: 788386 Thrashed: 5
Page: 788387 Thrashed: 5
Page: 788388 Thrashed: 5
Page: 788389 Thrashed: 5
Page: 788390 Thrashed: 5
Page: 788391 Thrashed: 5
Page: 788392 Thrashed: 5
Page: 788393 Thrashed: 5
Page: 788394 Thrashed: 5
Page: 788395 Thrashed: 5
Page: 788396 Thrashed: 5
Page: 788397 Thrashed: 5
Page: 788398 Thrashed: 5
Page: 788399 Thrashed: 5
Page: 788400 Thrashed: 5
Page: 788401 Thrashed: 5
Page: 788402 Thrashed: 5
Page: 788403 Thrashed: 5
Page: 788404 Thrashed: 5
Page: 788405 Thrashed: 5
Page: 788406 Thrashed: 5
Page: 788407 Thrashed: 5
Page: 788408 Thrashed: 5
Page: 788409 Thrashed: 5
Page: 788410 Thrashed: 5
Page: 788411 Thrashed: 5
Page: 788412 Thrashed: 5
Page: 788413 Thrashed: 5
Page: 788414 Thrashed: 5
Page: 788415 Thrashed: 5
Page: 788416 Thrashed: 5
Page: 788417 Thrashed: 5
Page: 788418 Thrashed: 5
Page: 788419 Thrashed: 5
Page: 788420 Thrashed: 5
Page: 788421 Thrashed: 5
Page: 788422 Thrashed: 5
Page: 788423 Thrashed: 5
Page: 788424 Thrashed: 5
Page: 788425 Thrashed: 5
Page: 788426 Thrashed: 5
Page: 788427 Thrashed: 5
Page: 788428 Thrashed: 5
Page: 788429 Thrashed: 5
Page: 788430 Thrashed: 5
Page: 788431 Thrashed: 5
Page: 788432 Thrashed: 5
Page: 788433 Thrashed: 5
Page: 788434 Thrashed: 5
Page: 788435 Thrashed: 5
Page: 788436 Thrashed: 5
Page: 788437 Thrashed: 5
Page: 788438 Thrashed: 5
Page: 788439 Thrashed: 5
Page: 788440 Thrashed: 5
Page: 788441 Thrashed: 5
Page: 788442 Thrashed: 5
Page: 788443 Thrashed: 5
Page: 788444 Thrashed: 5
Page: 788445 Thrashed: 5
Page: 788446 Thrashed: 5
Page: 788447 Thrashed: 5
Page: 788448 Thrashed: 5
Page: 788449 Thrashed: 5
Page: 788450 Thrashed: 5
Page: 788451 Thrashed: 5
Page: 788452 Thrashed: 5
Page: 788453 Thrashed: 5
Page: 788454 Thrashed: 5
Page: 788455 Thrashed: 5
Page: 788456 Thrashed: 5
Page: 788457 Thrashed: 5
Page: 788458 Thrashed: 5
Page: 788459 Thrashed: 5
Page: 788460 Thrashed: 5
Page: 788461 Thrashed: 5
Page: 788462 Thrashed: 5
Page: 788463 Thrashed: 5
Page: 788464 Thrashed: 5
Page: 788465 Thrashed: 5
Page: 788466 Thrashed: 5
Page: 788467 Thrashed: 5
Page: 788468 Thrashed: 5
Page: 788469 Thrashed: 5
Page: 788470 Thrashed: 5
Page: 788471 Thrashed: 5
Page: 788472 Thrashed: 5
Page: 788473 Thrashed: 5
Page: 788474 Thrashed: 5
Page: 788475 Thrashed: 5
Page: 788476 Thrashed: 5
Page: 788477 Thrashed: 5
Page: 788478 Thrashed: 5
Page: 788479 Thrashed: 5
Page: 788480 Thrashed: 5
Page: 788481 Thrashed: 5
Page: 788482 Thrashed: 5
Page: 788483 Thrashed: 5
Page: 788484 Thrashed: 5
Page: 788485 Thrashed: 5
Page: 788486 Thrashed: 5
Page: 788487 Thrashed: 5
Page: 788488 Thrashed: 5
Page: 788489 Thrashed: 5
Page: 788490 Thrashed: 5
Page: 788491 Thrashed: 5
Page: 788492 Thrashed: 5
Page: 788493 Thrashed: 5
Page: 788494 Thrashed: 5
Page: 788495 Thrashed: 5
Page: 788496 Thrashed: 5
Page: 788497 Thrashed: 5
Page: 788498 Thrashed: 5
Page: 788499 Thrashed: 5
Page: 788500 Thrashed: 5
Page: 788501 Thrashed: 5
Page: 788502 Thrashed: 5
Page: 788503 Thrashed: 5
Page: 788504 Thrashed: 5
Page: 788505 Thrashed: 5
Page: 788506 Thrashed: 5
Page: 788507 Thrashed: 5
Page: 788508 Thrashed: 5
Page: 788509 Thrashed: 5
Page: 788510 Thrashed: 5
Page: 788511 Thrashed: 5
Page: 788512 Thrashed: 5
Page: 788513 Thrashed: 5
Page: 788514 Thrashed: 5
Page: 788515 Thrashed: 5
Page: 788516 Thrashed: 5
Page: 788517 Thrashed: 5
Page: 788518 Thrashed: 5
Page: 788519 Thrashed: 5
Page: 788520 Thrashed: 5
Page: 788521 Thrashed: 5
Page: 788522 Thrashed: 5
Page: 788523 Thrashed: 5
Page: 788524 Thrashed: 5
Page: 788525 Thrashed: 5
Page: 788526 Thrashed: 5
Page: 788527 Thrashed: 5
Page: 788528 Thrashed: 5
Page: 788529 Thrashed: 5
Page: 788530 Thrashed: 5
Page: 788531 Thrashed: 5
Page: 788532 Thrashed: 5
Page: 788533 Thrashed: 5
Page: 788534 Thrashed: 5
Page: 788535 Thrashed: 5
Page: 788536 Thrashed: 5
Page: 788537 Thrashed: 5
Page: 788538 Thrashed: 5
Page: 788539 Thrashed: 5
Page: 788540 Thrashed: 5
Page: 788541 Thrashed: 5
Page: 788542 Thrashed: 5
Page: 788543 Thrashed: 5
Page: 788544 Thrashed: 5
Page: 788545 Thrashed: 5
Page: 788546 Thrashed: 5
Page: 788547 Thrashed: 5
Page: 788548 Thrashed: 5
Page: 788549 Thrashed: 5
Page: 788550 Thrashed: 5
Page: 788551 Thrashed: 5
Page: 788552 Thrashed: 5
Page: 788553 Thrashed: 5
Page: 788554 Thrashed: 5
Page: 788555 Thrashed: 5
Page: 788556 Thrashed: 5
Page: 788557 Thrashed: 5
Page: 788558 Thrashed: 5
Page: 788559 Thrashed: 5
Page: 788560 Thrashed: 5
Page: 788561 Thrashed: 5
Page: 788562 Thrashed: 5
Page: 788563 Thrashed: 5
Page: 788564 Thrashed: 5
Page: 788565 Thrashed: 5
Page: 788566 Thrashed: 5
Page: 788567 Thrashed: 5
Page: 788568 Thrashed: 5
Page: 788569 Thrashed: 5
Page: 788570 Thrashed: 5
Page: 788571 Thrashed: 5
Page: 788572 Thrashed: 5
Page: 788573 Thrashed: 5
Page: 788574 Thrashed: 5
Page: 788575 Thrashed: 5
Page: 788576 Thrashed: 5
Page: 788577 Thrashed: 5
Page: 788578 Thrashed: 5
Page: 788579 Thrashed: 5
Page: 788580 Thrashed: 5
Page: 788581 Thrashed: 5
Page: 788582 Thrashed: 5
Page: 788583 Thrashed: 5
Page: 788584 Thrashed: 5
Page: 788585 Thrashed: 5
Page: 788586 Thrashed: 5
Page: 788587 Thrashed: 5
Page: 788588 Thrashed: 5
Page: 788589 Thrashed: 5
Page: 788590 Thrashed: 5
Page: 788591 Thrashed: 5
Page: 788592 Thrashed: 5
Page: 788593 Thrashed: 5
Page: 788594 Thrashed: 5
Page: 788595 Thrashed: 5
Page: 788596 Thrashed: 5
Page: 788597 Thrashed: 5
Page: 788598 Thrashed: 5
Page: 788599 Thrashed: 5
Page: 788600 Thrashed: 5
Page: 788601 Thrashed: 5
Page: 788602 Thrashed: 5
Page: 788603 Thrashed: 5
Page: 788604 Thrashed: 5
Page: 788605 Thrashed: 5
Page: 788606 Thrashed: 5
Page: 788607 Thrashed: 5
Page: 788608 Thrashed: 5
Page: 788609 Thrashed: 5
Page: 788610 Thrashed: 5
Page: 788611 Thrashed: 5
Page: 788612 Thrashed: 5
Page: 788613 Thrashed: 5
Page: 788614 Thrashed: 5
Page: 788615 Thrashed: 5
Page: 788616 Thrashed: 5
Page: 788617 Thrashed: 5
Page: 788618 Thrashed: 5
Page: 788619 Thrashed: 5
Page: 788620 Thrashed: 5
Page: 788621 Thrashed: 5
Page: 788622 Thrashed: 5
Page: 788623 Thrashed: 5
Page: 788624 Thrashed: 5
Page: 788625 Thrashed: 5
Page: 788626 Thrashed: 5
Page: 788627 Thrashed: 5
Page: 788628 Thrashed: 5
Page: 788629 Thrashed: 5
Page: 788630 Thrashed: 5
Page: 788631 Thrashed: 5
Page: 788632 Thrashed: 5
Page: 788633 Thrashed: 5
Page: 788634 Thrashed: 5
Page: 788635 Thrashed: 5
Page: 788636 Thrashed: 5
Page: 788637 Thrashed: 5
Page: 788638 Thrashed: 5
Page: 788639 Thrashed: 5
Page: 788640 Thrashed: 6
Page: 788641 Thrashed: 6
Page: 788642 Thrashed: 6
Page: 788643 Thrashed: 6
Page: 788644 Thrashed: 6
Page: 788645 Thrashed: 6
Page: 788646 Thrashed: 6
Page: 788647 Thrashed: 6
Page: 788648 Thrashed: 6
Page: 788649 Thrashed: 6
Page: 788650 Thrashed: 6
Page: 788651 Thrashed: 6
Page: 788652 Thrashed: 6
Page: 788653 Thrashed: 6
Page: 788654 Thrashed: 6
Page: 788655 Thrashed: 6
Page: 788656 Thrashed: 5
Page: 788657 Thrashed: 5
Page: 788658 Thrashed: 5
Page: 788659 Thrashed: 5
Page: 788660 Thrashed: 5
Page: 788661 Thrashed: 5
Page: 788662 Thrashed: 5
Page: 788663 Thrashed: 5
Page: 788664 Thrashed: 5
Page: 788665 Thrashed: 5
Page: 788666 Thrashed: 5
Page: 788667 Thrashed: 5
Page: 788668 Thrashed: 5
Page: 788669 Thrashed: 5
Page: 788670 Thrashed: 5
Page: 788671 Thrashed: 5
Page_tot_thrash: 5744
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 142
dma_migration_read 170
dma_migration_write 9
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.982718
[0-25]: 0.017078, [26-50]: 0.007211, [51-75]: 0.023672, [76-100]: 0.952039
Pcie_write_utilization: 1.078976
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:   985149 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(82.441597)
F:   863689----T:   863889 	 St: c0012800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   863920----T:   867732 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   867732----T:   867932 	 St: c00772a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   867932----T:   868132 	 St: c02f7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   868132----T:   874544 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   874544----T:   874744 	 St: c03ecc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   874744----T:   874944 	 St: c04264a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   874944----T:   877549 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   877549----T:   877749 	 St: c0407d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   877749----T:   885989 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   885989----T:   891063 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   891063----T:   896137 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   896137----T:   900356 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   900356----T:   913711 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   913711----T:   922413 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   922413----T:   931115 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   931115----T:   969834 	 St: c0940000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:   969834----T:   978536 	 St: c09b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   979234----T:   979434 	 St: c00f2e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   980017----T:   980217 	 St: c0599c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   980508----T:   980708 	 St: c01b3f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:   981377----T:   981577 	 St: c07dc720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1207299----T:  1210658 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.268062)
F:  1210658----T:  1213193 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1213194----T:  1215729 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1437880----T:  1546424 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(73.291023)
F:  1438621----T:  1445943 	 St: c0020000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1445943----T:  1446143 	 St: c0041080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446143----T:  1446343 	 St: c0044ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446343----T:  1446543 	 St: c003ae20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446543----T:  1446743 	 St: c003efc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446743----T:  1446943 	 St: c02e7460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1446943----T:  1447143 	 St: c008ca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447143----T:  1447343 	 St: c02e57e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447343----T:  1447543 	 St: c0344e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447543----T:  1447743 	 St: c03412e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447743----T:  1447943 	 St: c0383aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1447943----T:  1448143 	 St: c038f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448143----T:  1448343 	 St: c03711e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448343----T:  1448543 	 St: c037d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448543----T:  1448743 	 St: c0466d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1448743----T:  1451829 	 St: c002d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1451829----T:  1456903 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1456903----T:  1461977 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1461977----T:  1462177 	 St: c0419260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1462177----T:  1466396 	 St: c0420000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1466396----T:  1472357 	 St: c0426000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1473025----T:  1473225 	 St: c00ae560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473225----T:  1473425 	 St: c00cb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473425----T:  1473625 	 St: c00cf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473625----T:  1473825 	 St: c00eba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1473825----T:  1474025 	 St: c00d2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474025----T:  1474225 	 St: c0103660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474225----T:  1474425 	 St: c0123c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474425----T:  1474625 	 St: c011a380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474625----T:  1474825 	 St: c04cc100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1474825----T:  1475025 	 St: c0523900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475025----T:  1475225 	 St: c052fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475225----T:  1475425 	 St: c0584440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475425----T:  1475625 	 St: c0539be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475625----T:  1475825 	 St: c05cb180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1475825----T:  1476025 	 St: c062c4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1476025----T:  1476225 	 St: c060fd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1476783----T:  1476983 	 St: c0162880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1476983----T:  1477183 	 St: c0168a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477183----T:  1477383 	 St: c0170c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477383----T:  1477583 	 St: c0170e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477583----T:  1477783 	 St: c0158500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477783----T:  1477983 	 St: c0181c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1477983----T:  1478183 	 St: c01ab880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478183----T:  1478383 	 St: c019d9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478383----T:  1478583 	 St: c06e86c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478583----T:  1478783 	 St: c06fab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478783----T:  1478983 	 St: c07130a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1478983----T:  1479183 	 St: c0713740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479183----T:  1479383 	 St: c06c9b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479383----T:  1479583 	 St: c07461a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479583----T:  1479783 	 St: c07c3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479783----T:  1479983 	 St: c0799480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1479983----T:  1483069 	 St: c0170000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1483069----T:  1490391 	 St: c0173000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1490391----T:  1496352 	 St: c0710000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1496352----T:  1500571 	 St: c071a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1501040----T:  1501240 	 St: c01c08e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1501240----T:  1504326 	 St: c01b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1504326----T:  1504526 	 St: c01fa100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1504526----T:  1504726 	 St: c01ed1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1504726----T:  1504926 	 St: c0802140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1504926----T:  1512248 	 St: c01b3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1512248----T:  1512448 	 St: c08ae1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1512448----T:  1512648 	 St: c08875a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1512648----T:  1520888 	 St: c01a0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1520888----T:  1523493 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1523493----T:  1529008 	 St: c07d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1529008----T:  1533649 	 St: c07d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1533649----T:  1541429 	 St: c07c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1541429----T:  1544229 	 St: c07ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1768574----T:  1772203 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.450371)
F:  1772203----T:  1774738 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1774739----T:  1777274 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1999425----T:  2614929 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(415.600281)
F:  2000045----T:  2003857 	 St: c0010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2003857----T:  2004057 	 St: c02dfae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004057----T:  2004257 	 St: c0321ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004257----T:  2004457 	 St: c033bda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004457----T:  2004657 	 St: c033cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004657----T:  2004857 	 St: c0339ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2004857----T:  2005057 	 St: c0339cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2005057----T:  2005257 	 St: c0328c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2005257----T:  2005457 	 St: c03fe6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2005457----T:  2011869 	 St: c0015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2011869----T:  2035541 	 St: c0030000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2035541----T:  2035741 	 St: c030bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2035741----T:  2035941 	 St: c030fca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2035941----T:  2036141 	 St: c031c3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036141----T:  2036341 	 St: c0355140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036341----T:  2036541 	 St: c0356c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036541----T:  2036741 	 St: c03b3500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2036741----T:  2039827 	 St: c0080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2039827----T:  2152442 	 St: c0083000 Sz: 970752 	 Sm: 0 	 T: memcpy_h2d(76.039841)
F:  2152442----T:  2168605 	 St: c0180000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2168605----T:  2199798 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2199798----T:  2203228 	 St: c0340000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2203228----T:  2210093 	 St: c0344000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2210093----T:  2217873 	 St: c03e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2217873----T:  2220673 	 St: c03ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2220673----T:  2227995 	 St: c0410000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2227995----T:  2231081 	 St: c041d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2231081----T:  2247244 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2247244----T:  2256871 	 St: c03f0000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  2256871----T:  2264651 	 St: c0402000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2264651----T:  2273353 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2273353----T:  2280675 	 St: c02f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2280675----T:  2283761 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2283761----T:  2289276 	 St: c0360000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2289276----T:  2293495 	 St: c0369000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2293495----T:  2296100 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2296100----T:  2302512 	 St: c0380000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2302512----T:  2306324 	 St: c038b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2306324----T:  2309754 	 St: c03a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2309754----T:  2316619 	 St: c03a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2316619----T:  2332782 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2332782----T:  2363975 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2363975----T:  2372677 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2372677----T:  2376489 	 St: c0370000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2376489----T:  2382901 	 St: c0375000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2382901----T:  2391603 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2391603----T:  2400305 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2400305----T:  2461612 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  2462809----T:  2463009 	 St: c0503920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463009----T:  2463209 	 St: c04efec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463209----T:  2463409 	 St: c04dafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463409----T:  2463609 	 St: c04d3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463609----T:  2463809 	 St: c058db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2463809----T:  2464009 	 St: c05652c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464009----T:  2464209 	 St: c056a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464209----T:  2464409 	 St: c0579780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464409----T:  2464609 	 St: c05bbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464609----T:  2464809 	 St: c055d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2464809----T:  2465009 	 St: c0577b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465009----T:  2465209 	 St: c05f9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465209----T:  2465409 	 St: c05b4be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465409----T:  2465609 	 St: c05d4660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465609----T:  2465809 	 St: c05d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2465809----T:  2466009 	 St: c05ddf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466009----T:  2466209 	 St: c05dd720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466209----T:  2466409 	 St: c05f3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466409----T:  2466609 	 St: c0632860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466609----T:  2466809 	 St: c0685160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2466809----T:  2467009 	 St: c0611060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467009----T:  2467209 	 St: c0687180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467209----T:  2467409 	 St: c061cce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467409----T:  2467609 	 St: c0687860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467609----T:  2467809 	 St: c065d340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2467809----T:  2468009 	 St: c065d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468009----T:  2468209 	 St: c066a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468209----T:  2468409 	 St: c06617c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468409----T:  2468609 	 St: c0696ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468609----T:  2468809 	 St: c068ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2468809----T:  2469009 	 St: c067e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469009----T:  2469209 	 St: c06351a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469209----T:  2469409 	 St: c0661400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469409----T:  2469609 	 St: c0681900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469609----T:  2469809 	 St: c0674bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2469809----T:  2470009 	 St: c06a7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2470009----T:  2474228 	 St: c0520000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2474228----T:  2480189 	 St: c0526000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2480189----T:  2487969 	 St: c04c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2487969----T:  2490769 	 St: c04ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2490769----T:  2495410 	 St: c0530000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2495410----T:  2500925 	 St: c0537000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2500925----T:  2505999 	 St: c0600000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2505999----T:  2511073 	 St: c0608000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2511073----T:  2516588 	 St: c05c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2516588----T:  2521229 	 St: c05c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2522361----T:  2527876 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2527876----T:  2528076 	 St: c07a7860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528076----T:  2528276 	 St: c0775a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528276----T:  2528476 	 St: c07a9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528476----T:  2528676 	 St: c079f8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528676----T:  2528876 	 St: c078e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2528876----T:  2529076 	 St: c07687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529076----T:  2529276 	 St: c07e10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529276----T:  2529476 	 St: c0749b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529476----T:  2529676 	 St: c07a6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529676----T:  2529876 	 St: c0767ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2529876----T:  2530076 	 St: c07bf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530076----T:  2530276 	 St: c07ebd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530276----T:  2530476 	 St: c0822ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530476----T:  2530676 	 St: c07addc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530676----T:  2530876 	 St: c0853020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2530876----T:  2531076 	 St: c0867120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531076----T:  2531276 	 St: c0837d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531276----T:  2531476 	 St: c08318c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531476----T:  2531676 	 St: c0826a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531676----T:  2531876 	 St: c0865780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2531876----T:  2532076 	 St: c0830380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532076----T:  2532276 	 St: c0858400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532276----T:  2532476 	 St: c082d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532476----T:  2532676 	 St: c0849620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532676----T:  2532876 	 St: c0898220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2532876----T:  2533076 	 St: c0876d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2533076----T:  2533276 	 St: c08b66a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2533276----T:  2537917 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2537917----T:  2542558 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2542558----T:  2548073 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2548073----T:  2558629 	 St: c06d0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  2558629----T:  2565494 	 St: c06e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2565494----T:  2574196 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2574196----T:  2590359 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2590359----T:  2595000 	 St: c08a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2595000----T:  2600515 	 St: c08a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2600515----T:  2609217 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2837079----T:  2840962 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.621877)
F:  2840962----T:  2843497 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2843498----T:  2846033 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3068184----T:  3529284 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(311.343689)
F:  3075525----T:  3078955 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3078955----T:  3085820 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3085820----T:  3088425 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3088425----T:  3119148 	 St: c04e1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3120147----T:  3146169 	 St: c0540000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3120147----T:  3362227 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3146169----T:  3182536 	 St: c0575000 Sz: 307200 	 Sm: 0 	 T: memcpy_h2d(24.555706)
F:  3182536----T:  3206208 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3206208----T:  3290108 	 St: c0610000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  3363471----T:  3363671 	 St: c0779ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3363671----T:  3363871 	 St: c0755fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3363871----T:  3385664 	 St: c0740000 Sz: 180224 	 Sm: 0 	 T: memcpy_h2d(14.715057)
F:  3385664----T:  3426265 	 St: c076c000 Sz: 344064 	 Sm: 0 	 T: memcpy_h2d(27.414585)
F:  3426265----T:  3502634 	 St: c07e0000 Sz: 655360 	 Sm: 0 	 T: memcpy_h2d(51.565834)
F:  3502634----T:  3511336 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3511336----T:  3520038 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3751434----T:  3759210 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.250506)
F:  3759210----T:  3761745 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3761746----T:  3764281 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3986432----T:  5051658 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(719.261292)
F:  3987406----T:  3990011 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3987406----T:  4229486 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3990011----T:  3998251 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3998251----T:  4005116 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4005116----T:  4008928 	 St: c030c000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4008928----T:  4017168 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4017168----T:  4019773 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4019773----T:  4028013 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4028013----T:  4031099 	 St: c02c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4031099----T:  4045857 	 St: c02c3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4045857----T:  4062020 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4062020----T:  4073974 	 St: c0340000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  4073974----T:  4124456 	 St: c0357000 Sz: 430080 	 Sm: 0 	 T: memcpy_h2d(34.086430)
F:  4124456----T:  4152358 	 St: c03c0000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  4152358----T:  4247085 	 St: c03f9000 Sz: 815104 	 Sm: 0 	 T: memcpy_h2d(63.961514)
F:  4248048----T:  4251860 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4248048----T:  4490128 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4251860----T:  4258272 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4258272----T:  4265594 	 St: c04f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4265594----T:  4268680 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4268680----T:  4272110 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4272110----T:  4278975 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4278975----T:  4287677 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4287677----T:  4292318 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4292318----T:  4297833 	 St: c04e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4297833----T:  4304698 	 St: c0510000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4304698----T:  4322737 	 St: c051c000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  4322737----T:  4327811 	 St: c0540000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4327811----T:  4385352 	 St: c0548000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F:  4491212----T:  4498077 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4498077----T:  4613988 	 St: c05cc000 Sz: 999424 	 Sm: 0 	 T: memcpy_h2d(78.265358)
F:  4614777----T:  4619418 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4614777----T:  4856857 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4619418----T:  4624933 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4624933----T:  4630007 	 St: c06d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4630007----T:  4635081 	 St: c06d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4635081----T:  4641042 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4641042----T:  4645261 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4645261----T:  4653963 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4653963----T:  4656763 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4656763----T:  4687016 	 St: c0702000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  4857893----T:  4875932 	 St: c0740000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  4875932----T:  4920297 	 St: c0764000 Sz: 376832 	 Sm: 0 	 T: memcpy_h2d(29.956110)
F:  4920297----T:  4931319 	 St: c07c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  4931319----T:  5042993 	 St: c07d5000 Sz: 962560 	 Sm: 0 	 T: memcpy_h2d(75.404457)
F:  5273808----T:  5288510 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.927076)
F:  5288510----T:  5291045 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5291046----T:  5293581 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5515732----T:  6331970 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(551.139771)
F:  5516746----T:  5520965 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5516746----T:  5758826 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5520965----T:  5526926 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5526926----T:  5530356 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5530356----T:  5537221 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5537221----T:  5541033 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5541033----T:  5547445 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5547445----T:  5558467 	 St: c02c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  5558467----T:  5564879 	 St: c02d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5564879----T:  5588551 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5588551----T:  5595416 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5595416----T:  5651075 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  5651075----T:  5678037 	 St: c03c0000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  5678037----T:  5773705 	 St: c03f7000 Sz: 823296 	 Sm: 0 	 T: memcpy_h2d(64.596893)
F:  5821297----T:  5824097 	 St: c06c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5821297----T:  6063377 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5824097----T:  5831877 	 St: c06c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6064583----T:  6070098 	 St: c06f0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6070098----T:  6074739 	 St: c06f9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6074739----T:  6086227 	 St: c06d0000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  6086227----T:  6092188 	 St: c06e6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6092188----T:  6097703 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6097703----T:  6124665 	 St: c0709000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  6124665----T:  6145050 	 St: c0740000 Sz: 167936 	 Sm: 0 	 T: memcpy_h2d(13.764348)
F:  6145050----T:  6187062 	 St: c0769000 Sz: 356352 	 Sm: 0 	 T: memcpy_h2d(28.367319)
F:  6187062----T:  6201352 	 St: c07c0000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  6201352----T:  6309731 	 St: c07dc000 Sz: 933888 	 Sm: 0 	 T: memcpy_h2d(73.179611)
F:  6554120----T:  6569366 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.294395)
F:  6569366----T:  6571901 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6571902----T:  6574437 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6796588----T:  7695925 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(607.249817)
F:  6798054----T:  6800659 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6798054----T:  7040134 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6800659----T:  6808899 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6808899----T:  6813973 	 St: c02e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6813973----T:  6819047 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6819047----T:  6824562 	 St: c02d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6824562----T:  6829203 	 St: c02d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6829203----T:  6837905 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6837905----T:  6846145 	 St: c0300000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6846145----T:  6870287 	 St: c030f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  6870287----T:  6917475 	 St: c0340000 Sz: 401408 	 Sm: 0 	 T: memcpy_h2d(31.862255)
F:  6917475----T:  6932701 	 St: c03a2000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  6932701----T:  6968127 	 St: c03c0000 Sz: 299008 	 Sm: 0 	 T: memcpy_h2d(23.920324)
F:  6968127----T:  7055322 	 St: c0409000 Sz: 749568 	 Sm: 0 	 T: memcpy_h2d(58.875759)
F:  7164247----T:  7166852 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7164247----T:  7406327 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7166852----T:  7175092 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7175092----T:  7177892 	 St: c06d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7177892----T:  7185672 	 St: c06d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7407877----T:  7410482 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7410482----T:  7426177 	 St: c06e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  7426177----T:  7444216 	 St: c0700000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  7444216----T:  7458506 	 St: c0724000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  7458506----T:  7482648 	 St: c0740000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  7482648----T:  7520897 	 St: c0771000 Sz: 323584 	 Sm: 0 	 T: memcpy_h2d(25.826469)
F:  7520897----T:  7523983 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7523983----T:  7644131 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  7918075----T:  7933211 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.220121)
F:  7933211----T:  7935746 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7935747----T:  7938282 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8160433----T:  8998679 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(566.000000)
F:  8161937----T:  8164542 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8161937----T:  8404017 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8164542----T:  8178364 	 St: c02c1000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  8178364----T:  8181794 	 St: c02dc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8181794----T:  8197957 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8197957----T:  8204822 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8204822----T:  8230374 	 St: c030c000 Sz: 212992 	 Sm: 0 	 T: memcpy_h2d(17.253208)
F:  8230374----T:  8242328 	 St: c0340000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  8242328----T:  8292810 	 St: c0357000 Sz: 430080 	 Sm: 0 	 T: memcpy_h2d(34.086430)
F:  8292810----T:  8322593 	 St: c03c0000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  8322593----T:  8415437 	 St: c03fd000 Sz: 798720 	 Sm: 0 	 T: memcpy_h2d(62.690075)
F:  8482745----T:  8485350 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8482745----T:  8724825 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8485350----T:  8493590 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8493590----T:  8497809 	 St: c06d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8497809----T:  8503770 	 St: c06d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8726163----T:  8732124 	 St: c0710000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8732124----T:  8736343 	 St: c071a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8736343----T:  8740562 	 St: c0720000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8740562----T:  8746523 	 St: c0726000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8746523----T:  8768316 	 St: c06e0000 Sz: 180224 	 Sm: 0 	 T: memcpy_h2d(14.715057)
F:  8768316----T:  8771746 	 St: c070c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8771746----T:  8780448 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8780448----T:  8808820 	 St: c0740000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  8808820----T:  8842835 	 St: c077a000 Sz: 286720 	 Sm: 0 	 T: memcpy_h2d(22.967590)
F:  8842835----T:  8845921 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8845921----T:  8966069 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  9220829----T:  9231118 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.947333)
F:  9231118----T:  9233653 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9233654----T:  9236189 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9458340----T: 10160810 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(474.321411)
F:  9459397----T:  9462197 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9459397----T:  9701477 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9462197----T:  9469977 	 St: c0312000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9469977----T:  9472777 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9472777----T:  9486599 	 St: c02e2000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  9486599----T:  9489685 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9489685----T:  9495200 	 St: c0300000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9495200----T:  9499841 	 St: c0309000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9499841----T:  9515536 	 St: c02c0000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  9515536----T:  9518141 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9518141----T:  9534304 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9534304----T:  9537104 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9537104----T:  9597469 	 St: c0342000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  9597469----T:  9608957 	 St: c03c0000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  9608957----T:  9720160 	 St: c03d6000 Sz: 958464 	 Sm: 0 	 T: memcpy_h2d(75.086426)
F:  9728021----T:  9730626 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9728021----T:  9970101 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9730626----T:  9738866 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9738866----T:  9741952 	 St: c06d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9741952----T:  9749274 	 St: c06d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9749274----T:  9755235 	 St: c06e0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9755235----T:  9766723 	 St: c06ea000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  9766723----T:  9770942 	 St: c0700000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9770942----T:  9799314 	 St: c0706000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  9971150----T:  9977111 	 St: c0740000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9977111----T: 10033711 	 St: c074a000 Sz: 483328 	 Sm: 0 	 T: memcpy_h2d(38.217422)
F: 10033711----T: 10037930 	 St: c07c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10037930----T: 10156665 	 St: c07c6000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F: 10382960----T: 10386194 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.183660)
F: 10386194----T: 10388729 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10388730----T: 10391265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10613416----T: 10921609 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(208.097900)
F: 10614769----T: 10617374 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10614769----T: 10645962 	 St: c0200000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10617374----T: 10625614 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10625614----T: 10629833 	 St: c0210000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10629833----T: 10632633 	 St: c0216000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10632633----T: 10636063 	 St: c0218000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10636063----T: 10639493 	 St: c021c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10639493----T: 10642098 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10642098----T: 10650338 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10650630----T: 10653235 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10653235----T: 10655840 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10655840----T: 10658445 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10658445----T: 10661050 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10661050----T: 10667915 	 St: c0224000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10668107----T: 10676809 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10668107----T: 10910187 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10676809----T: 10679414 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10679414----T: 10682019 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10682019----T: 10689799 	 St: c0232000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10911460----T: 10916534 	 St: c08a0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10916534----T: 10921608 	 St: c08a8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11143759----T: 11146947 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.152600)
F: 11146947----T: 11149482 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11149483----T: 11152088 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11149483----T: 11157723 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11160328----T: 11162933 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11160328----T: 11168568 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11171173----T: 11173778 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11171173----T: 11186868 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 11189473----T: 11192078 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11189473----T: 11220196 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11222801----T: 11225406 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11222801----T: 11283637 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11286242----T: 11288847 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11286242----T: 11348019 	 St: 0 Sz: 528384 	 Sm: 0 	 T: device_sync(41.713032)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 6206391(cycle), 4190.675781(us)
Tot_kernel_exec_time_and_fault_time: 15403401(cycle), 10400.675781(us)
Tot_memcpy_h2d_time: 4298860(cycle), 2902.673828(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 4326745(cycle), 2921.502441(us)
Tot_devicesync_time: 201141(cycle), 135.814316(us)
Tot_writeback_time: 3178233(cycle), 2146.004639(us)
Tot_dma_time: 28400(cycle), 19.176231(us)
Tot_memcpy_d2h_sync_wb_time: 3407259(cycle), 2300.647461(us)
GPGPU-Sim: *** exit detected ***
