# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../Xilinx-tools/2025.1/data/rsb/busdef" \
"../../../../../hdl/conv_3x3.sv" \
"../../../../../hdl/lib/dsp_wrap_int8.sv" \
"../../../../../hdl/kernel_window.sv" \
"../../../../../hdl/lib/line_buffer.sv" \
"../../../../../sim/tb_conv_3x3.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
