// Seed: 4248032297
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri  id_2
);
  assign id_0 = 1;
  wire id_4 = id_4;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1
    , id_15,
    input uwire id_2,
    input tri id_3,
    input tri1 id_4,
    input wand void id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri id_11,
    output uwire id_12,
    input tri0 id_13
);
  wand id_16, id_17 = id_0 <-> 1, id_18;
  module_0 modCall_1 (
      id_12,
      id_2,
      id_4
  );
  wire id_19;
endmodule
