

================================================================
== Vitis HLS Report for 'scale_and_twoNorm_Scaled'
================================================================
* Date:           Fri Jan  9 14:28:44 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                    |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |loadDDR_data_22_U0  |loadDDR_data_22  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |edot_U0             |edot             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |twoNorm_23_U0       |twoNorm_23       |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|     1169|      577|     -|
|Instance             |        -|     60|     7013|     6518|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     60|     8182|     7097|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+------+------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------+-----------------+---------+----+------+------+-----+
    |edot_U0             |edot             |        0|  48|  3056|  2461|    0|
    |loadDDR_data_22_U0  |loadDDR_data_22  |        0|   0|   140|   460|    0|
    |twoNorm_23_U0       |twoNorm_23       |        0|  12|  3817|  3597|    0|
    +--------------------+-----------------+---------+----+------+------+-----+
    |Total               |                 |        0|  60|  7013|  6518|    0|
    +--------------------+-----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+------+----+-----+------+-----+---------+
    |       Name      | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+------+----+-----+------+-----+---------+
    |colScale_fifo_U  |        0|     5|   0|    -|     3|  512|     1536|
    |n_c1_U           |        0|    68|   0|    -|     2|   32|       64|
    |n_c_U            |        0|    68|   0|    -|     2|   32|       64|
    |temp_U           |        0|  1028|   0|    -|     2|  512|     1024|
    +-----------------+---------+------+----+-----+------+-----+---------+
    |Total            |        0|  1169|   0|    0|     9| 1088|     2688|
    +-----------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+---------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------------+-----+-----+------------+---------------------------+--------------+
|m_axi_gmem4_AWVALID                       |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWREADY                       |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWADDR                        |  out|   64|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWID                          |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWLEN                         |  out|   32|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWSIZE                        |  out|    3|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWBURST                       |  out|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWLOCK                        |  out|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWCACHE                       |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWPROT                        |  out|    3|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWQOS                         |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWREGION                      |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWUSER                        |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WVALID                        |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WREADY                        |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WDATA                         |  out|  512|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WSTRB                         |  out|   64|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WLAST                         |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WID                           |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WUSER                         |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARVALID                       |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARREADY                       |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARADDR                        |  out|   64|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARID                          |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARLEN                         |  out|   32|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARSIZE                        |  out|    3|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARBURST                       |  out|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARLOCK                        |  out|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARCACHE                       |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARPROT                        |  out|    3|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARQOS                         |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARREGION                      |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARUSER                        |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RVALID                        |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RREADY                        |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RDATA                         |   in|  512|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RLAST                         |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RID                           |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RFIFONUM                      |   in|   13|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RUSER                         |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RRESP                         |   in|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_BVALID                        |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_BREADY                        |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_BRESP                         |   in|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_BID                           |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_BUSER                         |   in|    1|       m_axi|                      gmem4|       pointer|
|colScale                                  |   in|   64|     ap_none|                   colScale|        scalar|
|colScale_ap_vld                           |   in|    1|     ap_none|                   colScale|        scalar|
|dualInfeasConstr_axpyfifo_dout            |   in|  512|     ap_fifo|  dualInfeasConstr_axpyfifo|       pointer|
|dualInfeasConstr_axpyfifo_empty_n         |   in|    1|     ap_fifo|  dualInfeasConstr_axpyfifo|       pointer|
|dualInfeasConstr_axpyfifo_read            |  out|    1|     ap_fifo|  dualInfeasConstr_axpyfifo|       pointer|
|dPrimalInfeasRes_din                      |  out|   64|     ap_fifo|           dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_full_n                   |   in|    1|     ap_fifo|           dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_write                    |  out|    1|     ap_fifo|           dPrimalInfeasRes|       pointer|
|n                                         |   in|   32|     ap_none|                          n|        scalar|
|n_ap_vld                                  |   in|    1|     ap_none|                          n|        scalar|
|ap_clk                                    |   in|    1|  ap_ctrl_hs|   scale_and_twoNorm_Scaled|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|   scale_and_twoNorm_Scaled|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|   scale_and_twoNorm_Scaled|  return value|
|dualInfeasConstr_axpyfifo_num_data_valid  |   in|    3|  ap_ctrl_hs|   scale_and_twoNorm_Scaled|  return value|
|dualInfeasConstr_axpyfifo_fifo_cap        |   in|    3|  ap_ctrl_hs|   scale_and_twoNorm_Scaled|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|   scale_and_twoNorm_Scaled|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|   scale_and_twoNorm_Scaled|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|   scale_and_twoNorm_Scaled|  return value|
|ap_continue                               |   in|    1|  ap_ctrl_hs|   scale_and_twoNorm_Scaled|  return value|
+------------------------------------------+-----+-----+------------+---------------------------+--------------+

