#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002775510 .scope module, "tb_divby3or5" "tb_divby3or5" 2 9;
 .timescale -8 -10;
P_000000000277a0c0 .param/l "stopTime" 0 2 14, +C4<00000000000000000000000011001000>;
v00000000027d6e30_0 .var "t_BCD", 3 0;
v00000000027d5210_0 .net "t_D", 0 0, L_00000000027820f0;  1 drivers
S_0000000002775690 .scope module, "uut" "divby3or5" 2 17, 3 7 0, S_0000000002775510;
 .timescale -8 -10;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /INPUT 4 "BCD"
L_00000000027820f0 .functor OR 1, L_00000000027d6a70, L_00000000027d6bb0, C4<0>, C4<0>;
v00000000027d6110_0 .net "BCD", 3 0, v00000000027d6e30_0;  1 drivers
v00000000027d5df0_0 .net "D", 0 0, L_00000000027820f0;  alias, 1 drivers
v00000000027d5710_0 .net "divd3", 0 0, L_00000000027d6a70;  1 drivers
v00000000027d50d0_0 .net "divd5", 0 0, L_00000000027d6bb0;  1 drivers
S_0000000000f8dce0 .scope module, "check3" "divby3" 3 16, 4 7 0, S_0000000002775690;
 .timescale -8 -10;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /INPUT 4 "BCD"
L_00000000027432e0 .functor AND 1, L_00000000027d5490, L_00000000027d53f0, C4<1>, C4<1>;
v000000000277f0b0_0 .net "BCD", 3 0, v00000000027d6e30_0;  alias, 1 drivers
v000000000277f3d0_0 .net "D", 0 0, L_00000000027d6a70;  alias, 1 drivers
L_00000000027d6ff8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000000000277ed90_0 .net/2u *"_s0", 3 0, L_00000000027d6ff8;  1 drivers
v000000000277e930_0 .net *"_s10", 31 0, L_00000000027d52b0;  1 drivers
L_00000000027d70d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000277e9d0_0 .net/2u *"_s12", 31 0, L_00000000027d70d0;  1 drivers
v000000000277f470_0 .net *"_s14", 0 0, L_00000000027d53f0;  1 drivers
v000000000277f510_0 .net *"_s16", 0 0, L_00000000027432e0;  1 drivers
L_00000000027d7118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000277f1f0_0 .net/2u *"_s18", 0 0, L_00000000027d7118;  1 drivers
v000000000277e750_0 .net *"_s2", 0 0, L_00000000027d5490;  1 drivers
L_00000000027d7160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000277f5b0_0 .net/2u *"_s20", 0 0, L_00000000027d7160;  1 drivers
v000000000277ecf0_0 .net *"_s4", 31 0, L_00000000027d5030;  1 drivers
L_00000000027d7040 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000277ea70_0 .net *"_s7", 27 0, L_00000000027d7040;  1 drivers
L_00000000027d7088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000277e6b0_0 .net/2u *"_s8", 31 0, L_00000000027d7088;  1 drivers
L_00000000027d5490 .cmp/gt 4, L_00000000027d6ff8, v00000000027d6e30_0;
L_00000000027d5030 .concat [ 4 28 0 0], v00000000027d6e30_0, L_00000000027d7040;
L_00000000027d52b0 .arith/mod 32, L_00000000027d5030, L_00000000027d7088;
L_00000000027d53f0 .cmp/eq 32, L_00000000027d52b0, L_00000000027d70d0;
L_00000000027d6a70 .functor MUXZ 1, L_00000000027d7160, L_00000000027d7118, L_00000000027432e0, C4<>;
S_0000000000f8de60 .scope module, "check5" "divby5" 3 17, 5 7 0, S_0000000002775690;
 .timescale -8 -10;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /INPUT 4 "BCD"
L_0000000002782080 .functor AND 1, L_00000000027d5f30, L_00000000027d66b0, C4<1>, C4<1>;
v000000000277eb10_0 .net "BCD", 3 0, v00000000027d6e30_0;  alias, 1 drivers
v000000000277ebb0_0 .net "D", 0 0, L_00000000027d6bb0;  alias, 1 drivers
L_00000000027d71a8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000000000277e7f0_0 .net/2u *"_s0", 3 0, L_00000000027d71a8;  1 drivers
v000000000277ec50_0 .net *"_s10", 31 0, L_00000000027d6b10;  1 drivers
L_00000000027d7280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000277ee30_0 .net/2u *"_s12", 31 0, L_00000000027d7280;  1 drivers
v000000000277f010_0 .net *"_s14", 0 0, L_00000000027d66b0;  1 drivers
v00000000027d5170_0 .net *"_s16", 0 0, L_0000000002782080;  1 drivers
L_00000000027d72c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027d5ad0_0 .net/2u *"_s18", 0 0, L_00000000027d72c8;  1 drivers
v00000000027d5350_0 .net *"_s2", 0 0, L_00000000027d5f30;  1 drivers
L_00000000027d7310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027d6ed0_0 .net/2u *"_s20", 0 0, L_00000000027d7310;  1 drivers
v00000000027d69d0_0 .net *"_s4", 31 0, L_00000000027d6430;  1 drivers
L_00000000027d71f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027d5cb0_0 .net *"_s7", 27 0, L_00000000027d71f0;  1 drivers
L_00000000027d7238 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v00000000027d5e90_0 .net/2u *"_s8", 31 0, L_00000000027d7238;  1 drivers
L_00000000027d5f30 .cmp/gt 4, L_00000000027d71a8, v00000000027d6e30_0;
L_00000000027d6430 .concat [ 4 28 0 0], v00000000027d6e30_0, L_00000000027d71f0;
L_00000000027d6b10 .arith/mod 32, L_00000000027d6430, L_00000000027d7238;
L_00000000027d66b0 .cmp/eq 32, L_00000000027d6b10, L_00000000027d7280;
L_00000000027d6bb0 .functor MUXZ 1, L_00000000027d7310, L_00000000027d72c8, L_0000000002782080, C4<>;
    .scope S_0000000002775510;
T_0 ;
    %vpi_call 2 22 "$monitor", "%b | %b", v00000000027d6e30_0, v00000000027d5210_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000002775510;
T_1 ;
    %vpi_call 2 25 "$display", " BCD | D\012--------" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000002775510;
T_2 ;
    %delay 20000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002775510;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000027d6e30_0, 0, 4;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v00000000027d6e30_0;
    %addi 1, 0, 4;
    %store/vec4 v00000000027d6e30_0, 0, 4;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\tb_divby3or5.v";
    ".\divby3or5.v";
    ".\divby3.v";
    ".\divby5.v";
