# Bilgisayar Mimarisi <!-- omit in toc -->

## Ä°Ã§erikler <!-- omit in toc -->

- [Ders Bilgisi](#ders-bilgisi)
- [Proje Ã–devi](#proje-%C3%B6devi)
  - [XILINX ISE Design Studio](#xilinx-ise-design-studio)
  - [XILINX KullanÄ±mÄ±](#xilinx-kullan%C4%B1m%C4%B1)
    - [Proje OluÅŸturma](#proje-olu%C5%9Fturma)
    - [Proje Ä°ÅŸlemleri](#proje-i%CC%87%C5%9Flemleri)
    - [SimÃ¼le Etme](#sim%C3%BCle-etme)
  - [Teslim Åekli](#teslim-%C5%9Fekli)
  - [FaydalÄ± BaÄŸlantÄ±lar](#faydal%C4%B1-ba%C4%9Flant%C4%B1lar)
- [FaydalÄ± Siteler](#faydal%C4%B1-siteler)

## Ders Bilgisi

> Zordur ğŸ˜…

## Proje Ã–devi

Proje Ã¶devinin PDF'ine [buradan][Proje Ã–devi] ulaÅŸabilirsin.

- Proje [reposuna][16bit Mips VHDL - Repo] buradan ulaÅŸabilirsin
- Grup sayÄ±sÄ± 5 kiÅŸiliktir
- Son teslim tarihi: 20 MayÄ±s 2019 Pazartesi
- Proje'yi yapabilmek iÃ§in **XILINX ISE Design Studio kurulumu** yapmanÄ±z gerekmekte

### XILINX ISE Design Studio

- Resmi sitesinde indirmek iÃ§in [buraya][XILINX ISE Design Studio] tÄ±klayabilirsin
  - Username: `yemreak`
  - Password: `yemreak.com1`
- **XILINX ISE Design Studio**'yu direkt olarak [buradan][XILINX ISE Design Studio - Direct] indirebilirsin.
- **Drive** Ã¼zerinden indirmek iÃ§in [buraya][XILINX ISE Design Studio - Drive] bakabilirsin.
- `VirtualBox host only adaptor disappeared (Interface (â€˜VirtualBox Host-Only Ethernet Adapterâ€™) is not a Host-Only Adapter interface (VERR_INTERNAL_ERROR) SOLVED` hatasÄ± iÃ§in [buraya][Hata Ã‡Ã¶zÃ¼mÃ¼ 1] bakabilirsin.

### XILINX KullanÄ±mÄ±

HocanÄ±n hazÄ±rlamÄ±ÅŸ olduÄŸu videolar:

- [XILINX ile VHDL PROGRAMLAMA! - Full Adder (Tam ToplayÄ±cÄ±) TasarÄ±mÄ± #1](https://www.youtube.com/watch?v=-SZuTT3xa18)
- [XILINX ile VHDL PROGRAMLAMA! - Full Adder (Tam ToplayÄ±cÄ±) TasarÄ±mÄ± #2](https://www.youtube.com/watch?v=H7jihUQz-Io)
- [XILINX ile VHDL PROGRAMLAMA! - Full Adder (Tam ToplayÄ±cÄ±) TasarÄ±mÄ± #3](https://www.youtube.com/watch?v=Sw5ktjHl1zc)

> Alttaki bilgilerde yapÄ±lacak iÅŸlermler Ã¶zetlenmiÅŸtir.

#### Proje OluÅŸturma

- `New Project`
- Top-level source type: `HDL`
- `XST`, `ISIM`, Preffered Language: `VHDL`

#### Proje Ä°ÅŸlemleri

- `New Source` > `VHDL_module`
- ModÃ¼lÃ¼ boÅŸ bÄ±rakÄ±n devam edin.

#### SimÃ¼le Etme

- Similasyon oluÅŸturmak iÃ§in [buraya][XILINX ISE - Simulation] bakabilirsin.
  - `Start with a semantic of the top-level block`
- SimÃ¼lasyona veri giriÅŸi iÃ§in [buraya][ISIM Simulator] bakabailirsin.
  - `restart` Yeniden baÅŸlatma
  - `put <pbje_ismi> <deÄŸer>` Veri atama
    - Ã–rn: `put tt_g1 0`
  - `run all` Hepsini Ã§alÄ±ÅŸtÄ±rma

### Teslim Åekli

- Similasyon sonuÃ§larÄ± raporlanacak ve pdf haline getirilecek
- Verilen *instruction*'larÄ±n hepsi gerÃ§ekleÅŸtirilecek
- SonuÃ§lar similatÃ¶rde gÃ¶sterilecek
- PDF ile `.vhd` uzantÄ±lÄ± kaynak kodlarÄ±nÄ± sisteme yÃ¼klenecek
  - Aksis - DÃ¶kÃ¼man paylaÅŸÄ±mÄ± - Bilgisayar Mimarisi - Proje

### FaydalÄ± BaÄŸlantÄ±lar

- [16bit Mips VHDL]
- [MIPS-Processor-VHDL - Github]
- [PiJoules/MIPS-processor]

## FaydalÄ± Siteler

- [MIPS Visual]

[Drive]: https://drive.google.com/open?id=1NXSZ1cKrnX7mf7tUahAgKbzd-TcWMs2X

[Proje Ã–devi]: ../res/2019_bilgisayar_mimarisi_proje.pdf
[XILINX ISE Design Studio]: https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html
[XILINX ISE Design Studio - Direct]: https://xilinx-ax-dl.entitlenow.com/dl/ul/2018/02/21/R209898474/Xilinx_ISE_S6_Win10_14.7_ISE_VMs_0206_1.zip/70f417f0787735862bdf9e9e3107e2af/5CC73BF4?akdm=0&filename=Xilinx_ISE_S6_Win10_14.7_ISE_VMs_0206_1.zip
[XILINX ISE Design Studio - Drive]: https://drive.google.com/open?id=1-4j-ZBZmA5axu2G3ebxcITROWsR2IUny
[XILINX ISE - Simulation]: https://youtu.be/H7jihUQz-Io?t=637
[ISIM Simulator]: https://youtu.be/Sw5ktjHl1zc?t=576
[Hata Ã‡Ã¶zÃ¼mÃ¼ 1]: https://darrenoneill.eu/?p=627

[16bit Mips VHDL]: https://www.fpga4student.com/2017/09/vhdl-code-for-mips-processor.html
[MIPS-Processor-VHDL - Github]: https://github.com/cm4233/MIPS-Processor-VHDL
[PiJoules/MIPS-processor]: https://github.com/PiJoules/MIPS-processor

[MIPS Visual]: http://www3.ntu.edu.sg/home/smitha/FYP_Gerald/index.html

[16bit Mips VHDL - Repo]: https://github.com/yedhrab/16BitMipsVHDL