// -----------------------------------------------------------------------------
// This file is part of Moira - A Motorola 68k emulator
//
// Copyright (C) Dirk W. Hoffmann. www.dirkwhoffmann.de
// Published under the terms of the MIT License
// -----------------------------------------------------------------------------

template <Core C, Instr I, Mode M, Size S> void
Moira::execFBcc(u16 opcode)
{
    execLineF<C, I, M, S>(opcode);
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFDbcc(u16 opcode)
{
    execLineF<C, I, M, S>(opcode);
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFGen(u16 opcode)
{
    AVAILABILITY(C68000)

    auto ext = queue.irc;
    auto cod  = xxx_____________(ext);
    auto cmd  = _________xxxxxxx(ext);

    // readExt<C>();

    if (M == MODE_AN) {
        if (ext & 0x4000) { execLineF<C, I, M, S>(opcode); return; }
    }
    if (M == MODE_IP) {
        if (cod == 0b010) { execLineF<C, I, M, S>(opcode); return; }
    }

    // Catch FMOVE instructions
    switch (cod) {

        case 0b010:

            if ((ext & 0xFC00) == 0x5C00) { execFMovecr<C, FMOVECR, M, S>(opcode); return; }
            [[fallthrough]];

        case 0b000:

            if (cmd != 0x00 && cmd != 0x40 && cmd != 0x44) break;
            [[fallthrough]];

        case 0b011:

            execFMove<C, FMOVE, M, S>(opcode);
            return;

        case 0b101:
        case 0b100:
        case 0b110:
        case 0b111:

            printf("Calling execFMovem\n");
            execFMovem<C, FMOVEM, M, S>(opcode);
            // breakpointReached(reg.pc0);
            return;
    }

    // Catch all other instructions
    switch (cod) {

        case 0b010:
        case 0b000:

            switch (cmd) {

                case 0x01: printf("TODO: FINT\n"); execFGeneric<C, FINT, M, S>(opcode); return;
                case 0x02: printf("TODO: FSINH\n"); execFGeneric<C, FSINH, M, S>(opcode); return;
                case 0x03: printf("TODO: FINTRZ\n"); execFGeneric<C, FINTRZ, M, S>(opcode); return;
                case 0x04: printf("TODO: FSQRT\n"); execFGeneric<C, FSQRT, M, S>(opcode); return;
                case 0x06: printf("TODO: FLOGNP1\n"); execFGeneric<C, FLOGNP1, M, S>(opcode); return;
                case 0x08: printf("TODO: FETOXM1\n"); execFGeneric<C, FETOXM1, M, S>(opcode); return;
                case 0x09: printf("TODO: FTANH\n"); execFGeneric<C, FTANH, M, S>(opcode); return;
                case 0x0A: printf("TODO: FASIN\n"); execFGeneric<C, FASIN, M, S>(opcode); return;
                case 0x0D: printf("TODO: FATANH\n"); execFGeneric<C, FATANH, M, S>(opcode); return;
                case 0x0E: printf("TODO: FSIN\n"); execFGeneric<C, FSIN, M, S>(opcode); return;
                case 0x0F: printf("TODO: FTAN\n"); execFGeneric<C, FTAN, M, S>(opcode); return;
                case 0x10: printf("TODO: FETOX\n"); execFGeneric<C, FETOX, M, S>(opcode); return;
                case 0x11: printf("TODO: FTWOTOX\n"); execFGeneric<C, FTWOTOX, M, S>(opcode); return;
                case 0x12: printf("TODO: FTENTOX\n"); execFGeneric<C, FTENTOX, M, S>(opcode); return;
                case 0x14: printf("TODO: FLOGN\n"); execFGeneric<C, FLOGN, M, S>(opcode); return;
                case 0x15: printf("TODO: FLOG10\n"); execFGeneric<C, FLOG10, M, S>(opcode); return;
                case 0x16: printf("TODO: FLOG2\n"); execFGeneric<C, FLOG2, M, S>(opcode); return;
                case 0x18: printf("TODO: FABS\n"); execFGeneric<C, FABS, M, S>(opcode); return;
                case 0x19: printf("TODO: FCOSH\n"); execFGeneric<C, FCOSH, M, S>(opcode); return;
                case 0x1A: printf("TODO: FNEG\n"); execFGeneric<C, FNEG, M, S>(opcode); return;
                case 0x1C: printf("TODO: FACOS\n"); execFGeneric<C, FACOS, M, S>(opcode); return;
                case 0x1D: printf("TODO: FCOS\n"); execFGeneric<C, FCOS, M, S>(opcode); return;
                case 0x1E: printf("TODO: FGETEXP\n"); execFGeneric<C, FGETEXP, M, S>(opcode); return;
                case 0x1F: printf("TODO: FGETMAN\n"); execFGeneric<C, FGETMAN, M, S>(opcode); return;
                case 0x20: printf("TODO: FDIV\n"); execFGeneric<C, FDIV, M, S>(opcode); return;
                case 0x21: printf("TODO: FMOD\n"); execFGeneric<C, FMOD, M, S>(opcode); return;
                case 0x22: printf("TODO: FADD\n"); execFGeneric<C, FADD, M, S>(opcode); return;
                case 0x23: printf("TODO: FMUL\n"); execFGeneric<C, FMUL, M, S>(opcode); return;
                case 0x24: printf("TODO: FSGLDIV\n"); execFGeneric<C, FSGLDIV, M, S>(opcode); return;
                case 0x25: printf("TODO: FREM\n"); execFGeneric<C, FREM, M, S>(opcode); return;
                case 0x26: printf("TODO: FSCAL\n"); execFGeneric<C, FSCAL, M, S>(opcode); return;
                case 0x27: printf("TODO: FSGLMUL\n"); execFGeneric<C, FSGLMUL, M, S>(opcode); return;
                case 0x28: printf("TODO: FSUB\n"); execFGeneric<C, FSUB, M, S>(opcode); return;
                case 0x30: printf("TODO: FSINCOS\n"); return; // dasmFGeneric2<FSINCOS, M, S>(str, addr, op); return;
                case 0x31: printf("TODO: FSINCOS\n"); return; // dasmFGeneric2<FSINCOS, M, S>(str, addr, op); return;
                case 0x32: printf("TODO: FSINCOS\n"); return; // dasmFGeneric2<FSINCOS, M, S>(str, addr, op); return;
                case 0x33: printf("TODO: FSINCOS\n"); return; // dasmFGeneric2<FSINCOS, M, S>(str, addr, op); return;
                case 0x34: printf("TODO: FSINCOS\n"); return; // dasmFGeneric2<FSINCOS, M, S>(str, addr, op); return;
                case 0x35: printf("TODO: FSINCOS\n"); return; // dasmFGeneric2<FSINCOS, M, S>(str, addr, op); return;
                case 0x36: printf("TODO: FSINCOS\n"); return; // dasmFGeneric2<FSINCOS, M, S>(str, addr, op); return;
                case 0x37: printf("TODO: FSINCOS\n"); return; // dasmFGeneric2<FSINCOS, M, S>(str, addr, op); return;
                case 0x38: printf("TODO: FCMP\n"); execFGeneric<C, FCMP, M, S>(opcode); return;
                case 0x3A: printf("TODO: FTST\n"); return; // dasmFGeneric3<FTST, M, S>(str, addr, op); return;
                case 0x41: printf("TODO: FSSQRT\n"); execFGeneric<C, FSSQRT, M, S>(opcode); return;
                case 0x45: printf("TODO: FDSQRT\n"); execFGeneric<C, FDSQRT, M, S>(opcode); return;
                case 0x58: printf("TODO: FSABS\n"); execFGeneric<C, FSABS, M, S>(opcode); return;
                case 0x5A: printf("TODO: FSNEG\n"); execFGeneric<C, FSNEG, M, S>(opcode); return;
                case 0x5C: printf("TODO: FDABS\n"); execFGeneric<C, FDABS, M, S>(opcode); return;
                case 0x5E: printf("TODO: FDNEG\n"); execFGeneric<C, FDNEG, M, S>(opcode); return;
                case 0x60: printf("TODO: FSDIV\n"); execFGeneric<C, FSDIV, M, S>(opcode); return;
                case 0x62: printf("TODO: FSADD\n"); execFGeneric<C, FSADD, M, S>(opcode); return;
                case 0x63: printf("TODO: FSMUL\n"); execFGeneric<C, FSMUL, M, S>(opcode); return;
                case 0x64: printf("TODO: FDDIV\n"); execFGeneric<C, FDDIV, M, S>(opcode); return;
                case 0x66: printf("TODO: FDADD\n"); execFGeneric<C, FDADD, M, S>(opcode); return;
                case 0x67: printf("TODO: FDMUL\n"); execFGeneric<C, FDMUL, M, S>(opcode); return;
                case 0x68: printf("TODO: FSSUB\n"); execFGeneric<C, FSSUB, M, S>(opcode); return;
                case 0x6C: printf("TODO: FDSUB\n"); execFGeneric<C, FDSUB, M, S>(opcode); return;
            }
            break;
    }

    execLineF<C, I, M, S>(opcode);

    FINALIZE
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFNop(u16 opcode)
{
    execLineF<C, I, M, S>(opcode);
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFRestore(u16 opcode)
{
    execLineF<C, I, M, S>(opcode);
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFSave(u16 opcode)
{
    execLineF<C, I, M, S>(opcode);
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFScc(u16 opcode)
{
    execLineF<C, I, M, S>(opcode);
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFTrapcc(u16 opcode)
{
    execLineF<C, I, M, S>(opcode);
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFMove(u16 opcode)
{
    AVAILABILITY(C68000);

    auto ext = readExt<C, Word>();
    auto reg = _____________xxx (opcode);
    auto cod = xxx_____________ (ext);
    auto src = ___xxx__________ (ext);
    auto dst = ______xxx_______ (ext);
    auto fac = _________xxxxxxx (ext);

    u32 data;

    // Catch illegal extension words
    if (!fpu.isValidExt(I, M, opcode, ext)) {

        execLineF<C, I, M, S>(opcode);
        return;
    }

    switch (cod) {

        case 0b000:

            printf("FMOVE: cod = 000\n");
            /*
             if (fac == 0x40) str << Ins<FSMOVE>{} << Ffmt{2};
             else if (fac == 0x44) str << Ins<FDMOVE>{} << Ffmt{2};
             else str << Ins<I>{} << Ffmt{2};

             str << str.tab << Fp(src) << Sep{} << Fp(dst);
             */
            CYCLES(4);
            break;

        case 0b010:

            printf("FMOVE: cod = 010\n");
            /*
             if (fac == 0x40) str << Ins<FSMOVE>{} << Ffmt{src};
             else if (fac == 0x44) str << Ins<FDMOVE>{} << Ffmt{src};
             else str << Ins<I>{} << Ffmt{src};
             */

            if (M == MODE_IM) {

                // u64 val;

                switch (src) {

                    case 0: // Long-Word Integer

                        printf("FMOVE IM: Long-Word Integer\n");
                        /*
                         val = dasmIncRead<Long>(addr);
                         str << str.tab << Ims<Long>(u32(val)) << Sep{} << Fp(dst);
                         */
                        break;

                    case 1: // Single precision

                        printf("FMOVE IM: Single precision\n");
                        /*
                         val = dasmIncRead<Long>(addr);
                         str << str.tab << "#<fixme>" << Sep{} << Fp(dst);
                         */
                        break;

                    case 2: // Double precision

                        printf("FMOVE IM: Double precision (fallthrough)\n");
                        break;

                    case 3: // Packed-Decimal Real

                        printf("FMOVE IM: Single precision\n");
                        /*
                         val = dasmIncRead<Long>(addr);
                         dasmIncRead<Long>(addr);
                         dasmIncRead<Long>(addr); // Why???
                         str << str.tab << "#<fixme>" << Sep{} << Fp(dst);
                         */
                        break;

                    case 5: // Double-precision real

                        printf("FMOVE IM: Double-precision real\n");
                        /*
                         val = dasmIncRead<Long>(addr);
                         dasmIncRead<Long>(addr);
                         str << str.tab << "#<fixme>" << Sep{} << Fp(dst);
                         */
                        break;

                    case 6: // Byte Integer

                        printf("FMOVE IM: Byte Integer\n");
                        /*
                         val = dasmIncRead<Word>(addr);
                         str << str.tab << Ims<Byte>(u32(val)) << Sep{} << Fp(dst);
                         */
                        break;

                    default:

                        printf("FMOVE IM: Default\n");
                }
            } else {

                printf("FMOVE (MODE != IM)\n");
            }
            break;

        case 0b011:

            switch (src) {

                case 0b000:
                    printf("FMOVE Reg -> Mem (L)\n");
                    data = softfloat::floatx80_to_int32(fpu.fpr[dst].raw);
                    writeOp<C, M, Long>(reg, data);
                    break;

                case 0b001:
                    printf("FMOVE Reg -> Mem (S)\n");
                    data = softfloat::floatx80_to_float32(fpu.fpr[dst].raw);
                    writeOp<C, M, Long>(reg, data);
                    break;

                case 0b010:
                {
                    softfloat::floatx80 data;
                    data = fpu.fpr[dst].raw;

                    if ((fpu.fpcr & 0b11000000) == 0b01000000) {
                        data = softfloat::float32_to_floatx80(floatx80_to_float32(fpu.fpr[dst].raw));
                    } else if ((fpu.fpcr & 0b11000000) == 0b10000000) {
                        data = softfloat::float64_to_floatx80(floatx80_to_float64(fpu.fpr[dst].raw));
                    } else {
                        data = fpu.fpr[dst].raw;
                    }

                    printf("FMOVE Reg -> Mem (X)\n");
                    auto ea = computeEA<C, M, Extended>(reg);
                    writeM<C, M, Word>(ea, u32(data.high));
                    writeM<C, M, Word>(U32_ADD(ea, 2), u32(0));
                    writeM<C, M, Long>(U32_ADD(ea, 4), u32(data.low >> 32));
                    writeM<C, M, Long>(U32_ADD(ea, 8), u32(data.low));
                    updateAn<M, Quad>(reg);
                    break;
                }
                case 0b011:
                {
                    printf("FMOVE Reg -> Mem (Packed{#k})\n");

                    // Sign-extend k-factor
                    int k = (fac & 0x40) ? (fac | 0xffffff80) : (fac & 0x7f);
                    u32 dw1, dw2, dw3;
                    fpu.pack(fpu.fpr[dst], k, dw1, dw2, dw3);
                    auto ea = computeEA<C, M, Extended>(reg);
                    writeM<C, M, Long>(ea, dw1);
                    writeM<C, M, Long>(U32_ADD(ea, 4), dw2);
                    writeM<C, M, Long>(U32_ADD(ea, 8), dw3);
                    updateAn<M, Extended>(reg);
                    break;
                }
                case 0b100:
                    printf("FMOVE Reg -> Mem (W)\n");
                    data = softfloat::floatx80_to_int32(fpu.fpr[dst].raw);
                    writeOp<C, M, Word>(reg, u16(data));
                    break;

                case 0b101:
                {
                    softfloat::float64 data;
                    if ((fpu.fpcr & 0b11000000) == 0b01000000) {
                        data = softfloat::float32_to_float64(floatx80_to_float32(fpu.fpr[dst].raw));
                    } else {
                        data = softfloat::floatx80_to_float64(fpu.fpr[dst].raw);
                    }

                    printf("FMOVE Reg -> Mem (D) (%llx)\n", data);
                    auto ea = computeEA<C, M, Quad>(reg);
                    writeM<C, M, Long>(ea, u32(data >> 32));
                    writeM<C, M, Long>(U32_ADD(ea, Long), u32(data));
                    updateAn<M, Quad>(reg);
                    break;
                }
                case 0b110:
                    printf("FMOVE Reg -> Mem (B)\n");
                    data = softfloat::floatx80_to_int32(fpu.fpr[dst].raw);
                    writeOp<C, M, Byte>(reg, u8(data));
                    break;

                case 0b111:
                {
                    printf("FMOVE Reg -> Mem (Packed{Dn})\n");

                    int k = readD(fac >> 4);
                    u32 dw1, dw2, dw3;
                    fpu.pack(fpu.fpr[dst], k, dw1, dw2, dw3);
                    auto ea = computeEA<C, M, Extended>(reg);
                    writeM<C, M, Long>(ea, dw1);
                    writeM<C, M, Long>(U32_ADD(ea, 4), dw2);
                    writeM<C, M, Long>(U32_ADD(ea, 8), dw3);
                    updateAn<M, Extended>(reg);

                    break;
                }
            }
            break;
    }

    prefetch<C>();

    FINALIZE
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFMovecr(u16 opcode)
{
    AVAILABILITY(C68000);

    auto ext = readExt<C,Word>();
    auto dst = ______xxx_______ (ext);
    auto ofs = _________xxxxxxx (ext);

    // Catch illegal extension words
    if (!fpu.isValidExt(I, M, opcode, ext)) {

        execLineF<C, I, M, S>(opcode);
        return;
    }

    printf("execFMovecr %x -> %d\n", ofs, dst);

    switch (ofs)
    {
        case 0x0:   fpu.setFPR(dst, 0x4000, 0xc90fdaa22168c235); break; // pi
        case 0xb:   fpu.setFPR(dst, 0x3ffd, 0x9a209a84fbcff798); break; // log10(2)
        case 0xc:   fpu.setFPR(dst, 0x4000, 0xadf85458a2bb4a9b); break; // e
        case 0xd:   fpu.setFPR(dst, 0x3fff, 0xb8aa3b295c17f0bc); break; // log2(e)
        case 0xe:   fpu.setFPR(dst, 0x3ffd, 0xde5bd8a937287195); break; // log10(e)
        case 0xf:   fpu.setFPR(dst, 0x0000, 0x0000000000000000); break; // 0.0
        case 0x30:  fpu.setFPR(dst, 0x3ffe, 0xb17217f7d1cf79ac); break;  // ln(2)
        case 0x31:  fpu.setFPR(dst, 0x4000, 0x935d8dddaaa8ac17); break;   // ln(10)
        case 0x32:  fpu.setFPR(dst, 0x0000, 0x0000000000000001); break;   // 10^0
        case 0x33:  fpu.setFPR(dst, 0x0000, 0x000000000000000A); break;   // 10^1
        case 0x34:  fpu.setFPR(dst, 0x0000, 0x0000000000000064); break;   // 10^2

        default:
            printf("Unknown FPU ROM constant (%02x)\n", ofs);
            fpu.setFPR(dst, 0, 0);
            break;
    }

    prefetch<C>();

    FINALIZE
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFMovem(u16 opcode)
{
    AVAILABILITY(C68000);
    
    // auto old = addr;
    auto ext = queue.irc; //  dasmIncRead(addr);
    auto reg = _____________xxx (opcode);
    auto cod = xxx_____________ (ext);
    auto mod = ___xx___________ (ext);
    // auto rrr = _________xxx____ (ext);
    auto lll = ___xxx__________ (ext);

    printf("execFMovem\n");

    if (!MIMIC_MUSASHI) {

        if (!fpu.isValidExt(I, M, opcode, ext)) {

            execLineF<C, I, M, S>(opcode);
            return;
        }
    }

    switch (cod) {

        case 0b100: // Ea to Cntrl

            if (lll == 0 || lll == 1 || lll == 2 || lll == 4) {

                (void)readExt<C,Word>();

                u32 ea, data;
                readOp<C, M, Long, STD_AE_FRAME>(reg, &ea, &data);

                if (lll & 4) { fpu.setFPCR(data); }
                if (lll & 2) { fpu.setFPSR(data); }
                if (lll & 1) { fpu.setFPIAR(data); }

                if (lll & 4) { printf("FPCR = %d\n", data); }
                if (lll & 2) { printf("FPSR = %d\n", data); }
                if (lll & 1) { printf("FPIAR = %d\n", data); }

                prefetch<C>();
                return;

            } else {

                printf("Ea to Cntrl (lll = %d)\n", lll);

                (void)readExt<C,Word>();

                u32 ea, data;

                if (lll & 4) {
                    readOp<C, M, Long, STD_AE_FRAME>(reg, &ea, &data);
                    fpu.fpcr = data;
                }
                if (lll & 2) {
                    readOp<C, M, Long, STD_AE_FRAME>(reg, &ea, &data);
                    fpu.fpsr = data;
                }
                if (lll & 1) {
                    readOp<C, M, Long, STD_AE_FRAME>(reg, &ea, &data);
                    fpu.fpiar = data;
                }

                prefetch<C>();
                CYCLES(10);
            }
            break;

        case 0b101: // Cntrl to Ea

            if (lll == 0 || lll == 1 || lll == 2 || lll == 4) {

                printf("FMOVE Cntrl -> Ea\n");

                (void)readExt<C,Word>();

                u32 data = 0;
                if (lll & 1) { data = fpu.fpiar; }
                if (lll & 2) { data = fpu.fpsr; }
                if (lll & 4) { data = fpu.fpcr; }

                if (M != MODE_IM && M != MODE_IP) {
                    writeOp<C, M, Long>(reg, data);
                }

                prefetch<C>();
                return;

            } else {
                printf("TODO: FMOVEM Cntrl -> Ea\n");

                (void)readExt<C,Word>();
                prefetch<C>();
            }
            break;

        case 0b110: // Memory to FPU

            switch (mod) {

                case 0b00: // Static list, predecrement addressing

                    printf("TODO: MEM -> FPU (Static list, predecrement addressing)\n");
                    break;

                case 0b01: // Dynamic list, predecrement addressing

                    printf("TODO: MEM -> FPU (Dynamic list, predecrement addressing)\n");
                    break;

                case 0b10: // Static list, postincrement addressing

                    printf("TODO: MEM -> FPU (Static list, postincrement addressing)\n");
                    break;

                case 0b11: // Dynamic list, postincrement addressing

                    printf("TODO: MEM -> FPU (Dynamic list, postincrement addressing)\n");
                    break;
            }
            break;

        case 0b111: // FPU to memory

            switch (mod) {

                case 0b00: // Static list, predecrement addressing

                    printf("TODO: FPU -> MEM (Static list, predecrement addressing)\n");
                    break;

                case 0b01: // Dynamic list, predecrement addressing

                    printf("TODO: FPU -> MEM (Dynamic list, predecrement addressing)\n");

                    (void)readExt<C,Word>();
                    prefetch<C>();
                    break;

                case 0b10: // Static list, postincrement addressing

                    printf("TODO: FPU -> MEM (Static list, postincrement addressing)\n");
                    break;

                case 0b11: // Dynamic list, postincrement addressing

                    printf("TODO: FPU -> MEM (Dynamic list, postincrement addressing)\n");
                    break;
            }
            break;
    }

    // execLineF<C, I, M, S>(opcode);
}

template <Core C, Instr I, Mode M, Size S> void
Moira::execFGeneric(u16 opcode)
{
    AVAILABILITY(C68000);

    // Filter out unavailable instructions
    if (fpu.model == FPU_68040) {

        switch (I) {

            case FACOS:
            case FASIN:
            case FATANH:
            case FCOS:
            case FCOSH:
            case FETOX:
            case FETOXM1:
            case FGETEXP:
            case FGETMAN:
            // case FINT:
            case FINTRZ:
            case FLOG10:
            case FLOG2:
            case FLOGN:
            case FLOGNP1:
            case FMOD:
            case FREM:
            case FSCAL:
            case FSIN:
            case FSINCOS:
            case FSINH:
            case FTAN:
            case FTANH:
            case FTENTOX:
            case FTWOTOX:

                execLineF<C, I, M, S>(opcode);
                FINALIZE
                return;

            default:
                break;
        }
    }

    // (void)readExt<C,Word>();
    prefetch<C>();

    FINALIZE
}
