# Lab 2: Seven Segment Display Decoder

VHDL for ECE 281 [Lab 2](https://usafa-ece.github.io/ece281-book/lab/lab2.html)

Targeted toward Digilent Basys3. Tested Vivado 2024.2

Truth Table:
| D_3:0 | S_a | S_b | S_c | S_d | S_e | S_f | S_g |
|-------|-----|-----|-----|-----|-----|-----|-----|
| 0000  | 0   | 0   | 0   | 0   | 0   | 0   | 1   |
| 0001  | 1   | 0   | 0   | 1   | 1   | 1   | 1   |
| 0010  | 0   | 0   | 1   | 0   | 0   | 1   | 0   |
| 0011  | 0   | 0   | 0   | 0   | 1   | 1   | 0   |
| 0100  | 1   | 0   | 0   | 1   | 1   | 0   | 0   |
| 0101  | 0   | 1   | 0   | 0   | 1   | 0   | 0   |
| 0110  | 0   | 1   | 0   | 0   | 0   | 0   | 0   |
| 0111  | 0   | 0   | 0   | 1   | 1   | 1   | 1   |
| 1000  | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| 1001  | 0   | 0   | 0   | 1   | 1   | 0   | 0   |
| 1010  | 0   | 0   | 0   | 1   | 0   | 0   | 0   |
| 1011  | 1   | 1   | 0   | 0   | 0   | 0   | 0   |
| 1100  | 1   | 1   | 1   | 0   | 0   | 1   | 0   |
| 1101  | 1   | 0   | 0   | 0   | 0   | 1   | 0   |
| 1110  | 0   | 1   | 1   | 0   | 0   | 0   | 0   |
| 1111  | 0   | 1   | 1   | 1   | 0   | 0   | 0   |
