
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-96-generic) on Mon Apr 20 15:15:26 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/HLStools/vivado/exemplo'
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2K
[1;32mopen 
open_project 
open_solution 
[0m[32mopen 
openssl 
openssl.exe 
openvpn 
openvt 
[0m
[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project r[26C[2Kvivado_hls> open_project rom_init_c/[36C[2Kvivado_hls> open_project rom_init_c[35C
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/exemplo/rom_init_c'.
WARNING: [HLS 200-40] No /home/vivado/HLStools/vivado/exemplo/rom_init_c/a/a.aps file found.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2K
[1;32mopen 
open_project 
open_solution 
[0m[32mobj2yaml.exe 
objcopy 
objcopy.exe 
objdump 
objdump.exe 
od 
od.exe 
on_ac_power 
open 
openssl 
openssl.exe 
openvpn 
openvt 
orbd 
os-prober 
osage 
ostinato 
overlayroot-chroot 
ownership 
[0m
[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/exemplo/rom_init_c/sol'.
/home/vivado/HLStools/vivado/exemplo/rom_init_c/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C[2Kvivado_hls> ls [15C[2Kvivado_hls> ls c[16C[2Kvivado_hls> ls [15C[2Kvivado_hls> ls[14C[2Kvivado_hls> ls [15C[2Kvivado_hls> ls p[16C[2Kvivado_hls> ls pr[17C[2Kvivado_hls> ls pro[18C[2Kvivado_hls> ls proc[19C[2Kvivado_hls> ls pro[18C[2Kvivado_hls> ls pr[17C[2Kvivado_hls> ls p[16C[2Kvivado_hls> ls [15C[2Kvivado_hls> ls[14C[2Kvivado_hls> l[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> s[13C
ambiguous command name "s": safe_link safe_mkdir sc2ap sc_get_clocks sc_get_modules sc_get_portdomain sc_get_processes scan schedule scout_hls_bin seek send_msg_by_id set set_child set_clock_domain set_clock_uncertainty set_cycle_distance set_default_model set_directive_allocation set_directive_array_map set_directive_array_partition set_directive_array_privatize set_directive_array_reshape set_directive_array_stream set_directive_clock set_directive_data_pack set_directive_dataflow set_directive_dependence set_directive_expression_balance set_directive_function_extract set_directive_function_instantiate set_directive_inline set_directive_interface set_directive_latency set_directive_license set_directive_loop_flatten set_directive_loop_merge set_directive_loop_tripcount set_directive_loop_unroll set_directive_occurrence set_directive_pipeline set_directive_platform set_directive_power set_directive_protocol set_directive_reset set_directive_resource set_directive_stable set_directive_stream set_directive_top set_directive_unroll set_implementation set_include_path set_indent set_module_name set_msg_logfile set_name_length set_option_info set_param set_part set_platform set_power_domain set_resource_limit set_schedule set_top set_wrap_mode setup_gcc_path show_core socket source split spyglass-run spyglass_run_wrap stack_indent stack_level store_data_type_id string subst switch syn_report
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
rom_init_c
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd r[16C[2K
[35mres 
[0m[0mrom_init_c 
[0m
[2Kvivado_hls> cd r[16C[2Kvivado_hls> cd ro[17C[2Kvivado_hls> cd rom[18C[2Kvivado_hls> cd rom_init_c/[26C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
hamming_window.c
hamming_window.h
hamming_window_test.c
proj_rom_init_c
README
run_hls.tcl
sol
vivado_hls.app
vivado_hls.log
x_hls.tcl
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> set_top hamming_window[34C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
rom_init_c
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> add_files hamming_window.c[38C
WARNING: [HLS 200-40] Cannot find design file 'hamming_window.c'
[2Kvivado_hls> [12C[2Kvivado_hls> add_files -tb hamming_window_test.c[47C
WARNING: [HLS 200-40] Cannot find test bench file 'hamming_window_test.c'
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
rom_init_c
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd r[16C[2Kvivado_hls> cd ro[17C[2Kvivado_hls> cd rom_init_c/[26C
[2Kvivado_hls> [12C[2Kvivado_hls> cd rom_init_c/[26C[2Kvivado_hls> ls[14C[2Kvivado_hls> add_files -tb hamming_window_test.c[47C
INFO: [HLS 200-10] Adding test bench file 'hamming_window_test.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files -tb hamming_window_test.c[47C[2Kvivado_hls> cd rom_init_c/[26C[2Kvivado_hls> ls[14C[2Kvivado_hls> add_files -tb hamming_window_test.c[47C[2Kvivado_hls> add_files hamming_window.c[38C
INFO: [HLS 200-10] Adding design file 'hamming_window.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xc7k160t-fbg484-1}[40C
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csh[15C[2Kvivado_hls> cs[14C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hamming_window.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:01:47 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34763 ; free virtual = 44952
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:01:47 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34763 ; free virtual = 44952
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:01:55 . Memory (MB): peak = 905.113 ; gain = 204.793 ; free physical = 34576 ; free virtual = 44796
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:01:56 . Memory (MB): peak = 905.113 ; gain = 204.793 ; free physical = 34573 ; free virtual = 44794
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:56 . Memory (MB): peak = 1028.672 ; gain = 328.352 ; free physical = 34515 ; free virtual = 44740
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:56 . Memory (MB): peak = 1028.672 ; gain = 328.352 ; free physical = 34515 ; free virtual = 44740
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hamming_window' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hamming_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 116.5 seconds; current allocated memory: 287.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 287.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hamming_window' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hamming_window/outdata' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hamming_window/indata' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hamming_window' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'hamming_window_mul_mul_14ns_16s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hamming_window'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 287.920 MB.
INFO: [RTMG 210-279] Implementing memory 'hamming_window_window_coeff_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:58 . Memory (MB): peak = 1028.672 ; gain = 328.352 ; free physical = 34508 ; free virtual = 44740
INFO: [VHDL 208-304] Generating VHDL RTL for hamming_window.
INFO: [VLOG 209-307] Generating Verilog RTL for hamming_window.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
hamming_window.c
hamming_window.h
hamming_window_test.c
proj_rom_init_c
README
run_hls.tcl
sol
vivado_hls.app
vivado_hls.log
x_hls.tcl
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
rom_init_c
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
214_benchmakrs
214_revisao
25_benchmarks
exemplo
ready
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd r[16C[2Kvivado_hls> cd re[17C[2K
[35mres 
[0m[0mready 
[0m
[2Kvivado_hls> cd re[17C[2Kvivado_hls> cd rea[18C[2Kvivado_hls> cd ready/[21C
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
Chebyshev
Fir
Kmeans
Loopback
Mibench
Paeth
Poly5
Poly6
Poly8
Qspline
results.txt
run.sh
Sgfilter
SobelFilter
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd C[16C[2Kvivado_hls> cd Ch[17C[2Kvivado_hls> cd Chebyshev/[25C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
chebyshev.cpp
chebyshev.h
CMakeLists.txt
proj
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> g[13C[2Kvivado_hls> ge[14C[2Kvivado_hls> ged[15C[2Kvivado_hls> gedi[16C[2Kvivado_hls> gedit[17C[2Kvivado_hls> gedi[16C[2Kvivado_hls> ged[15C[2Kvivado_hls> ge[14C[2Kvivado_hls> g[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12CERROR: [Common 17-156] Event "1" is too far in the past.

    while executing
"rdi::HistEvent -event $event"
    (procedure "history" line 64)
    invoked from within
"history event $i"
    (procedure "getHistory" line 5)
    invoked from within
"getHistory"
    (procedure "doExit" line 15)
    invoked from within
"doExit"
    ("" arm line 5)
    invoked from within
"switch -exact -- $char {
        \u0001 { ;# ^a
            set CMDLINE_CURSOR 0
        }
        \u0002 { ;# ^b
            if { $CMDLINE_CURSOR > 0..."
    (procedure "handleControls" line 10)
    invoked from within
"handleControls"
    (procedure "TclReadLine::tclline" line 105)
    invoked from within
"TclReadLine::tclline"
