Flow report for cycloneV_soc
Thu Feb 28 18:54:12 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Thu Feb 28 18:54:12 2019       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; cycloneV_soc                                ;
; Top-level Entity Name           ; soc_top                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 6,664 / 15,880 ( 42 % )                     ;
; Total registers                 ; 8857                                        ;
; Total pins                      ; 142 / 314 ( 45 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 770,281 / 2,764,800 ( 28 % )                ;
; Total DSP Blocks                ; 1 / 84 ( 1 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 5 ( 20 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/28/2019 18:46:21 ;
; Main task         ; Compilation         ;
; Revision Name     ; cycloneV_soc        ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 167690714091076.155139037903734        ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; ENABLE_SIGNALTAP                    ; Off                                    ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --             ;
; MISC_FILE                           ; src/burst_read_buffer_bb.v             ; --            ; --          ; --             ;
; NUM_PARALLEL_PROCESSORS             ; 3                                      ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; soc_top     ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; soc_top     ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; soc_top     ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; soc_top                                ; cycloneV_soc  ; --          ; --             ;
; USE_SIGNALTAP_FILE                  ; output_files/homog.stp                 ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:02:25     ; 1.1                     ; 1679 MB             ; 00:04:00                           ;
; Fitter                    ; 00:04:03     ; 1.3                     ; 2870 MB             ; 00:08:09                           ;
; Assembler                 ; 00:00:12     ; 1.0                     ; 1106 MB             ; 00:00:09                           ;
; TimeQuest Timing Analyzer ; 00:00:50     ; 1.8                     ; 1833 MB             ; 00:01:26                           ;
; EDA Netlist Writer        ; 00:00:05     ; 1.0                     ; 1438 MB             ; 00:00:05                           ;
; Total                     ; 00:07:35     ; --                      ; --                  ; 00:13:49                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                     ;
+---------------------------+------------------+------------------+------------------+----------------+
; Module Name               ; Machine Hostname ; OS Name          ; OS Version       ; Processor type ;
+---------------------------+------------------+------------------+------------------+----------------+
; Analysis & Synthesis      ; debian           ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
; Fitter                    ; debian           ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
; Assembler                 ; debian           ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
; TimeQuest Timing Analyzer ; debian           ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
; EDA Netlist Writer        ; debian           ; Debian GNU/Linux ; Debian GNU/Linux ; x86_64         ;
+---------------------------+------------------+------------------+------------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off cycloneV_soc -c cycloneV_soc
quartus_fit --read_settings_files=off --write_settings_files=off cycloneV_soc -c cycloneV_soc
quartus_asm --read_settings_files=off --write_settings_files=off cycloneV_soc -c cycloneV_soc
quartus_sta cycloneV_soc -c cycloneV_soc
quartus_eda --read_settings_files=off --write_settings_files=off cycloneV_soc -c cycloneV_soc



