============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Apr 13 2025  05:18:01 pm
  Module:                 crypto_prng
  Operating conditions:   TT_1P00V_85C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-194 ps) Setup Check with Pin counter_reg[62]/CLK->D
          Group: clk
     Startpoint: (R) counter_reg[46]/CLK
          Clock: (R) clk
       Endpoint: (F) counter_reg[62]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+       2            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       2            0     
                                              
             Setup:-      12                  
     Required Time:=     -10                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=    -194                  

#--------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  counter_reg[46]/CLK -       -      R     (arrival)               384    -     0     0       0    (-,-) 
  counter_reg[46]/Q   -       CLK->Q R     DFFRPQ_X1_9T_SG40RVT      2  2.6    14    49      49    (-,-) 
  g19707/Z            -       A->Z   F     IN_X0P7_9T_SG40RVT        2  2.4     9     9      58    (-,-) 
  g19706/Z            -       A->Z   R     IN_X1_9T_SG40RVT          1  1.7     8     9      67    (-,-) 
  g19442__5477/Z      -       EN->Z  F     CKND2_X2_9T_SG40RVT       2  2.3     8    10      77    (-,-) 
  g19328__5115/Z      -       B->Z   R     NR2_X0P7_9T_SG40RVT       1  1.0     8     9      86    (-,-) 
  g19304__4733/Z      -       EN->Z  F     CKND2_X1_9T_SG40RVT       1  1.5    10    10      96    (-,-) 
  g19259__7410/Z      -       CLK->Z R     CKNR2_X1_9T_SG40RVT       2  2.4    12    11     108    (-,-) 
  g19240__9945/Z      -       CLK->Z F     CKND2_X1_9T_SG40RVT       1  2.1    12    13     120    (-,-) 
  g19207__5107/Z      -       B->Z   R     NR2_X2_9T_SG40RVT         5  6.6    16    15     135    (-,-) 
  g19194/Z            -       CLK->Z F     CKIN_X2_9T_SG40RVT        3  4.5    10    10     145    (-,-) 
  g19126__2398/Z      -       C->Z   R     NR3_X2_9T_SG40RVT         2  2.1    12    11     156    (-,-) 
  g19095/Z            -       A->Z   F     IN_X0P7_9T_SG40RVT        1  1.4     7     7     163    (-,-) 
  g18865__6161/Z      -       S->Z   F     MX2I_X1_9T_SG40RVT        1  0.8    15    21     184    (-,-) 
  counter_reg[62]/D   <<<     -      F     DFFRPQ_X1_9T_SG40RVT      1    -     -     0     184    (-,-) 
#--------------------------------------------------------------------------------------------------------

