module lfsr( 
input clk,
input reset,
output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;

always @(posedge clk or negedge reset) begin
if (reset) begin
r_reg <= 0;
end
else begin
r_next <= {r_reg[4], r_reg[3], r_reg[2], r_reg[1], r_reg[0]};
r_reg <= r_next;
end
end

always @(posedge clk or negedge reset) begin
if (reset) begin
q <= 0;
end
else begin
q <= r_reg;
end
end

endmodule