|skeleton
resetn => resetn.IN2
ps2_clock <> PS2_Interface:myps2.port2
ps2_data <> PS2_Interface:myps2.port3
debug_data_in[0] << processor:myprocessor.port2
debug_data_in[1] << processor:myprocessor.port2
debug_data_in[2] << processor:myprocessor.port2
debug_data_in[3] << processor:myprocessor.port2
debug_data_in[4] << processor:myprocessor.port2
debug_data_in[5] << processor:myprocessor.port2
debug_data_in[6] << processor:myprocessor.port2
debug_data_in[7] << processor:myprocessor.port2
debug_data_in[8] << processor:myprocessor.port2
debug_data_in[9] << processor:myprocessor.port2
debug_data_in[10] << processor:myprocessor.port2
debug_data_in[11] << processor:myprocessor.port2
debug_data_in[12] << processor:myprocessor.port2
debug_data_in[13] << processor:myprocessor.port2
debug_data_in[14] << processor:myprocessor.port2
debug_data_in[15] << processor:myprocessor.port2
debug_data_in[16] << processor:myprocessor.port2
debug_data_in[17] << processor:myprocessor.port2
debug_data_in[18] << processor:myprocessor.port2
debug_data_in[19] << processor:myprocessor.port2
debug_data_in[20] << processor:myprocessor.port2
debug_data_in[21] << processor:myprocessor.port2
debug_data_in[22] << processor:myprocessor.port2
debug_data_in[23] << processor:myprocessor.port2
debug_data_in[24] << processor:myprocessor.port2
debug_data_in[25] << processor:myprocessor.port2
debug_data_in[26] << processor:myprocessor.port2
debug_data_in[27] << processor:myprocessor.port2
debug_data_in[28] << processor:myprocessor.port2
debug_data_in[29] << processor:myprocessor.port2
debug_data_in[30] << processor:myprocessor.port2
debug_data_in[31] << processor:myprocessor.port2
debug_addr[0] << processor:myprocessor.port3
debug_addr[1] << processor:myprocessor.port3
debug_addr[2] << processor:myprocessor.port3
debug_addr[3] << processor:myprocessor.port3
debug_addr[4] << processor:myprocessor.port3
debug_addr[5] << processor:myprocessor.port3
debug_addr[6] << processor:myprocessor.port3
debug_addr[7] << processor:myprocessor.port3
debug_addr[8] << processor:myprocessor.port3
debug_addr[9] << processor:myprocessor.port3
debug_addr[10] << processor:myprocessor.port3
debug_addr[11] << processor:myprocessor.port3
leds[0] << <VCC>
leds[1] << <VCC>
leds[2] << <GND>
leds[3] << <VCC>
leds[4] << <GND>
leds[5] << <VCC>
leds[6] << <GND>
leds[7] << <GND>
lcd_data[0] << lcd:mylcd.port4
lcd_data[1] << lcd:mylcd.port4
lcd_data[2] << lcd:mylcd.port4
lcd_data[3] << lcd:mylcd.port4
lcd_data[4] << lcd:mylcd.port4
lcd_data[5] << lcd:mylcd.port4
lcd_data[6] << lcd:mylcd.port4
lcd_data[7] << lcd:mylcd.port4
lcd_rw << lcd:mylcd.port5
lcd_en << lcd:mylcd.port6
lcd_rs << lcd:mylcd.port7
lcd_on << lcd:mylcd.port8
lcd_blon << lcd:mylcd.port9
seg1[0] << Hexadecimal_To_Seven_Segment:hex1.port1
seg1[1] << Hexadecimal_To_Seven_Segment:hex1.port1
seg1[2] << Hexadecimal_To_Seven_Segment:hex1.port1
seg1[3] << Hexadecimal_To_Seven_Segment:hex1.port1
seg1[4] << Hexadecimal_To_Seven_Segment:hex1.port1
seg1[5] << Hexadecimal_To_Seven_Segment:hex1.port1
seg1[6] << Hexadecimal_To_Seven_Segment:hex1.port1
seg2[0] << Hexadecimal_To_Seven_Segment:hex2.port1
seg2[1] << Hexadecimal_To_Seven_Segment:hex2.port1
seg2[2] << Hexadecimal_To_Seven_Segment:hex2.port1
seg2[3] << Hexadecimal_To_Seven_Segment:hex2.port1
seg2[4] << Hexadecimal_To_Seven_Segment:hex2.port1
seg2[5] << Hexadecimal_To_Seven_Segment:hex2.port1
seg2[6] << Hexadecimal_To_Seven_Segment:hex2.port1
seg3[0] << Hexadecimal_To_Seven_Segment:hex3.port1
seg3[1] << Hexadecimal_To_Seven_Segment:hex3.port1
seg3[2] << Hexadecimal_To_Seven_Segment:hex3.port1
seg3[3] << Hexadecimal_To_Seven_Segment:hex3.port1
seg3[4] << Hexadecimal_To_Seven_Segment:hex3.port1
seg3[5] << Hexadecimal_To_Seven_Segment:hex3.port1
seg3[6] << Hexadecimal_To_Seven_Segment:hex3.port1
seg4[0] << Hexadecimal_To_Seven_Segment:hex4.port1
seg4[1] << Hexadecimal_To_Seven_Segment:hex4.port1
seg4[2] << Hexadecimal_To_Seven_Segment:hex4.port1
seg4[3] << Hexadecimal_To_Seven_Segment:hex4.port1
seg4[4] << Hexadecimal_To_Seven_Segment:hex4.port1
seg4[5] << Hexadecimal_To_Seven_Segment:hex4.port1
seg4[6] << Hexadecimal_To_Seven_Segment:hex4.port1
seg5[0] << Hexadecimal_To_Seven_Segment:hex5.port1
seg5[1] << Hexadecimal_To_Seven_Segment:hex5.port1
seg5[2] << Hexadecimal_To_Seven_Segment:hex5.port1
seg5[3] << Hexadecimal_To_Seven_Segment:hex5.port1
seg5[4] << Hexadecimal_To_Seven_Segment:hex5.port1
seg5[5] << Hexadecimal_To_Seven_Segment:hex5.port1
seg5[6] << Hexadecimal_To_Seven_Segment:hex5.port1
seg6[0] << Hexadecimal_To_Seven_Segment:hex6.port1
seg6[1] << Hexadecimal_To_Seven_Segment:hex6.port1
seg6[2] << Hexadecimal_To_Seven_Segment:hex6.port1
seg6[3] << Hexadecimal_To_Seven_Segment:hex6.port1
seg6[4] << Hexadecimal_To_Seven_Segment:hex6.port1
seg6[5] << Hexadecimal_To_Seven_Segment:hex6.port1
seg6[6] << Hexadecimal_To_Seven_Segment:hex6.port1
seg7[0] << Hexadecimal_To_Seven_Segment:hex7.port1
seg7[1] << Hexadecimal_To_Seven_Segment:hex7.port1
seg7[2] << Hexadecimal_To_Seven_Segment:hex7.port1
seg7[3] << Hexadecimal_To_Seven_Segment:hex7.port1
seg7[4] << Hexadecimal_To_Seven_Segment:hex7.port1
seg7[5] << Hexadecimal_To_Seven_Segment:hex7.port1
seg7[6] << Hexadecimal_To_Seven_Segment:hex7.port1
seg8[0] << Hexadecimal_To_Seven_Segment:hex8.port1
seg8[1] << Hexadecimal_To_Seven_Segment:hex8.port1
seg8[2] << Hexadecimal_To_Seven_Segment:hex8.port1
seg8[3] << Hexadecimal_To_Seven_Segment:hex8.port1
seg8[4] << Hexadecimal_To_Seven_Segment:hex8.port1
seg8[5] << Hexadecimal_To_Seven_Segment:hex8.port1
seg8[6] << Hexadecimal_To_Seven_Segment:hex8.port1
VGA_CLK << VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS << vga_controller:vga_ins.oHS
VGA_VS << vga_controller:vga_ins.oVS
VGA_BLANK << vga_controller:vga_ins.oBLANK_n
VGA_SYNC << <GND>
VGA_R[0] << vga_controller:vga_ins.r_data
VGA_R[1] << vga_controller:vga_ins.r_data
VGA_R[2] << vga_controller:vga_ins.r_data
VGA_R[3] << vga_controller:vga_ins.r_data
VGA_R[4] << vga_controller:vga_ins.r_data
VGA_R[5] << vga_controller:vga_ins.r_data
VGA_R[6] << vga_controller:vga_ins.r_data
VGA_R[7] << vga_controller:vga_ins.r_data
VGA_G[0] << vga_controller:vga_ins.g_data
VGA_G[1] << vga_controller:vga_ins.g_data
VGA_G[2] << vga_controller:vga_ins.g_data
VGA_G[3] << vga_controller:vga_ins.g_data
VGA_G[4] << vga_controller:vga_ins.g_data
VGA_G[5] << vga_controller:vga_ins.g_data
VGA_G[6] << vga_controller:vga_ins.g_data
VGA_G[7] << vga_controller:vga_ins.g_data
VGA_B[0] << vga_controller:vga_ins.b_data
VGA_B[1] << vga_controller:vga_ins.b_data
VGA_B[2] << vga_controller:vga_ins.b_data
VGA_B[3] << vga_controller:vga_ins.b_data
VGA_B[4] << vga_controller:vga_ins.b_data
VGA_B[5] << vga_controller:vga_ins.b_data
VGA_B[6] << vga_controller:vga_ins.b_data
VGA_B[7] << vga_controller:vga_ins.b_data
CLOCK_50 => clock.IN8


|skeleton|pll:div
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|skeleton|pll:div|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|skeleton|clkCounter:myclkCounter
CLOCK_50M => clock_b~reg0.CLK
CLOCK_50M => count_b[0].CLK
CLOCK_50M => count_b[1].CLK
CLOCK_50M => count_b[2].CLK
CLOCK_50M => count_b[3].CLK
CLOCK_50M => count_b[4].CLK
CLOCK_50M => count_b[5].CLK
CLOCK_50M => count_b[6].CLK
CLOCK_50M => count_b[7].CLK
CLOCK_50M => count_b[8].CLK
CLOCK_50M => count_b[9].CLK
CLOCK_50M => count_b[10].CLK
CLOCK_50M => count_b[11].CLK
CLOCK_50M => count_b[12].CLK
CLOCK_50M => count_b[13].CLK
CLOCK_50M => count_b[14].CLK
CLOCK_50M => count_b[15].CLK
CLOCK_50M => count_b[16].CLK
CLOCK_50M => count_b[17].CLK
CLOCK_50M => count_b[18].CLK
CLOCK_50M => count_b[19].CLK
CLOCK_50M => count_b[20].CLK
CLOCK_50M => count_b[21].CLK
CLOCK_50M => count_b[22].CLK
CLOCK_50M => count_b[23].CLK
CLOCK_50M => count_b[24].CLK
CLOCK_50M => count_b[25].CLK
CLOCK_50M => count_b[26].CLK
CLOCK_50M => count_b[27].CLK
CLOCK_50M => count_b[28].CLK
CLOCK_50M => count_b[29].CLK
CLOCK_50M => count_b[30].CLK
CLOCK_50M => count_b[31].CLK
clock_b <= clock_b~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_a <= clock_a~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2
inclock => inclock.IN1
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => last_data_received.OUTPUTSELECT
resetn => _.IN1
ps2_clock <> PS2_Controller:PS2.PS2_CLK
ps2_data <> PS2_Controller:PS2.PS2_DAT
ps2_key_data[0] <= PS2_Controller:PS2.received_data
ps2_key_data[1] <= PS2_Controller:PS2.received_data
ps2_key_data[2] <= PS2_Controller:PS2.received_data
ps2_key_data[3] <= PS2_Controller:PS2.received_data
ps2_key_data[4] <= PS2_Controller:PS2.received_data
ps2_key_data[5] <= PS2_Controller:PS2.received_data
ps2_key_data[6] <= PS2_Controller:PS2.received_data
ps2_key_data[7] <= PS2_Controller:PS2.received_data
ps2_key_pressed <= PS2_Controller:PS2.received_data_en
last_data_received[0] <= last_data_received[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[1] <= last_data_received[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[2] <= last_data_received[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[3] <= last_data_received[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[4] <= last_data_received[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[5] <= last_data_received[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[6] <= last_data_received[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
last_data_received[7] <= last_data_received[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|keyboardTest:mykbTest
clock => count_b[0].CLK
clock => count_b[1].CLK
clock => count_b[2].CLK
clock => count_b[3].CLK
clock => count_b[4].CLK
clock => count_b[5].CLK
clock => count_b[6].CLK
clock => count_b[7].CLK
clock => count_b[8].CLK
clock => count_b[9].CLK
clock => count_b[10].CLK
clock => count_b[11].CLK
clock => count_b[12].CLK
clock => count_b[13].CLK
clock => count_b[14].CLK
clock => count_b[15].CLK
clock => count_b[16].CLK
clock => count_b[17].CLK
clock => count_b[18].CLK
clock => count_b[19].CLK
clock => count_b[20].CLK
clock => count_b[21].CLK
clock => count_b[22].CLK
clock => count_b[23].CLK
clock => count_b[24].CLK
clock => count_b[25].CLK
clock => count_b[26].CLK
clock => count_b[27].CLK
clock => count_b[28].CLK
clock => count_b[29].CLK
clock => count_b[30].CLK
clock => count_b[31].CLK
clock => keySignal[0].CLK
clock => keySignal[1].CLK
clock => keySignal[2].CLK
clock => keySignal[3].CLK
clock => keySignal[4].CLK
clock => keySignal[5].CLK
clock => keySignal[6].CLK
clock => keySignal[7].CLK
clock_b => field[0]~reg0.CLK
clock_b => field[1]~reg0.CLK
clock_b => field[2]~reg0.CLK
clock_b => field[3]~reg0.CLK
clock_b => field[4]~reg0.CLK
clock_b => field[5]~reg0.CLK
clock_b => field[6]~reg0.CLK
clock_b => field[7]~reg0.CLK
clock_b => field[8]~reg0.CLK
clock_b => field[9]~reg0.CLK
clock_b => field[10]~reg0.CLK
clock_b => field[11]~reg0.CLK
clock_b => field[12]~reg0.CLK
clock_b => field[13]~reg0.CLK
clock_b => field[14]~reg0.CLK
clock_b => field[15]~reg0.CLK
clock_b => field[16]~reg0.CLK
clock_b => field[17]~reg0.CLK
clock_b => field[18]~reg0.CLK
clock_b => field[19]~reg0.CLK
clock_b => field[20]~reg0.CLK
clock_b => field[21]~reg0.CLK
clock_b => field[22]~reg0.CLK
clock_b => field[23]~reg0.CLK
clock_b => field[24]~reg0.CLK
clock_b => field[25]~reg0.CLK
clock_b => field[26]~reg0.CLK
clock_b => field[27]~reg0.CLK
clock_b => field[28]~reg0.CLK
clock_b => field[29]~reg0.CLK
clock_b => field[30]~reg0.CLK
clock_b => field[31]~reg0.CLK
clock_b => field[32]~reg0.CLK
clock_b => field[33]~reg0.CLK
clock_b => field[34]~reg0.CLK
clock_b => field[35]~reg0.CLK
clock_b => field[36]~reg0.CLK
clock_b => field[37]~reg0.CLK
clock_b => field[38]~reg0.CLK
clock_b => field[39]~reg0.CLK
clock_b => field[40]~reg0.CLK
clock_b => field[41]~reg0.CLK
clock_b => field[42]~reg0.CLK
clock_b => field[43]~reg0.CLK
clock_b => field[44]~reg0.CLK
clock_b => field[45]~reg0.CLK
clock_b => field[46]~reg0.CLK
clock_b => field[47]~reg0.CLK
clock_b => field[48]~reg0.CLK
clock_b => field[49]~reg0.CLK
clock_b => field[50]~reg0.CLK
clock_b => field[51]~reg0.CLK
clock_b => field[52]~reg0.CLK
clock_b => field[53]~reg0.CLK
clock_b => field[54]~reg0.CLK
clock_b => field[55]~reg0.CLK
clock_b => field[56]~reg0.CLK
clock_b => field[57]~reg0.CLK
clock_b => field[58]~reg0.CLK
clock_b => field[59]~reg0.CLK
clock_b => field[60]~reg0.CLK
clock_b => field[61]~reg0.CLK
clock_b => field[62]~reg0.CLK
clock_b => field[63]~reg0.CLK
clock_b => field[64]~reg0.CLK
clock_b => field[65]~reg0.CLK
clock_b => field[66]~reg0.CLK
clock_b => field[67]~reg0.CLK
clock_b => field[68]~reg0.CLK
clock_b => field[69]~reg0.CLK
clock_b => field[70]~reg0.CLK
clock_b => field[71]~reg0.CLK
clock_b => field[72]~reg0.CLK
clock_b => field[73]~reg0.CLK
clock_b => field[74]~reg0.CLK
clock_b => field[75]~reg0.CLK
clock_b => field[76]~reg0.CLK
clock_b => field[77]~reg0.CLK
clock_b => field[78]~reg0.CLK
clock_b => field[79]~reg0.CLK
clock_b => field[80]~reg0.CLK
clock_b => field[81]~reg0.CLK
clock_b => field[82]~reg0.CLK
clock_b => field[83]~reg0.CLK
clock_b => field[84]~reg0.CLK
clock_b => field[85]~reg0.CLK
clock_b => field[86]~reg0.CLK
clock_b => field[87]~reg0.CLK
clock_b => field[88]~reg0.CLK
clock_b => field[89]~reg0.CLK
clock_b => field[90]~reg0.CLK
clock_b => field[91]~reg0.CLK
clock_b => field[92]~reg0.CLK
clock_b => field[93]~reg0.CLK
clock_b => field[94]~reg0.CLK
clock_b => field[95]~reg0.CLK
clock_b => field[96]~reg0.CLK
clock_b => field[97]~reg0.CLK
clock_b => field[98]~reg0.CLK
clock_b => field[99]~reg0.CLK
clock_b => field[100]~reg0.CLK
clock_b => field[101]~reg0.CLK
clock_b => field[102]~reg0.CLK
clock_b => field[103]~reg0.CLK
clock_b => field[104]~reg0.CLK
clock_b => field[105]~reg0.CLK
clock_b => field[106]~reg0.CLK
clock_b => field[107]~reg0.CLK
clock_b => field[108]~reg0.CLK
clock_b => field[109]~reg0.CLK
clock_b => field[110]~reg0.CLK
clock_b => field[111]~reg0.CLK
clock_b => field[112]~reg0.CLK
clock_b => field[113]~reg0.CLK
clock_b => field[114]~reg0.CLK
clock_b => field[115]~reg0.CLK
clock_b => field[116]~reg0.CLK
clock_b => field[117]~reg0.CLK
clock_b => field[118]~reg0.CLK
clock_b => field[119]~reg0.CLK
clock_b => field[120]~reg0.CLK
clock_b => field[121]~reg0.CLK
clock_b => field[122]~reg0.CLK
clock_b => field[123]~reg0.CLK
clock_b => field[124]~reg0.CLK
clock_b => field[125]~reg0.CLK
clock_b => field[126]~reg0.CLK
clock_b => field[127]~reg0.CLK
clock_b => field[128]~reg0.CLK
clock_b => field[129]~reg0.CLK
clock_b => field[130]~reg0.CLK
clock_b => field[131]~reg0.CLK
clock_b => field[132]~reg0.CLK
clock_b => field[133]~reg0.CLK
clock_b => field[134]~reg0.CLK
clock_b => field[135]~reg0.CLK
clock_b => field[136]~reg0.CLK
clock_b => field[137]~reg0.CLK
clock_b => field[138]~reg0.CLK
clock_b => field[139]~reg0.CLK
clock_b => field[140]~reg0.CLK
clock_b => field[141]~reg0.CLK
clock_b => field[142]~reg0.CLK
clock_b => field[143]~reg0.CLK
clock_b => field[144]~reg0.CLK
clock_b => field[145]~reg0.CLK
clock_b => field[146]~reg0.CLK
clock_b => field[147]~reg0.CLK
clock_b => field[148]~reg0.CLK
clock_b => field[149]~reg0.CLK
clock_b => field[150]~reg0.CLK
clock_b => field[151]~reg0.CLK
clock_b => field[152]~reg0.CLK
clock_b => field[153]~reg0.CLK
clock_b => field[154]~reg0.CLK
clock_b => field[155]~reg0.CLK
clock_b => field[156]~reg0.CLK
clock_b => field[157]~reg0.CLK
clock_b => field[158]~reg0.CLK
clock_b => field[159]~reg0.CLK
clock_b => field[160]~reg0.CLK
clock_b => field[161]~reg0.CLK
clock_b => field[162]~reg0.CLK
clock_b => field[163]~reg0.CLK
clock_b => field[164]~reg0.CLK
clock_b => field[165]~reg0.CLK
clock_b => field[166]~reg0.CLK
clock_b => field[167]~reg0.CLK
clock_b => field[168]~reg0.CLK
clock_b => field[169]~reg0.CLK
clock_b => field[170]~reg0.CLK
clock_b => field[171]~reg0.CLK
clock_b => field[172]~reg0.CLK
clock_b => field[173]~reg0.CLK
clock_b => field[174]~reg0.CLK
clock_b => field[175]~reg0.CLK
clock_b => field[176]~reg0.CLK
clock_b => field[177]~reg0.CLK
clock_b => field[178]~reg0.CLK
clock_b => field[179]~reg0.CLK
clock_b => field[180]~reg0.CLK
clock_b => field[181]~reg0.CLK
clock_b => field[182]~reg0.CLK
clock_b => field[183]~reg0.CLK
clock_b => field[184]~reg0.CLK
clock_b => field[185]~reg0.CLK
clock_b => field[186]~reg0.CLK
clock_b => field[187]~reg0.CLK
clock_b => field[188]~reg0.CLK
clock_b => field[189]~reg0.CLK
clock_b => field[190]~reg0.CLK
clock_b => field[191]~reg0.CLK
clock_b => field[192]~reg0.CLK
clock_b => field[193]~reg0.CLK
clock_b => field[194]~reg0.CLK
clock_b => field[195]~reg0.CLK
clock_b => field[196]~reg0.CLK
clock_b => field[197]~reg0.CLK
clock_b => field[198]~reg0.CLK
clock_b => field[199]~reg0.CLK
clock_b => field[200]~reg0.CLK
clock_b => field[201]~reg0.CLK
clock_b => field[202]~reg0.CLK
clock_b => field[203]~reg0.CLK
clock_b => field[204]~reg0.CLK
clock_b => field[205]~reg0.CLK
clock_b => field[206]~reg0.CLK
clock_b => field[207]~reg0.CLK
clock_b => field[208]~reg0.CLK
clock_b => field[209]~reg0.CLK
clock_b => field[210]~reg0.CLK
clock_b => field[211]~reg0.CLK
clock_b => field[212]~reg0.CLK
clock_b => field[213]~reg0.CLK
clock_b => field[214]~reg0.CLK
clock_b => field[215]~reg0.CLK
clock_b => field[216]~reg0.CLK
clock_b => field[217]~reg0.CLK
clock_b => field[218]~reg0.CLK
clock_b => field[219]~reg0.CLK
clock_b => field[220]~reg0.CLK
clock_b => field[221]~reg0.CLK
clock_b => field[222]~reg0.CLK
clock_b => field[223]~reg0.CLK
clock_b => field[224]~reg0.CLK
clock_b => field[225]~reg0.CLK
clock_b => field[226]~reg0.CLK
clock_b => field[227]~reg0.CLK
clock_b => field[228]~reg0.CLK
clock_b => field[229]~reg0.CLK
clock_b => field[230]~reg0.CLK
clock_b => field[231]~reg0.CLK
clock_b => field[232]~reg0.CLK
clock_b => field[233]~reg0.CLK
clock_b => field[234]~reg0.CLK
clock_b => field[235]~reg0.CLK
clock_b => field[236]~reg0.CLK
clock_b => field[237]~reg0.CLK
clock_b => field[238]~reg0.CLK
clock_b => field[239]~reg0.CLK
clock_b => field[240]~reg0.CLK
clock_b => field[241]~reg0.CLK
clock_b => field[242]~reg0.CLK
clock_b => field[243]~reg0.CLK
clock_b => field[244]~reg0.CLK
clock_b => field[245]~reg0.CLK
clock_b => field[246]~reg0.CLK
clock_b => field[247]~reg0.CLK
clock_b => field[248]~reg0.CLK
clock_b => field[249]~reg0.CLK
clock_b => field[250]~reg0.CLK
clock_b => field[251]~reg0.CLK
clock_b => field[252]~reg0.CLK
clock_b => field[253]~reg0.CLK
clock_b => field[254]~reg0.CLK
clock_b => field[255]~reg0.CLK
clock_b => field[256]~reg0.CLK
clock_b => field[257]~reg0.CLK
clock_b => field[258]~reg0.CLK
clock_b => field[259]~reg0.CLK
clock_b => field[260]~reg0.CLK
clock_b => field[261]~reg0.CLK
clock_b => field[262]~reg0.CLK
clock_b => field[263]~reg0.CLK
clock_b => field[264]~reg0.CLK
clock_b => field[265]~reg0.CLK
clock_b => field[266]~reg0.CLK
clock_b => field[267]~reg0.CLK
clock_b => field[268]~reg0.CLK
clock_b => field[269]~reg0.CLK
clock_b => field[270]~reg0.CLK
clock_b => field[271]~reg0.CLK
clock_b => field[272]~reg0.CLK
clock_b => field[273]~reg0.CLK
clock_b => field[274]~reg0.CLK
clock_b => field[275]~reg0.CLK
clock_b => field[276]~reg0.CLK
clock_b => field[277]~reg0.CLK
clock_b => field[278]~reg0.CLK
clock_b => field[279]~reg0.CLK
clock_b => field[280]~reg0.CLK
clock_b => field[281]~reg0.CLK
clock_b => field[282]~reg0.CLK
clock_b => field[283]~reg0.CLK
clock_b => field[284]~reg0.CLK
clock_b => field[285]~reg0.CLK
clock_b => field[286]~reg0.CLK
clock_b => field[287]~reg0.CLK
clock_b => field[288]~reg0.CLK
clock_b => field[289]~reg0.CLK
clock_b => field[290]~reg0.CLK
clock_b => field[291]~reg0.CLK
clock_b => field[292]~reg0.CLK
clock_b => field[293]~reg0.CLK
clock_b => field[294]~reg0.CLK
clock_b => field[295]~reg0.CLK
clock_b => field[296]~reg0.CLK
clock_b => field[297]~reg0.CLK
clock_b => field[298]~reg0.CLK
clock_b => field[299]~reg0.CLK
clock_b => field[300]~reg0.CLK
clock_b => field[301]~reg0.CLK
clock_b => field[302]~reg0.CLK
clock_b => field[303]~reg0.CLK
clock_b => field[304]~reg0.CLK
clock_b => field[305]~reg0.CLK
clock_b => field[306]~reg0.CLK
clock_b => field[307]~reg0.CLK
clock_b => field[308]~reg0.CLK
clock_b => field[309]~reg0.CLK
clock_b => field[310]~reg0.CLK
clock_b => field[311]~reg0.CLK
clock_b => field[312]~reg0.CLK
clock_b => field[313]~reg0.CLK
clock_b => field[314]~reg0.CLK
clock_b => field[315]~reg0.CLK
clock_b => field[316]~reg0.CLK
clock_b => field[317]~reg0.CLK
clock_b => field[318]~reg0.CLK
clock_b => field[319]~reg0.CLK
clock_b => field[320]~reg0.CLK
clock_b => field[321]~reg0.CLK
clock_b => field[322]~reg0.CLK
clock_b => field[323]~reg0.CLK
clock_b => field[324]~reg0.CLK
clock_b => field[325]~reg0.CLK
clock_b => field[326]~reg0.CLK
clock_b => field[327]~reg0.CLK
clock_b => field[328]~reg0.CLK
clock_b => field[329]~reg0.CLK
clock_b => field[330]~reg0.CLK
clock_b => field[331]~reg0.CLK
clock_b => field[332]~reg0.CLK
clock_b => field[333]~reg0.CLK
clock_b => field[334]~reg0.CLK
clock_b => field[335]~reg0.CLK
clock_b => field[336]~reg0.CLK
clock_b => field[337]~reg0.CLK
clock_b => field[338]~reg0.CLK
clock_b => field[339]~reg0.CLK
clock_b => field[340]~reg0.CLK
clock_b => field[341]~reg0.CLK
clock_b => field[342]~reg0.CLK
clock_b => field[343]~reg0.CLK
clock_b => field[344]~reg0.CLK
clock_b => field[345]~reg0.CLK
clock_b => field[346]~reg0.CLK
clock_b => field[347]~reg0.CLK
clock_b => field[348]~reg0.CLK
clock_b => field[349]~reg0.CLK
clock_b => field[350]~reg0.CLK
clock_b => field[351]~reg0.CLK
clock_b => field[352]~reg0.CLK
clock_b => field[353]~reg0.CLK
clock_b => field[354]~reg0.CLK
clock_b => field[355]~reg0.CLK
clock_b => field[356]~reg0.CLK
clock_b => field[357]~reg0.CLK
clock_b => field[358]~reg0.CLK
clock_b => field[359]~reg0.CLK
clock_b => field[360]~reg0.CLK
clock_b => field[361]~reg0.CLK
clock_b => field[362]~reg0.CLK
clock_b => field[363]~reg0.CLK
clock_b => field[364]~reg0.CLK
clock_b => field[365]~reg0.CLK
clock_b => field[366]~reg0.CLK
clock_b => field[367]~reg0.CLK
clock_b => field[368]~reg0.CLK
clock_b => field[369]~reg0.CLK
clock_b => field[370]~reg0.CLK
clock_b => field[371]~reg0.CLK
clock_b => field[372]~reg0.CLK
clock_b => field[373]~reg0.CLK
clock_b => field[374]~reg0.CLK
clock_b => field[375]~reg0.CLK
clock_b => field[376]~reg0.CLK
clock_b => field[377]~reg0.CLK
clock_b => field[378]~reg0.CLK
clock_b => field[379]~reg0.CLK
clock_b => field[380]~reg0.CLK
clock_b => field[381]~reg0.CLK
clock_b => field[382]~reg0.CLK
clock_b => field[383]~reg0.CLK
clock_b => field[384]~reg0.CLK
clock_b => field[385]~reg0.CLK
clock_b => field[386]~reg0.CLK
clock_b => field[387]~reg0.CLK
clock_b => field[388]~reg0.CLK
clock_b => field[389]~reg0.CLK
clock_b => field[390]~reg0.CLK
clock_b => field[391]~reg0.CLK
clock_b => field[392]~reg0.CLK
clock_b => field[393]~reg0.CLK
clock_b => field[394]~reg0.CLK
clock_b => field[395]~reg0.CLK
clock_b => field[396]~reg0.CLK
clock_b => field[397]~reg0.CLK
clock_b => field[398]~reg0.CLK
clock_b => field[399]~reg0.CLK
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
resetn => field.OUTPUTSELECT
ps2_out[0] => LessThan0.IN16
ps2_out[0] => keySignal.DATAB
ps2_out[0] => keySignal.DATAB
ps2_out[1] => LessThan0.IN15
ps2_out[1] => keySignal.DATAB
ps2_out[1] => keySignal.DATAB
ps2_out[2] => LessThan0.IN14
ps2_out[2] => keySignal.DATAB
ps2_out[2] => keySignal.DATAB
ps2_out[3] => LessThan0.IN13
ps2_out[3] => keySignal.DATAB
ps2_out[3] => keySignal.DATAB
ps2_out[4] => LessThan0.IN12
ps2_out[4] => keySignal.DATAB
ps2_out[4] => keySignal.DATAB
ps2_out[5] => LessThan0.IN11
ps2_out[5] => keySignal.DATAB
ps2_out[5] => keySignal.DATAB
ps2_out[6] => LessThan0.IN10
ps2_out[6] => keySignal.DATAB
ps2_out[6] => keySignal.DATAB
ps2_out[7] => LessThan0.IN9
ps2_out[7] => keySignal.DATAB
ps2_out[7] => keySignal.DATAB
field[0] <= field[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[1] <= field[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[2] <= field[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[3] <= field[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[4] <= field[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[5] <= field[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[6] <= field[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[7] <= field[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[8] <= field[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[9] <= field[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[10] <= field[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[11] <= field[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[12] <= field[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[13] <= field[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[14] <= field[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[15] <= field[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[16] <= field[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[17] <= field[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[18] <= field[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[19] <= field[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[20] <= field[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[21] <= field[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[22] <= field[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[23] <= field[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[24] <= field[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[25] <= field[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[26] <= field[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[27] <= field[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[28] <= field[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[29] <= field[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[30] <= field[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[31] <= field[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[32] <= field[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[33] <= field[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[34] <= field[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[35] <= field[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[36] <= field[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[37] <= field[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[38] <= field[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[39] <= field[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[40] <= field[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[41] <= field[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[42] <= field[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[43] <= field[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[44] <= field[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[45] <= field[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[46] <= field[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[47] <= field[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[48] <= field[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[49] <= field[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[50] <= field[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[51] <= field[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[52] <= field[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[53] <= field[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[54] <= field[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[55] <= field[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[56] <= field[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[57] <= field[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[58] <= field[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[59] <= field[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[60] <= field[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[61] <= field[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[62] <= field[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[63] <= field[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[64] <= field[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[65] <= field[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[66] <= field[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[67] <= field[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[68] <= field[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[69] <= field[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[70] <= field[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[71] <= field[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[72] <= field[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[73] <= field[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[74] <= field[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[75] <= field[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[76] <= field[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[77] <= field[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[78] <= field[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[79] <= field[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[80] <= field[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[81] <= field[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[82] <= field[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[83] <= field[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[84] <= field[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[85] <= field[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[86] <= field[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[87] <= field[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[88] <= field[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[89] <= field[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[90] <= field[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[91] <= field[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[92] <= field[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[93] <= field[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[94] <= field[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[95] <= field[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[96] <= field[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[97] <= field[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[98] <= field[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[99] <= field[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[100] <= field[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[101] <= field[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[102] <= field[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[103] <= field[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[104] <= field[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[105] <= field[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[106] <= field[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[107] <= field[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[108] <= field[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[109] <= field[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[110] <= field[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[111] <= field[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[112] <= field[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[113] <= field[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[114] <= field[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[115] <= field[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[116] <= field[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[117] <= field[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[118] <= field[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[119] <= field[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[120] <= field[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[121] <= field[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[122] <= field[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[123] <= field[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[124] <= field[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[125] <= field[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[126] <= field[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[127] <= field[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[128] <= field[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[129] <= field[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[130] <= field[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[131] <= field[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[132] <= field[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[133] <= field[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[134] <= field[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[135] <= field[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[136] <= field[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[137] <= field[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[138] <= field[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[139] <= field[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[140] <= field[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[141] <= field[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[142] <= field[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[143] <= field[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[144] <= field[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[145] <= field[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[146] <= field[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[147] <= field[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[148] <= field[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[149] <= field[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[150] <= field[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[151] <= field[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[152] <= field[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[153] <= field[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[154] <= field[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[155] <= field[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[156] <= field[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[157] <= field[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[158] <= field[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[159] <= field[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[160] <= field[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[161] <= field[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[162] <= field[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[163] <= field[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[164] <= field[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[165] <= field[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[166] <= field[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[167] <= field[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[168] <= field[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[169] <= field[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[170] <= field[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[171] <= field[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[172] <= field[172]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[173] <= field[173]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[174] <= field[174]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[175] <= field[175]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[176] <= field[176]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[177] <= field[177]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[178] <= field[178]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[179] <= field[179]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[180] <= field[180]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[181] <= field[181]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[182] <= field[182]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[183] <= field[183]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[184] <= field[184]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[185] <= field[185]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[186] <= field[186]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[187] <= field[187]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[188] <= field[188]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[189] <= field[189]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[190] <= field[190]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[191] <= field[191]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[192] <= field[192]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[193] <= field[193]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[194] <= field[194]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[195] <= field[195]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[196] <= field[196]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[197] <= field[197]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[198] <= field[198]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[199] <= field[199]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[200] <= field[200]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[201] <= field[201]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[202] <= field[202]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[203] <= field[203]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[204] <= field[204]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[205] <= field[205]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[206] <= field[206]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[207] <= field[207]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[208] <= field[208]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[209] <= field[209]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[210] <= field[210]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[211] <= field[211]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[212] <= field[212]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[213] <= field[213]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[214] <= field[214]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[215] <= field[215]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[216] <= field[216]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[217] <= field[217]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[218] <= field[218]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[219] <= field[219]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[220] <= field[220]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[221] <= field[221]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[222] <= field[222]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[223] <= field[223]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[224] <= field[224]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[225] <= field[225]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[226] <= field[226]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[227] <= field[227]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[228] <= field[228]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[229] <= field[229]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[230] <= field[230]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[231] <= field[231]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[232] <= field[232]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[233] <= field[233]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[234] <= field[234]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[235] <= field[235]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[236] <= field[236]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[237] <= field[237]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[238] <= field[238]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[239] <= field[239]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[240] <= field[240]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[241] <= field[241]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[242] <= field[242]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[243] <= field[243]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[244] <= field[244]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[245] <= field[245]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[246] <= field[246]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[247] <= field[247]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[248] <= field[248]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[249] <= field[249]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[250] <= field[250]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[251] <= field[251]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[252] <= field[252]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[253] <= field[253]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[254] <= field[254]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[255] <= field[255]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[256] <= field[256]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[257] <= field[257]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[258] <= field[258]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[259] <= field[259]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[260] <= field[260]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[261] <= field[261]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[262] <= field[262]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[263] <= field[263]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[264] <= field[264]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[265] <= field[265]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[266] <= field[266]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[267] <= field[267]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[268] <= field[268]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[269] <= field[269]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[270] <= field[270]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[271] <= field[271]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[272] <= field[272]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[273] <= field[273]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[274] <= field[274]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[275] <= field[275]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[276] <= field[276]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[277] <= field[277]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[278] <= field[278]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[279] <= field[279]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[280] <= field[280]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[281] <= field[281]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[282] <= field[282]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[283] <= field[283]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[284] <= field[284]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[285] <= field[285]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[286] <= field[286]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[287] <= field[287]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[288] <= field[288]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[289] <= field[289]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[290] <= field[290]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[291] <= field[291]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[292] <= field[292]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[293] <= field[293]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[294] <= field[294]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[295] <= field[295]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[296] <= field[296]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[297] <= field[297]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[298] <= field[298]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[299] <= field[299]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[300] <= field[300]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[301] <= field[301]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[302] <= field[302]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[303] <= field[303]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[304] <= field[304]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[305] <= field[305]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[306] <= field[306]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[307] <= field[307]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[308] <= field[308]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[309] <= field[309]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[310] <= field[310]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[311] <= field[311]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[312] <= field[312]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[313] <= field[313]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[314] <= field[314]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[315] <= field[315]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[316] <= field[316]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[317] <= field[317]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[318] <= field[318]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[319] <= field[319]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[320] <= field[320]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[321] <= field[321]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[322] <= field[322]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[323] <= field[323]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[324] <= field[324]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[325] <= field[325]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[326] <= field[326]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[327] <= field[327]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[328] <= field[328]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[329] <= field[329]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[330] <= field[330]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[331] <= field[331]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[332] <= field[332]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[333] <= field[333]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[334] <= field[334]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[335] <= field[335]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[336] <= field[336]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[337] <= field[337]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[338] <= field[338]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[339] <= field[339]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[340] <= field[340]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[341] <= field[341]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[342] <= field[342]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[343] <= field[343]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[344] <= field[344]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[345] <= field[345]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[346] <= field[346]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[347] <= field[347]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[348] <= field[348]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[349] <= field[349]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[350] <= field[350]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[351] <= field[351]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[352] <= field[352]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[353] <= field[353]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[354] <= field[354]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[355] <= field[355]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[356] <= field[356]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[357] <= field[357]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[358] <= field[358]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[359] <= field[359]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[360] <= field[360]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[361] <= field[361]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[362] <= field[362]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[363] <= field[363]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[364] <= field[364]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[365] <= field[365]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[366] <= field[366]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[367] <= field[367]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[368] <= field[368]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[369] <= field[369]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[370] <= field[370]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[371] <= field[371]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[372] <= field[372]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[373] <= field[373]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[374] <= field[374]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[375] <= field[375]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[376] <= field[376]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[377] <= field[377]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[378] <= field[378]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[379] <= field[379]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[380] <= field[380]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[381] <= field[381]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[382] <= field[382]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[383] <= field[383]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[384] <= field[384]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[385] <= field[385]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[386] <= field[386]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[387] <= field[387]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[388] <= field[388]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[389] <= field[389]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[390] <= field[390]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[391] <= field[391]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[392] <= field[392]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[393] <= field[393]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[394] <= field[394]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[395] <= field[395]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[396] <= field[396]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[397] <= field[397]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[398] <= field[398]~reg0.DB_MAX_OUTPUT_PORT_TYPE
field[399] <= field[399]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|keyProcess:my_kp
ps2_out[0] => Equal0.IN2
ps2_out[0] => Equal1.IN7
ps2_out[0] => Equal2.IN3
ps2_out[1] => Equal0.IN1
ps2_out[1] => Equal1.IN6
ps2_out[1] => Equal2.IN7
ps2_out[2] => Equal0.IN7
ps2_out[2] => Equal1.IN2
ps2_out[2] => Equal2.IN2
ps2_out[3] => Equal0.IN6
ps2_out[3] => Equal1.IN5
ps2_out[3] => Equal2.IN1
ps2_out[4] => Equal0.IN5
ps2_out[4] => Equal1.IN1
ps2_out[4] => Equal2.IN6
ps2_out[5] => Equal0.IN0
ps2_out[5] => Equal1.IN0
ps2_out[5] => Equal2.IN0
ps2_out[6] => Equal0.IN4
ps2_out[6] => Equal1.IN4
ps2_out[6] => Equal2.IN5
ps2_out[7] => Equal0.IN3
ps2_out[7] => Equal1.IN3
ps2_out[7] => Equal2.IN4
leftTrue <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rightTrue <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
rotateTrue <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|skeleton|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|skeleton|vga_controller:vga_ins
iRST_n => rst.IN1
iRST_n => ADDR[0].ACLR
iRST_n => ADDR[1].ACLR
iRST_n => ADDR[2].ACLR
iRST_n => ADDR[3].ACLR
iRST_n => ADDR[4].ACLR
iRST_n => ADDR[5].ACLR
iRST_n => ADDR[6].ACLR
iRST_n => ADDR[7].ACLR
iRST_n => ADDR[8].ACLR
iRST_n => ADDR[9].ACLR
iRST_n => ADDR[10].ACLR
iRST_n => ADDR[11].ACLR
iRST_n => ADDR[12].ACLR
iRST_n => ADDR[13].ACLR
iRST_n => ADDR[14].ACLR
iRST_n => ADDR[15].ACLR
iRST_n => ADDR[16].ACLR
iRST_n => ADDR[17].ACLR
iRST_n => ADDR[18].ACLR
iVGA_CLK => iVGA_CLK.IN1
oBLANK_n <= oBLANK_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHS <= oHS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVS <= oVS~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[0] <= bgr_data[16].DB_MAX_OUTPUT_PORT_TYPE
b_data[1] <= bgr_data[17].DB_MAX_OUTPUT_PORT_TYPE
b_data[2] <= bgr_data[18].DB_MAX_OUTPUT_PORT_TYPE
b_data[3] <= bgr_data[19].DB_MAX_OUTPUT_PORT_TYPE
b_data[4] <= bgr_data[20].DB_MAX_OUTPUT_PORT_TYPE
b_data[5] <= bgr_data[21].DB_MAX_OUTPUT_PORT_TYPE
b_data[6] <= bgr_data[22].DB_MAX_OUTPUT_PORT_TYPE
b_data[7] <= bgr_data[23].DB_MAX_OUTPUT_PORT_TYPE
g_data[0] <= bgr_data[8].DB_MAX_OUTPUT_PORT_TYPE
g_data[1] <= bgr_data[9].DB_MAX_OUTPUT_PORT_TYPE
g_data[2] <= bgr_data[10].DB_MAX_OUTPUT_PORT_TYPE
g_data[3] <= bgr_data[11].DB_MAX_OUTPUT_PORT_TYPE
g_data[4] <= bgr_data[12].DB_MAX_OUTPUT_PORT_TYPE
g_data[5] <= bgr_data[13].DB_MAX_OUTPUT_PORT_TYPE
g_data[6] <= bgr_data[14].DB_MAX_OUTPUT_PORT_TYPE
g_data[7] <= bgr_data[15].DB_MAX_OUTPUT_PORT_TYPE
r_data[0] <= bgr_data[0].DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= bgr_data[1].DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= bgr_data[2].DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= bgr_data[3].DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= bgr_data[4].DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= bgr_data[5].DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= bgr_data[6].DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= bgr_data[7].DB_MAX_OUTPUT_PORT_TYPE
field[0] => field[0].IN1
field[1] => field[1].IN1
field[2] => field[2].IN1
field[3] => field[3].IN1
field[4] => field[4].IN1
field[5] => field[5].IN1
field[6] => field[6].IN1
field[7] => field[7].IN1
field[8] => field[8].IN1
field[9] => field[9].IN1
field[10] => field[10].IN1
field[11] => field[11].IN1
field[12] => field[12].IN1
field[13] => field[13].IN1
field[14] => field[14].IN1
field[15] => field[15].IN1
field[16] => field[16].IN1
field[17] => field[17].IN1
field[18] => field[18].IN1
field[19] => field[19].IN1
field[20] => field[20].IN1
field[21] => field[21].IN1
field[22] => field[22].IN1
field[23] => field[23].IN1
field[24] => field[24].IN1
field[25] => field[25].IN1
field[26] => field[26].IN1
field[27] => field[27].IN1
field[28] => field[28].IN1
field[29] => field[29].IN1
field[30] => field[30].IN1
field[31] => field[31].IN1
field[32] => field[32].IN1
field[33] => field[33].IN1
field[34] => field[34].IN1
field[35] => field[35].IN1
field[36] => field[36].IN1
field[37] => field[37].IN1
field[38] => field[38].IN1
field[39] => field[39].IN1
field[40] => field[40].IN1
field[41] => field[41].IN1
field[42] => field[42].IN1
field[43] => field[43].IN1
field[44] => field[44].IN1
field[45] => field[45].IN1
field[46] => field[46].IN1
field[47] => field[47].IN1
field[48] => field[48].IN1
field[49] => field[49].IN1
field[50] => field[50].IN1
field[51] => field[51].IN1
field[52] => field[52].IN1
field[53] => field[53].IN1
field[54] => field[54].IN1
field[55] => field[55].IN1
field[56] => field[56].IN1
field[57] => field[57].IN1
field[58] => field[58].IN1
field[59] => field[59].IN1
field[60] => field[60].IN1
field[61] => field[61].IN1
field[62] => field[62].IN1
field[63] => field[63].IN1
field[64] => field[64].IN1
field[65] => field[65].IN1
field[66] => field[66].IN1
field[67] => field[67].IN1
field[68] => field[68].IN1
field[69] => field[69].IN1
field[70] => field[70].IN1
field[71] => field[71].IN1
field[72] => field[72].IN1
field[73] => field[73].IN1
field[74] => field[74].IN1
field[75] => field[75].IN1
field[76] => field[76].IN1
field[77] => field[77].IN1
field[78] => field[78].IN1
field[79] => field[79].IN1
field[80] => field[80].IN1
field[81] => field[81].IN1
field[82] => field[82].IN1
field[83] => field[83].IN1
field[84] => field[84].IN1
field[85] => field[85].IN1
field[86] => field[86].IN1
field[87] => field[87].IN1
field[88] => field[88].IN1
field[89] => field[89].IN1
field[90] => field[90].IN1
field[91] => field[91].IN1
field[92] => field[92].IN1
field[93] => field[93].IN1
field[94] => field[94].IN1
field[95] => field[95].IN1
field[96] => field[96].IN1
field[97] => field[97].IN1
field[98] => field[98].IN1
field[99] => field[99].IN1
field[100] => field[100].IN1
field[101] => field[101].IN1
field[102] => field[102].IN1
field[103] => field[103].IN1
field[104] => field[104].IN1
field[105] => field[105].IN1
field[106] => field[106].IN1
field[107] => field[107].IN1
field[108] => field[108].IN1
field[109] => field[109].IN1
field[110] => field[110].IN1
field[111] => field[111].IN1
field[112] => field[112].IN1
field[113] => field[113].IN1
field[114] => field[114].IN1
field[115] => field[115].IN1
field[116] => field[116].IN1
field[117] => field[117].IN1
field[118] => field[118].IN1
field[119] => field[119].IN1
field[120] => field[120].IN1
field[121] => field[121].IN1
field[122] => field[122].IN1
field[123] => field[123].IN1
field[124] => field[124].IN1
field[125] => field[125].IN1
field[126] => field[126].IN1
field[127] => field[127].IN1
field[128] => field[128].IN1
field[129] => field[129].IN1
field[130] => field[130].IN1
field[131] => field[131].IN1
field[132] => field[132].IN1
field[133] => field[133].IN1
field[134] => field[134].IN1
field[135] => field[135].IN1
field[136] => field[136].IN1
field[137] => field[137].IN1
field[138] => field[138].IN1
field[139] => field[139].IN1
field[140] => field[140].IN1
field[141] => field[141].IN1
field[142] => field[142].IN1
field[143] => field[143].IN1
field[144] => field[144].IN1
field[145] => field[145].IN1
field[146] => field[146].IN1
field[147] => field[147].IN1
field[148] => field[148].IN1
field[149] => field[149].IN1
field[150] => field[150].IN1
field[151] => field[151].IN1
field[152] => field[152].IN1
field[153] => field[153].IN1
field[154] => field[154].IN1
field[155] => field[155].IN1
field[156] => field[156].IN1
field[157] => field[157].IN1
field[158] => field[158].IN1
field[159] => field[159].IN1
field[160] => field[160].IN1
field[161] => field[161].IN1
field[162] => field[162].IN1
field[163] => field[163].IN1
field[164] => field[164].IN1
field[165] => field[165].IN1
field[166] => field[166].IN1
field[167] => field[167].IN1
field[168] => field[168].IN1
field[169] => field[169].IN1
field[170] => field[170].IN1
field[171] => field[171].IN1
field[172] => field[172].IN1
field[173] => field[173].IN1
field[174] => field[174].IN1
field[175] => field[175].IN1
field[176] => field[176].IN1
field[177] => field[177].IN1
field[178] => field[178].IN1
field[179] => field[179].IN1
field[180] => field[180].IN1
field[181] => field[181].IN1
field[182] => field[182].IN1
field[183] => field[183].IN1
field[184] => field[184].IN1
field[185] => field[185].IN1
field[186] => field[186].IN1
field[187] => field[187].IN1
field[188] => field[188].IN1
field[189] => field[189].IN1
field[190] => field[190].IN1
field[191] => field[191].IN1
field[192] => field[192].IN1
field[193] => field[193].IN1
field[194] => field[194].IN1
field[195] => field[195].IN1
field[196] => field[196].IN1
field[197] => field[197].IN1
field[198] => field[198].IN1
field[199] => field[199].IN1
field[200] => field[200].IN1
field[201] => field[201].IN1
field[202] => field[202].IN1
field[203] => field[203].IN1
field[204] => field[204].IN1
field[205] => field[205].IN1
field[206] => field[206].IN1
field[207] => field[207].IN1
field[208] => field[208].IN1
field[209] => field[209].IN1
field[210] => field[210].IN1
field[211] => field[211].IN1
field[212] => field[212].IN1
field[213] => field[213].IN1
field[214] => field[214].IN1
field[215] => field[215].IN1
field[216] => field[216].IN1
field[217] => field[217].IN1
field[218] => field[218].IN1
field[219] => field[219].IN1
field[220] => field[220].IN1
field[221] => field[221].IN1
field[222] => field[222].IN1
field[223] => field[223].IN1
field[224] => field[224].IN1
field[225] => field[225].IN1
field[226] => field[226].IN1
field[227] => field[227].IN1
field[228] => field[228].IN1
field[229] => field[229].IN1
field[230] => field[230].IN1
field[231] => field[231].IN1
field[232] => field[232].IN1
field[233] => field[233].IN1
field[234] => field[234].IN1
field[235] => field[235].IN1
field[236] => field[236].IN1
field[237] => field[237].IN1
field[238] => field[238].IN1
field[239] => field[239].IN1
field[240] => field[240].IN1
field[241] => field[241].IN1
field[242] => field[242].IN1
field[243] => field[243].IN1
field[244] => field[244].IN1
field[245] => field[245].IN1
field[246] => field[246].IN1
field[247] => field[247].IN1
field[248] => field[248].IN1
field[249] => field[249].IN1
field[250] => field[250].IN1
field[251] => field[251].IN1
field[252] => field[252].IN1
field[253] => field[253].IN1
field[254] => field[254].IN1
field[255] => field[255].IN1
field[256] => field[256].IN1
field[257] => field[257].IN1
field[258] => field[258].IN1
field[259] => field[259].IN1
field[260] => field[260].IN1
field[261] => field[261].IN1
field[262] => field[262].IN1
field[263] => field[263].IN1
field[264] => field[264].IN1
field[265] => field[265].IN1
field[266] => field[266].IN1
field[267] => field[267].IN1
field[268] => field[268].IN1
field[269] => field[269].IN1
field[270] => field[270].IN1
field[271] => field[271].IN1
field[272] => field[272].IN1
field[273] => field[273].IN1
field[274] => field[274].IN1
field[275] => field[275].IN1
field[276] => field[276].IN1
field[277] => field[277].IN1
field[278] => field[278].IN1
field[279] => field[279].IN1
field[280] => field[280].IN1
field[281] => field[281].IN1
field[282] => field[282].IN1
field[283] => field[283].IN1
field[284] => field[284].IN1
field[285] => field[285].IN1
field[286] => field[286].IN1
field[287] => field[287].IN1
field[288] => field[288].IN1
field[289] => field[289].IN1
field[290] => field[290].IN1
field[291] => field[291].IN1
field[292] => field[292].IN1
field[293] => field[293].IN1
field[294] => field[294].IN1
field[295] => field[295].IN1
field[296] => field[296].IN1
field[297] => field[297].IN1
field[298] => field[298].IN1
field[299] => field[299].IN1
field[300] => field[300].IN1
field[301] => field[301].IN1
field[302] => field[302].IN1
field[303] => field[303].IN1
field[304] => field[304].IN1
field[305] => field[305].IN1
field[306] => field[306].IN1
field[307] => field[307].IN1
field[308] => field[308].IN1
field[309] => field[309].IN1
field[310] => field[310].IN1
field[311] => field[311].IN1
field[312] => field[312].IN1
field[313] => field[313].IN1
field[314] => field[314].IN1
field[315] => field[315].IN1
field[316] => field[316].IN1
field[317] => field[317].IN1
field[318] => field[318].IN1
field[319] => field[319].IN1
field[320] => field[320].IN1
field[321] => field[321].IN1
field[322] => field[322].IN1
field[323] => field[323].IN1
field[324] => field[324].IN1
field[325] => field[325].IN1
field[326] => field[326].IN1
field[327] => field[327].IN1
field[328] => field[328].IN1
field[329] => field[329].IN1
field[330] => field[330].IN1
field[331] => field[331].IN1
field[332] => field[332].IN1
field[333] => field[333].IN1
field[334] => field[334].IN1
field[335] => field[335].IN1
field[336] => field[336].IN1
field[337] => field[337].IN1
field[338] => field[338].IN1
field[339] => field[339].IN1
field[340] => field[340].IN1
field[341] => field[341].IN1
field[342] => field[342].IN1
field[343] => field[343].IN1
field[344] => field[344].IN1
field[345] => field[345].IN1
field[346] => field[346].IN1
field[347] => field[347].IN1
field[348] => field[348].IN1
field[349] => field[349].IN1
field[350] => field[350].IN1
field[351] => field[351].IN1
field[352] => field[352].IN1
field[353] => field[353].IN1
field[354] => field[354].IN1
field[355] => field[355].IN1
field[356] => field[356].IN1
field[357] => field[357].IN1
field[358] => field[358].IN1
field[359] => field[359].IN1
field[360] => field[360].IN1
field[361] => field[361].IN1
field[362] => field[362].IN1
field[363] => field[363].IN1
field[364] => field[364].IN1
field[365] => field[365].IN1
field[366] => field[366].IN1
field[367] => field[367].IN1
field[368] => field[368].IN1
field[369] => field[369].IN1
field[370] => field[370].IN1
field[371] => field[371].IN1
field[372] => field[372].IN1
field[373] => field[373].IN1
field[374] => field[374].IN1
field[375] => field[375].IN1
field[376] => field[376].IN1
field[377] => field[377].IN1
field[378] => field[378].IN1
field[379] => field[379].IN1
field[380] => field[380].IN1
field[381] => field[381].IN1
field[382] => field[382].IN1
field[383] => field[383].IN1
field[384] => field[384].IN1
field[385] => field[385].IN1
field[386] => field[386].IN1
field[387] => field[387].IN1
field[388] => field[388].IN1
field[389] => field[389].IN1
field[390] => field[390].IN1
field[391] => field[391].IN1
field[392] => field[392].IN1
field[393] => field[393].IN1
field[394] => field[394].IN1
field[395] => field[395].IN1
field[396] => field[396].IN1
field[397] => field[397].IN1
field[398] => field[398].IN1
field[399] => field[399].IN1


|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins
reset => v_cnt[0].ACLR
reset => v_cnt[1].ACLR
reset => v_cnt[2].ACLR
reset => v_cnt[3].ACLR
reset => v_cnt[4].ACLR
reset => v_cnt[5].ACLR
reset => v_cnt[6].ACLR
reset => v_cnt[7].ACLR
reset => v_cnt[8].ACLR
reset => v_cnt[9].ACLR
reset => h_cnt[0].ACLR
reset => h_cnt[1].ACLR
reset => h_cnt[2].ACLR
reset => h_cnt[3].ACLR
reset => h_cnt[4].ACLR
reset => h_cnt[5].ACLR
reset => h_cnt[6].ACLR
reset => h_cnt[7].ACLR
reset => h_cnt[8].ACLR
reset => h_cnt[9].ACLR
reset => h_cnt[10].ACLR
vga_clk => v_cnt[0].CLK
vga_clk => v_cnt[1].CLK
vga_clk => v_cnt[2].CLK
vga_clk => v_cnt[3].CLK
vga_clk => v_cnt[4].CLK
vga_clk => v_cnt[5].CLK
vga_clk => v_cnt[6].CLK
vga_clk => v_cnt[7].CLK
vga_clk => v_cnt[8].CLK
vga_clk => v_cnt[9].CLK
vga_clk => h_cnt[0].CLK
vga_clk => h_cnt[1].CLK
vga_clk => h_cnt[2].CLK
vga_clk => h_cnt[3].CLK
vga_clk => h_cnt[4].CLK
vga_clk => h_cnt[5].CLK
vga_clk => h_cnt[6].CLK
vga_clk => h_cnt[7].CLK
vga_clk => h_cnt[8].CLK
vga_clk => h_cnt[9].CLK
vga_clk => h_cnt[10].CLK
vga_clk => blank_n~reg0.CLK
vga_clk => VS~reg0.CLK
vga_clk => HS~reg0.CLK
blank_n <= blank_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|vga_controller:vga_ins|fieldDisplay:myfD
ADDR[0] => Mod0.IN28
ADDR[0] => Div0.IN28
ADDR[1] => Mod0.IN27
ADDR[1] => Div0.IN27
ADDR[2] => Mod0.IN26
ADDR[2] => Div0.IN26
ADDR[3] => Mod0.IN25
ADDR[3] => Div0.IN25
ADDR[4] => Mod0.IN24
ADDR[4] => Div0.IN24
ADDR[5] => Mod0.IN23
ADDR[5] => Div0.IN23
ADDR[6] => Mod0.IN22
ADDR[6] => Div0.IN22
ADDR[7] => Mod0.IN21
ADDR[7] => Div0.IN21
ADDR[8] => Mod0.IN20
ADDR[8] => Div0.IN20
ADDR[9] => Mod0.IN19
ADDR[9] => Div0.IN19
ADDR[10] => Mod0.IN18
ADDR[10] => Div0.IN18
ADDR[11] => Mod0.IN17
ADDR[11] => Div0.IN17
ADDR[12] => Mod0.IN16
ADDR[12] => Div0.IN16
ADDR[13] => Mod0.IN15
ADDR[13] => Div0.IN15
ADDR[14] => Mod0.IN14
ADDR[14] => Div0.IN14
ADDR[15] => Mod0.IN13
ADDR[15] => Div0.IN13
ADDR[16] => Mod0.IN12
ADDR[16] => Div0.IN12
ADDR[17] => Mod0.IN11
ADDR[17] => Div0.IN11
ADDR[18] => Mod0.IN10
ADDR[18] => Div0.IN10
field[0] => Mux0.IN518
field[1] => Mux0.IN517
field[2] => Mux0.IN516
field[3] => Mux0.IN515
field[4] => Mux0.IN514
field[5] => Mux0.IN513
field[6] => Mux0.IN512
field[7] => Mux0.IN511
field[8] => Mux0.IN510
field[9] => Mux0.IN509
field[10] => Mux0.IN508
field[11] => Mux0.IN507
field[12] => Mux0.IN506
field[13] => Mux0.IN505
field[14] => Mux0.IN504
field[15] => Mux0.IN503
field[16] => Mux0.IN502
field[17] => Mux0.IN501
field[18] => Mux0.IN500
field[19] => Mux0.IN499
field[20] => Mux0.IN498
field[21] => Mux0.IN497
field[22] => Mux0.IN496
field[23] => Mux0.IN495
field[24] => Mux0.IN494
field[25] => Mux0.IN493
field[26] => Mux0.IN492
field[27] => Mux0.IN491
field[28] => Mux0.IN490
field[29] => Mux0.IN489
field[30] => Mux0.IN488
field[31] => Mux0.IN487
field[32] => Mux0.IN486
field[33] => Mux0.IN485
field[34] => Mux0.IN484
field[35] => Mux0.IN483
field[36] => Mux0.IN482
field[37] => Mux0.IN481
field[38] => Mux0.IN480
field[39] => Mux0.IN479
field[40] => Mux0.IN478
field[41] => Mux0.IN477
field[42] => Mux0.IN476
field[43] => Mux0.IN475
field[44] => Mux0.IN474
field[45] => Mux0.IN473
field[46] => Mux0.IN472
field[47] => Mux0.IN471
field[48] => Mux0.IN470
field[49] => Mux0.IN469
field[50] => Mux0.IN468
field[51] => Mux0.IN467
field[52] => Mux0.IN466
field[53] => Mux0.IN465
field[54] => Mux0.IN464
field[55] => Mux0.IN463
field[56] => Mux0.IN462
field[57] => Mux0.IN461
field[58] => Mux0.IN460
field[59] => Mux0.IN459
field[60] => Mux0.IN458
field[61] => Mux0.IN457
field[62] => Mux0.IN456
field[63] => Mux0.IN455
field[64] => Mux0.IN454
field[65] => Mux0.IN453
field[66] => Mux0.IN452
field[67] => Mux0.IN451
field[68] => Mux0.IN450
field[69] => Mux0.IN449
field[70] => Mux0.IN448
field[71] => Mux0.IN447
field[72] => Mux0.IN446
field[73] => Mux0.IN445
field[74] => Mux0.IN444
field[75] => Mux0.IN443
field[76] => Mux0.IN442
field[77] => Mux0.IN441
field[78] => Mux0.IN440
field[79] => Mux0.IN439
field[80] => Mux0.IN438
field[81] => Mux0.IN437
field[82] => Mux0.IN436
field[83] => Mux0.IN435
field[84] => Mux0.IN434
field[85] => Mux0.IN433
field[86] => Mux0.IN432
field[87] => Mux0.IN431
field[88] => Mux0.IN430
field[89] => Mux0.IN429
field[90] => Mux0.IN428
field[91] => Mux0.IN427
field[92] => Mux0.IN426
field[93] => Mux0.IN425
field[94] => Mux0.IN424
field[95] => Mux0.IN423
field[96] => Mux0.IN422
field[97] => Mux0.IN421
field[98] => Mux0.IN420
field[99] => Mux0.IN419
field[100] => Mux0.IN418
field[101] => Mux0.IN417
field[102] => Mux0.IN416
field[103] => Mux0.IN415
field[104] => Mux0.IN414
field[105] => Mux0.IN413
field[106] => Mux0.IN412
field[107] => Mux0.IN411
field[108] => Mux0.IN410
field[109] => Mux0.IN409
field[110] => Mux0.IN408
field[111] => Mux0.IN407
field[112] => Mux0.IN406
field[113] => Mux0.IN405
field[114] => Mux0.IN404
field[115] => Mux0.IN403
field[116] => Mux0.IN402
field[117] => Mux0.IN401
field[118] => Mux0.IN400
field[119] => Mux0.IN399
field[120] => Mux0.IN398
field[121] => Mux0.IN397
field[122] => Mux0.IN396
field[123] => Mux0.IN395
field[124] => Mux0.IN394
field[125] => Mux0.IN393
field[126] => Mux0.IN392
field[127] => Mux0.IN391
field[128] => Mux0.IN390
field[129] => Mux0.IN389
field[130] => Mux0.IN388
field[131] => Mux0.IN387
field[132] => Mux0.IN386
field[133] => Mux0.IN385
field[134] => Mux0.IN384
field[135] => Mux0.IN383
field[136] => Mux0.IN382
field[137] => Mux0.IN381
field[138] => Mux0.IN380
field[139] => Mux0.IN379
field[140] => Mux0.IN378
field[141] => Mux0.IN377
field[142] => Mux0.IN376
field[143] => Mux0.IN375
field[144] => Mux0.IN374
field[145] => Mux0.IN373
field[146] => Mux0.IN372
field[147] => Mux0.IN371
field[148] => Mux0.IN370
field[149] => Mux0.IN369
field[150] => Mux0.IN368
field[151] => Mux0.IN367
field[152] => Mux0.IN366
field[153] => Mux0.IN365
field[154] => Mux0.IN364
field[155] => Mux0.IN363
field[156] => Mux0.IN362
field[157] => Mux0.IN361
field[158] => Mux0.IN360
field[159] => Mux0.IN359
field[160] => Mux0.IN358
field[161] => Mux0.IN357
field[162] => Mux0.IN356
field[163] => Mux0.IN355
field[164] => Mux0.IN354
field[165] => Mux0.IN353
field[166] => Mux0.IN352
field[167] => Mux0.IN351
field[168] => Mux0.IN350
field[169] => Mux0.IN349
field[170] => Mux0.IN348
field[171] => Mux0.IN347
field[172] => Mux0.IN346
field[173] => Mux0.IN345
field[174] => Mux0.IN344
field[175] => Mux0.IN343
field[176] => Mux0.IN342
field[177] => Mux0.IN341
field[178] => Mux0.IN340
field[179] => Mux0.IN339
field[180] => Mux0.IN338
field[181] => Mux0.IN337
field[182] => Mux0.IN336
field[183] => Mux0.IN335
field[184] => Mux0.IN334
field[185] => Mux0.IN333
field[186] => Mux0.IN332
field[187] => Mux0.IN331
field[188] => Mux0.IN330
field[189] => Mux0.IN329
field[190] => Mux0.IN328
field[191] => Mux0.IN327
field[192] => Mux0.IN326
field[193] => Mux0.IN325
field[194] => Mux0.IN324
field[195] => Mux0.IN323
field[196] => Mux0.IN322
field[197] => Mux0.IN321
field[198] => Mux0.IN320
field[199] => Mux0.IN319
field[200] => Mux0.IN318
field[201] => Mux0.IN317
field[202] => Mux0.IN316
field[203] => Mux0.IN315
field[204] => Mux0.IN314
field[205] => Mux0.IN313
field[206] => Mux0.IN312
field[207] => Mux0.IN311
field[208] => Mux0.IN310
field[209] => Mux0.IN309
field[210] => Mux0.IN308
field[211] => Mux0.IN307
field[212] => Mux0.IN306
field[213] => Mux0.IN305
field[214] => Mux0.IN304
field[215] => Mux0.IN303
field[216] => Mux0.IN302
field[217] => Mux0.IN301
field[218] => Mux0.IN300
field[219] => Mux0.IN299
field[220] => Mux0.IN298
field[221] => Mux0.IN297
field[222] => Mux0.IN296
field[223] => Mux0.IN295
field[224] => Mux0.IN294
field[225] => Mux0.IN293
field[226] => Mux0.IN292
field[227] => Mux0.IN291
field[228] => Mux0.IN290
field[229] => Mux0.IN289
field[230] => Mux0.IN288
field[231] => Mux0.IN287
field[232] => Mux0.IN286
field[233] => Mux0.IN285
field[234] => Mux0.IN284
field[235] => Mux0.IN283
field[236] => Mux0.IN282
field[237] => Mux0.IN281
field[238] => Mux0.IN280
field[239] => Mux0.IN279
field[240] => Mux0.IN278
field[241] => Mux0.IN277
field[242] => Mux0.IN276
field[243] => Mux0.IN275
field[244] => Mux0.IN274
field[245] => Mux0.IN273
field[246] => Mux0.IN272
field[247] => Mux0.IN271
field[248] => Mux0.IN270
field[249] => Mux0.IN269
field[250] => Mux0.IN268
field[251] => Mux0.IN267
field[252] => Mux0.IN266
field[253] => Mux0.IN265
field[254] => Mux0.IN264
field[255] => Mux0.IN263
field[256] => Mux0.IN262
field[257] => Mux0.IN261
field[258] => Mux0.IN260
field[259] => Mux0.IN259
field[260] => Mux0.IN258
field[261] => Mux0.IN257
field[262] => Mux0.IN256
field[263] => Mux0.IN255
field[264] => Mux0.IN254
field[265] => Mux0.IN253
field[266] => Mux0.IN252
field[267] => Mux0.IN251
field[268] => Mux0.IN250
field[269] => Mux0.IN249
field[270] => Mux0.IN248
field[271] => Mux0.IN247
field[272] => Mux0.IN246
field[273] => Mux0.IN245
field[274] => Mux0.IN244
field[275] => Mux0.IN243
field[276] => Mux0.IN242
field[277] => Mux0.IN241
field[278] => Mux0.IN240
field[279] => Mux0.IN239
field[280] => Mux0.IN238
field[281] => Mux0.IN237
field[282] => Mux0.IN236
field[283] => Mux0.IN235
field[284] => Mux0.IN234
field[285] => Mux0.IN233
field[286] => Mux0.IN232
field[287] => Mux0.IN231
field[288] => Mux0.IN230
field[289] => Mux0.IN229
field[290] => Mux0.IN228
field[291] => Mux0.IN227
field[292] => Mux0.IN226
field[293] => Mux0.IN225
field[294] => Mux0.IN224
field[295] => Mux0.IN223
field[296] => Mux0.IN222
field[297] => Mux0.IN221
field[298] => Mux0.IN220
field[299] => Mux0.IN219
field[300] => Mux0.IN218
field[301] => Mux0.IN217
field[302] => Mux0.IN216
field[303] => Mux0.IN215
field[304] => Mux0.IN214
field[305] => Mux0.IN213
field[306] => Mux0.IN212
field[307] => Mux0.IN211
field[308] => Mux0.IN210
field[309] => Mux0.IN209
field[310] => Mux0.IN208
field[311] => Mux0.IN207
field[312] => Mux0.IN206
field[313] => Mux0.IN205
field[314] => Mux0.IN204
field[315] => Mux0.IN203
field[316] => Mux0.IN202
field[317] => Mux0.IN201
field[318] => Mux0.IN200
field[319] => Mux0.IN199
field[320] => Mux0.IN198
field[321] => Mux0.IN197
field[322] => Mux0.IN196
field[323] => Mux0.IN195
field[324] => Mux0.IN194
field[325] => Mux0.IN193
field[326] => Mux0.IN192
field[327] => Mux0.IN191
field[328] => Mux0.IN190
field[329] => Mux0.IN189
field[330] => Mux0.IN188
field[331] => Mux0.IN187
field[332] => Mux0.IN186
field[333] => Mux0.IN185
field[334] => Mux0.IN184
field[335] => Mux0.IN183
field[336] => Mux0.IN182
field[337] => Mux0.IN181
field[338] => Mux0.IN180
field[339] => Mux0.IN179
field[340] => Mux0.IN178
field[341] => Mux0.IN177
field[342] => Mux0.IN176
field[343] => Mux0.IN175
field[344] => Mux0.IN174
field[345] => Mux0.IN173
field[346] => Mux0.IN172
field[347] => Mux0.IN171
field[348] => Mux0.IN170
field[349] => Mux0.IN169
field[350] => Mux0.IN168
field[351] => Mux0.IN167
field[352] => Mux0.IN166
field[353] => Mux0.IN165
field[354] => Mux0.IN164
field[355] => Mux0.IN163
field[356] => Mux0.IN162
field[357] => Mux0.IN161
field[358] => Mux0.IN160
field[359] => Mux0.IN159
field[360] => Mux0.IN158
field[361] => Mux0.IN157
field[362] => Mux0.IN156
field[363] => Mux0.IN155
field[364] => Mux0.IN154
field[365] => Mux0.IN153
field[366] => Mux0.IN152
field[367] => Mux0.IN151
field[368] => Mux0.IN150
field[369] => Mux0.IN149
field[370] => Mux0.IN148
field[371] => Mux0.IN147
field[372] => Mux0.IN146
field[373] => Mux0.IN145
field[374] => Mux0.IN144
field[375] => Mux0.IN143
field[376] => Mux0.IN142
field[377] => Mux0.IN141
field[378] => Mux0.IN140
field[379] => Mux0.IN139
field[380] => Mux0.IN138
field[381] => Mux0.IN137
field[382] => Mux0.IN136
field[383] => Mux0.IN135
field[384] => Mux0.IN134
field[385] => Mux0.IN133
field[386] => Mux0.IN132
field[387] => Mux0.IN131
field[388] => Mux0.IN130
field[389] => Mux0.IN129
field[390] => Mux0.IN128
field[391] => Mux0.IN127
field[392] => Mux0.IN126
field[393] => Mux0.IN125
field[394] => Mux0.IN124
field[395] => Mux0.IN123
field[396] => Mux0.IN122
field[397] => Mux0.IN121
field[398] => Mux0.IN120
field[399] => Mux0.IN119
bgr_data_raw[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[1] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[2] <= <GND>
bgr_data_raw[3] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[4] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[5] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[6] <= <GND>
bgr_data_raw[7] <= <GND>
bgr_data_raw[8] <= <GND>
bgr_data_raw[9] <= bgr_data_raw[13].DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[10] <= <GND>
bgr_data_raw[11] <= bgr_data_raw[15].DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[12] <= <GND>
bgr_data_raw[13] <= bgr_data_raw[13].DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[14] <= <GND>
bgr_data_raw[15] <= bgr_data_raw[15].DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[16] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[17] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[18] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[19] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[20] <= <GND>
bgr_data_raw[21] <= <GND>
bgr_data_raw[22] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
bgr_data_raw[23] <= <GND>


|skeleton|processor:myprocessor
clock => clock.IN2
reset => ~NO_FANOUT~
dmem_data_in[0] <= dmem_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[1] <= dmem_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[2] <= dmem_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[3] <= dmem_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[4] <= dmem_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[5] <= dmem_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[6] <= dmem_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[7] <= dmem_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[8] <= dmem_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[9] <= dmem_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[10] <= dmem_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[11] <= dmem_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[12] <= dmem_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[13] <= dmem_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[14] <= dmem_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[15] <= dmem_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[16] <= dmem_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[17] <= dmem_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[18] <= dmem_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[19] <= dmem_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[20] <= dmem_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[21] <= dmem_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[22] <= dmem_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[23] <= dmem_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[24] <= dmem_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[25] <= dmem_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[26] <= dmem_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[27] <= dmem_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[28] <= dmem_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[29] <= dmem_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[30] <= dmem_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
dmem_data_in[31] <= dmem_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[0] <= dmem_address[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[1] <= dmem_address[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[2] <= dmem_address[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[3] <= dmem_address[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[4] <= dmem_address[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[5] <= dmem_address[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[6] <= dmem_address[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[7] <= dmem_address[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[8] <= dmem_address[8].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[9] <= dmem_address[9].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[10] <= dmem_address[10].DB_MAX_OUTPUT_PORT_TYPE
dmem_address[11] <= dmem_address[11].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|dmem:mydmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component
wren_a => altsyncram_8vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_8vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_8vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_8vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_8vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_8vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_8vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_8vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_8vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_8vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_8vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_8vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_8vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_8vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_8vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_8vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_8vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_8vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_8vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_8vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_8vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_8vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_8vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_8vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_8vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_8vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_8vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_8vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_8vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_8vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_8vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_8vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_8vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_8vc1:auto_generated.address_a[2]
address_a[3] => altsyncram_8vc1:auto_generated.address_a[3]
address_a[4] => altsyncram_8vc1:auto_generated.address_a[4]
address_a[5] => altsyncram_8vc1:auto_generated.address_a[5]
address_a[6] => altsyncram_8vc1:auto_generated.address_a[6]
address_a[7] => altsyncram_8vc1:auto_generated.address_a[7]
address_a[8] => altsyncram_8vc1:auto_generated.address_a[8]
address_a[9] => altsyncram_8vc1:auto_generated.address_a[9]
address_a[10] => altsyncram_8vc1:auto_generated.address_a[10]
address_a[11] => altsyncram_8vc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8vc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8vc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8vc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8vc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8vc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8vc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8vc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8vc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8vc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8vc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8vc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8vc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8vc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8vc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8vc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8vc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8vc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_8vc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_8vc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_8vc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_8vc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_8vc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_8vc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_8vc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_8vc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_8vc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_8vc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_8vc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_8vc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_8vc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_8vc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_8vc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton|processor:myprocessor|imem:myimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2m81:auto_generated.address_a[0]
address_a[1] => altsyncram_2m81:auto_generated.address_a[1]
address_a[2] => altsyncram_2m81:auto_generated.address_a[2]
address_a[3] => altsyncram_2m81:auto_generated.address_a[3]
address_a[4] => altsyncram_2m81:auto_generated.address_a[4]
address_a[5] => altsyncram_2m81:auto_generated.address_a[5]
address_a[6] => altsyncram_2m81:auto_generated.address_a[6]
address_a[7] => altsyncram_2m81:auto_generated.address_a[7]
address_a[8] => altsyncram_2m81:auto_generated.address_a[8]
address_a[9] => altsyncram_2m81:auto_generated.address_a[9]
address_a[10] => altsyncram_2m81:auto_generated.address_a[10]
address_a[11] => altsyncram_2m81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2m81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_2m81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2m81:auto_generated.q_a[0]
q_a[1] <= altsyncram_2m81:auto_generated.q_a[1]
q_a[2] <= altsyncram_2m81:auto_generated.q_a[2]
q_a[3] <= altsyncram_2m81:auto_generated.q_a[3]
q_a[4] <= altsyncram_2m81:auto_generated.q_a[4]
q_a[5] <= altsyncram_2m81:auto_generated.q_a[5]
q_a[6] <= altsyncram_2m81:auto_generated.q_a[6]
q_a[7] <= altsyncram_2m81:auto_generated.q_a[7]
q_a[8] <= altsyncram_2m81:auto_generated.q_a[8]
q_a[9] <= altsyncram_2m81:auto_generated.q_a[9]
q_a[10] <= altsyncram_2m81:auto_generated.q_a[10]
q_a[11] <= altsyncram_2m81:auto_generated.q_a[11]
q_a[12] <= altsyncram_2m81:auto_generated.q_a[12]
q_a[13] <= altsyncram_2m81:auto_generated.q_a[13]
q_a[14] <= altsyncram_2m81:auto_generated.q_a[14]
q_a[15] <= altsyncram_2m81:auto_generated.q_a[15]
q_a[16] <= altsyncram_2m81:auto_generated.q_a[16]
q_a[17] <= altsyncram_2m81:auto_generated.q_a[17]
q_a[18] <= altsyncram_2m81:auto_generated.q_a[18]
q_a[19] <= altsyncram_2m81:auto_generated.q_a[19]
q_a[20] <= altsyncram_2m81:auto_generated.q_a[20]
q_a[21] <= altsyncram_2m81:auto_generated.q_a[21]
q_a[22] <= altsyncram_2m81:auto_generated.q_a[22]
q_a[23] <= altsyncram_2m81:auto_generated.q_a[23]
q_a[24] <= altsyncram_2m81:auto_generated.q_a[24]
q_a[25] <= altsyncram_2m81:auto_generated.q_a[25]
q_a[26] <= altsyncram_2m81:auto_generated.q_a[26]
q_a[27] <= altsyncram_2m81:auto_generated.q_a[27]
q_a[28] <= altsyncram_2m81:auto_generated.q_a[28]
q_a[29] <= altsyncram_2m81:auto_generated.q_a[29]
q_a[30] <= altsyncram_2m81:auto_generated.q_a[30]
q_a[31] <= altsyncram_2m81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ~NO_FANOUT~
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton|lcd:mylcd
clock => state2[0].CLK
clock => state2[1].CLK
clock => state2[2].CLK
clock => state2[3].CLK
clock => state2[4].CLK
clock => state2[5].CLK
clock => state2[6].CLK
clock => state2[7].CLK
clock => state2[8].CLK
clock => state2[9].CLK
clock => state2[10].CLK
clock => state2[11].CLK
clock => state2[12].CLK
clock => state2[13].CLK
clock => state2[14].CLK
clock => state2[15].CLK
clock => state2[16].CLK
clock => state2[17].CLK
clock => state2[18].CLK
clock => state2[19].CLK
clock => state2[20].CLK
clock => state2[21].CLK
clock => state2[22].CLK
clock => state2[23].CLK
clock => state2[24].CLK
clock => state2[25].CLK
clock => state2[26].CLK
clock => state2[27].CLK
clock => state2[28].CLK
clock => state2[29].CLK
clock => state2[30].CLK
clock => state2[31].CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => mstart.CLK
clock => prestart.CLK
clock => lcd_en.CLK
clock => cdone.CLK
clock => lcd_rs.CLK
clock => lcd_data[0].CLK
clock => lcd_data[1].CLK
clock => lcd_data[2].CLK
clock => lcd_data[3].CLK
clock => lcd_data[4].CLK
clock => lcd_data[5].CLK
clock => lcd_data[6].CLK
clock => lcd_data[7].CLK
clock => cstart.CLK
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => delay[8].CLK
clock => delay[9].CLK
clock => delay[10].CLK
clock => delay[11].CLK
clock => delay[12].CLK
clock => delay[13].CLK
clock => delay[14].CLK
clock => delay[15].CLK
clock => delay[16].CLK
clock => delay[17].CLK
clock => state1[0].CLK
clock => state1[1].CLK
clock => state1[2].CLK
clock => state1[3].CLK
clock => state1[4].CLK
clock => state1[5].CLK
clock => state1[6].CLK
clock => state1[7].CLK
clock => state1[8].CLK
clock => state1[9].CLK
clock => state1[10].CLK
clock => state1[11].CLK
clock => state1[12].CLK
clock => state1[13].CLK
clock => state1[14].CLK
clock => state1[15].CLK
clock => state1[16].CLK
clock => state1[17].CLK
clock => state1[18].CLK
clock => state1[19].CLK
clock => state1[20].CLK
clock => state1[21].CLK
clock => state1[22].CLK
clock => state1[23].CLK
clock => state1[24].CLK
clock => state1[25].CLK
clock => state1[26].CLK
clock => state1[27].CLK
clock => state1[28].CLK
clock => state1[29].CLK
clock => state1[30].CLK
clock => state1[31].CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => buf_changed_ack.CLK
clock => line2[15][0].CLK
clock => line2[15][1].CLK
clock => line2[15][2].CLK
clock => line2[15][3].CLK
clock => line2[15][4].CLK
clock => line2[15][5].CLK
clock => line2[15][6].CLK
clock => line2[15][7].CLK
clock => line2[14][0].CLK
clock => line2[14][1].CLK
clock => line2[14][2].CLK
clock => line2[14][3].CLK
clock => line2[14][4].CLK
clock => line2[14][5].CLK
clock => line2[14][6].CLK
clock => line2[14][7].CLK
clock => line2[13][0].CLK
clock => line2[13][1].CLK
clock => line2[13][2].CLK
clock => line2[13][3].CLK
clock => line2[13][4].CLK
clock => line2[13][5].CLK
clock => line2[13][6].CLK
clock => line2[13][7].CLK
clock => line2[12][0].CLK
clock => line2[12][1].CLK
clock => line2[12][2].CLK
clock => line2[12][3].CLK
clock => line2[12][4].CLK
clock => line2[12][5].CLK
clock => line2[12][6].CLK
clock => line2[12][7].CLK
clock => line2[11][0].CLK
clock => line2[11][1].CLK
clock => line2[11][2].CLK
clock => line2[11][3].CLK
clock => line2[11][4].CLK
clock => line2[11][5].CLK
clock => line2[11][6].CLK
clock => line2[11][7].CLK
clock => line2[10][0].CLK
clock => line2[10][1].CLK
clock => line2[10][2].CLK
clock => line2[10][3].CLK
clock => line2[10][4].CLK
clock => line2[10][5].CLK
clock => line2[10][6].CLK
clock => line2[10][7].CLK
clock => line2[9][0].CLK
clock => line2[9][1].CLK
clock => line2[9][2].CLK
clock => line2[9][3].CLK
clock => line2[9][4].CLK
clock => line2[9][5].CLK
clock => line2[9][6].CLK
clock => line2[9][7].CLK
clock => line2[8][0].CLK
clock => line2[8][1].CLK
clock => line2[8][2].CLK
clock => line2[8][3].CLK
clock => line2[8][4].CLK
clock => line2[8][5].CLK
clock => line2[8][6].CLK
clock => line2[8][7].CLK
clock => line2[7][0].CLK
clock => line2[7][1].CLK
clock => line2[7][2].CLK
clock => line2[7][3].CLK
clock => line2[7][4].CLK
clock => line2[7][5].CLK
clock => line2[7][6].CLK
clock => line2[7][7].CLK
clock => line2[6][0].CLK
clock => line2[6][1].CLK
clock => line2[6][2].CLK
clock => line2[6][3].CLK
clock => line2[6][4].CLK
clock => line2[6][5].CLK
clock => line2[6][6].CLK
clock => line2[6][7].CLK
clock => line2[5][0].CLK
clock => line2[5][1].CLK
clock => line2[5][2].CLK
clock => line2[5][3].CLK
clock => line2[5][4].CLK
clock => line2[5][5].CLK
clock => line2[5][6].CLK
clock => line2[5][7].CLK
clock => line2[4][0].CLK
clock => line2[4][1].CLK
clock => line2[4][2].CLK
clock => line2[4][3].CLK
clock => line2[4][4].CLK
clock => line2[4][5].CLK
clock => line2[4][6].CLK
clock => line2[4][7].CLK
clock => line2[3][0].CLK
clock => line2[3][1].CLK
clock => line2[3][2].CLK
clock => line2[3][3].CLK
clock => line2[3][4].CLK
clock => line2[3][5].CLK
clock => line2[3][6].CLK
clock => line2[3][7].CLK
clock => line2[2][0].CLK
clock => line2[2][1].CLK
clock => line2[2][2].CLK
clock => line2[2][3].CLK
clock => line2[2][4].CLK
clock => line2[2][5].CLK
clock => line2[2][6].CLK
clock => line2[2][7].CLK
clock => line2[1][0].CLK
clock => line2[1][1].CLK
clock => line2[1][2].CLK
clock => line2[1][3].CLK
clock => line2[1][4].CLK
clock => line2[1][5].CLK
clock => line2[1][6].CLK
clock => line2[1][7].CLK
clock => line2[0][0].CLK
clock => line2[0][1].CLK
clock => line2[0][2].CLK
clock => line2[0][3].CLK
clock => line2[0][4].CLK
clock => line2[0][5].CLK
clock => line2[0][6].CLK
clock => line2[0][7].CLK
clock => line1[15][0].CLK
clock => line1[15][1].CLK
clock => line1[15][2].CLK
clock => line1[15][3].CLK
clock => line1[15][4].CLK
clock => line1[15][5].CLK
clock => line1[15][6].CLK
clock => line1[15][7].CLK
clock => line1[14][0].CLK
clock => line1[14][1].CLK
clock => line1[14][2].CLK
clock => line1[14][3].CLK
clock => line1[14][4].CLK
clock => line1[14][5].CLK
clock => line1[14][6].CLK
clock => line1[14][7].CLK
clock => line1[13][0].CLK
clock => line1[13][1].CLK
clock => line1[13][2].CLK
clock => line1[13][3].CLK
clock => line1[13][4].CLK
clock => line1[13][5].CLK
clock => line1[13][6].CLK
clock => line1[13][7].CLK
clock => line1[12][0].CLK
clock => line1[12][1].CLK
clock => line1[12][2].CLK
clock => line1[12][3].CLK
clock => line1[12][4].CLK
clock => line1[12][5].CLK
clock => line1[12][6].CLK
clock => line1[12][7].CLK
clock => line1[11][0].CLK
clock => line1[11][1].CLK
clock => line1[11][2].CLK
clock => line1[11][3].CLK
clock => line1[11][4].CLK
clock => line1[11][5].CLK
clock => line1[11][6].CLK
clock => line1[11][7].CLK
clock => line1[10][0].CLK
clock => line1[10][1].CLK
clock => line1[10][2].CLK
clock => line1[10][3].CLK
clock => line1[10][4].CLK
clock => line1[10][5].CLK
clock => line1[10][6].CLK
clock => line1[10][7].CLK
clock => line1[9][0].CLK
clock => line1[9][1].CLK
clock => line1[9][2].CLK
clock => line1[9][3].CLK
clock => line1[9][4].CLK
clock => line1[9][5].CLK
clock => line1[9][6].CLK
clock => line1[9][7].CLK
clock => line1[8][0].CLK
clock => line1[8][1].CLK
clock => line1[8][2].CLK
clock => line1[8][3].CLK
clock => line1[8][4].CLK
clock => line1[8][5].CLK
clock => line1[8][6].CLK
clock => line1[8][7].CLK
clock => line1[7][0].CLK
clock => line1[7][1].CLK
clock => line1[7][2].CLK
clock => line1[7][3].CLK
clock => line1[7][4].CLK
clock => line1[7][5].CLK
clock => line1[7][6].CLK
clock => line1[7][7].CLK
clock => line1[6][0].CLK
clock => line1[6][1].CLK
clock => line1[6][2].CLK
clock => line1[6][3].CLK
clock => line1[6][4].CLK
clock => line1[6][5].CLK
clock => line1[6][6].CLK
clock => line1[6][7].CLK
clock => line1[5][0].CLK
clock => line1[5][1].CLK
clock => line1[5][2].CLK
clock => line1[5][3].CLK
clock => line1[5][4].CLK
clock => line1[5][5].CLK
clock => line1[5][6].CLK
clock => line1[5][7].CLK
clock => line1[4][0].CLK
clock => line1[4][1].CLK
clock => line1[4][2].CLK
clock => line1[4][3].CLK
clock => line1[4][4].CLK
clock => line1[4][5].CLK
clock => line1[4][6].CLK
clock => line1[4][7].CLK
clock => line1[3][0].CLK
clock => line1[3][1].CLK
clock => line1[3][2].CLK
clock => line1[3][3].CLK
clock => line1[3][4].CLK
clock => line1[3][5].CLK
clock => line1[3][6].CLK
clock => line1[3][7].CLK
clock => line1[2][0].CLK
clock => line1[2][1].CLK
clock => line1[2][2].CLK
clock => line1[2][3].CLK
clock => line1[2][4].CLK
clock => line1[2][5].CLK
clock => line1[2][6].CLK
clock => line1[2][7].CLK
clock => line1[1][0].CLK
clock => line1[1][1].CLK
clock => line1[1][2].CLK
clock => line1[1][3].CLK
clock => line1[1][4].CLK
clock => line1[1][5].CLK
clock => line1[1][6].CLK
clock => line1[1][7].CLK
clock => line1[0][0].CLK
clock => line1[0][1].CLK
clock => line1[0][2].CLK
clock => line1[0][3].CLK
clock => line1[0][4].CLK
clock => line1[0][5].CLK
clock => line1[0][6].CLK
clock => line1[0][7].CLK
clock => ptr[0].CLK
clock => ptr[1].CLK
clock => ptr[2].CLK
clock => ptr[3].CLK
clock => printed_crlf.CLK
clock => buf_changed.CLK
reset => state2[0].ACLR
reset => state2[1].ACLR
reset => state2[2].ACLR
reset => state2[3].ACLR
reset => state2[4].ACLR
reset => state2[5].ACLR
reset => state2[6].ACLR
reset => state2[7].ACLR
reset => state2[8].ACLR
reset => state2[9].ACLR
reset => state2[10].ACLR
reset => state2[11].ACLR
reset => state2[12].ACLR
reset => state2[13].ACLR
reset => state2[14].ACLR
reset => state2[15].ACLR
reset => state2[16].ACLR
reset => state2[17].ACLR
reset => state2[18].ACLR
reset => state2[19].ACLR
reset => state2[20].ACLR
reset => state2[21].ACLR
reset => state2[22].ACLR
reset => state2[23].ACLR
reset => state2[24].ACLR
reset => state2[25].ACLR
reset => state2[26].ACLR
reset => state2[27].ACLR
reset => state2[28].ACLR
reset => state2[29].ACLR
reset => state2[30].ACLR
reset => state2[31].ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => mstart.ACLR
reset => prestart.ACLR
reset => lcd_en.ACLR
reset => cdone.ACLR
reset => lcd_rs.ACLR
reset => lcd_data[0].ACLR
reset => lcd_data[1].ACLR
reset => lcd_data[2].ACLR
reset => lcd_data[3].ACLR
reset => lcd_data[4].ACLR
reset => lcd_data[5].ACLR
reset => lcd_data[6].ACLR
reset => lcd_data[7].ACLR
reset => cstart.ACLR
reset => delay[0].ACLR
reset => delay[1].ACLR
reset => delay[2].ACLR
reset => delay[3].ACLR
reset => delay[4].ACLR
reset => delay[5].ACLR
reset => delay[6].ACLR
reset => delay[7].ACLR
reset => delay[8].ACLR
reset => delay[9].ACLR
reset => delay[10].ACLR
reset => delay[11].ACLR
reset => delay[12].ACLR
reset => delay[13].ACLR
reset => delay[14].ACLR
reset => delay[15].ACLR
reset => delay[16].ACLR
reset => delay[17].ACLR
reset => state1[0].ACLR
reset => state1[1].ACLR
reset => state1[2].ACLR
reset => state1[3].ACLR
reset => state1[4].ACLR
reset => state1[5].ACLR
reset => state1[6].ACLR
reset => state1[7].ACLR
reset => state1[8].ACLR
reset => state1[9].ACLR
reset => state1[10].ACLR
reset => state1[11].ACLR
reset => state1[12].ACLR
reset => state1[13].ACLR
reset => state1[14].ACLR
reset => state1[15].ACLR
reset => state1[16].ACLR
reset => state1[17].ACLR
reset => state1[18].ACLR
reset => state1[19].ACLR
reset => state1[20].ACLR
reset => state1[21].ACLR
reset => state1[22].ACLR
reset => state1[23].ACLR
reset => state1[24].ACLR
reset => state1[25].ACLR
reset => state1[26].ACLR
reset => state1[27].ACLR
reset => state1[28].ACLR
reset => state1[29].ACLR
reset => state1[30].ACLR
reset => state1[31].ACLR
reset => index[0].ACLR
reset => index[1].ACLR
reset => index[2].ACLR
reset => index[3].ACLR
reset => index[4].ACLR
reset => index[5].ACLR
reset => buf_changed_ack.ACLR
reset => line2[15][0].ACLR
reset => line2[15][1].ACLR
reset => line2[15][2].ACLR
reset => line2[15][3].ACLR
reset => line2[15][4].ACLR
reset => line2[15][5].PRESET
reset => line2[15][6].ACLR
reset => line2[15][7].ACLR
reset => line2[14][0].ACLR
reset => line2[14][1].ACLR
reset => line2[14][2].ACLR
reset => line2[14][3].ACLR
reset => line2[14][4].ACLR
reset => line2[14][5].PRESET
reset => line2[14][6].ACLR
reset => line2[14][7].ACLR
reset => line2[13][0].ACLR
reset => line2[13][1].ACLR
reset => line2[13][2].ACLR
reset => line2[13][3].ACLR
reset => line2[13][4].ACLR
reset => line2[13][5].PRESET
reset => line2[13][6].ACLR
reset => line2[13][7].ACLR
reset => line2[12][0].ACLR
reset => line2[12][1].ACLR
reset => line2[12][2].ACLR
reset => line2[12][3].ACLR
reset => line2[12][4].ACLR
reset => line2[12][5].PRESET
reset => line2[12][6].ACLR
reset => line2[12][7].ACLR
reset => line2[11][0].ACLR
reset => line2[11][1].ACLR
reset => line2[11][2].ACLR
reset => line2[11][3].ACLR
reset => line2[11][4].ACLR
reset => line2[11][5].PRESET
reset => line2[11][6].ACLR
reset => line2[11][7].ACLR
reset => line2[10][0].ACLR
reset => line2[10][1].ACLR
reset => line2[10][2].ACLR
reset => line2[10][3].ACLR
reset => line2[10][4].ACLR
reset => line2[10][5].PRESET
reset => line2[10][6].ACLR
reset => line2[10][7].ACLR
reset => line2[9][0].ACLR
reset => line2[9][1].ACLR
reset => line2[9][2].ACLR
reset => line2[9][3].ACLR
reset => line2[9][4].ACLR
reset => line2[9][5].PRESET
reset => line2[9][6].ACLR
reset => line2[9][7].ACLR
reset => line2[8][0].ACLR
reset => line2[8][1].ACLR
reset => line2[8][2].ACLR
reset => line2[8][3].ACLR
reset => line2[8][4].ACLR
reset => line2[8][5].PRESET
reset => line2[8][6].ACLR
reset => line2[8][7].ACLR
reset => line2[7][0].ACLR
reset => line2[7][1].ACLR
reset => line2[7][2].ACLR
reset => line2[7][3].ACLR
reset => line2[7][4].ACLR
reset => line2[7][5].PRESET
reset => line2[7][6].ACLR
reset => line2[7][7].ACLR
reset => line2[6][0].ACLR
reset => line2[6][1].ACLR
reset => line2[6][2].ACLR
reset => line2[6][3].ACLR
reset => line2[6][4].ACLR
reset => line2[6][5].PRESET
reset => line2[6][6].ACLR
reset => line2[6][7].ACLR
reset => line2[5][0].ACLR
reset => line2[5][1].ACLR
reset => line2[5][2].ACLR
reset => line2[5][3].ACLR
reset => line2[5][4].ACLR
reset => line2[5][5].PRESET
reset => line2[5][6].ACLR
reset => line2[5][7].ACLR
reset => line2[4][0].ACLR
reset => line2[4][1].ACLR
reset => line2[4][2].ACLR
reset => line2[4][3].ACLR
reset => line2[4][4].ACLR
reset => line2[4][5].PRESET
reset => line2[4][6].ACLR
reset => line2[4][7].ACLR
reset => line2[3][0].ACLR
reset => line2[3][1].ACLR
reset => line2[3][2].ACLR
reset => line2[3][3].ACLR
reset => line2[3][4].ACLR
reset => line2[3][5].PRESET
reset => line2[3][6].ACLR
reset => line2[3][7].ACLR
reset => line2[2][0].ACLR
reset => line2[2][1].ACLR
reset => line2[2][2].ACLR
reset => line2[2][3].ACLR
reset => line2[2][4].ACLR
reset => line2[2][5].PRESET
reset => line2[2][6].ACLR
reset => line2[2][7].ACLR
reset => line2[1][0].ACLR
reset => line2[1][1].ACLR
reset => line2[1][2].ACLR
reset => line2[1][3].ACLR
reset => line2[1][4].ACLR
reset => line2[1][5].PRESET
reset => line2[1][6].ACLR
reset => line2[1][7].ACLR
reset => line2[0][0].ACLR
reset => line2[0][1].ACLR
reset => line2[0][2].ACLR
reset => line2[0][3].ACLR
reset => line2[0][4].ACLR
reset => line2[0][5].PRESET
reset => line2[0][6].ACLR
reset => line2[0][7].ACLR
reset => line1[15][0].ACLR
reset => line1[15][1].ACLR
reset => line1[15][2].ACLR
reset => line1[15][3].ACLR
reset => line1[15][4].ACLR
reset => line1[15][5].PRESET
reset => line1[15][6].ACLR
reset => line1[15][7].ACLR
reset => line1[14][0].ACLR
reset => line1[14][1].ACLR
reset => line1[14][2].ACLR
reset => line1[14][3].ACLR
reset => line1[14][4].ACLR
reset => line1[14][5].PRESET
reset => line1[14][6].ACLR
reset => line1[14][7].ACLR
reset => line1[13][0].ACLR
reset => line1[13][1].ACLR
reset => line1[13][2].ACLR
reset => line1[13][3].ACLR
reset => line1[13][4].ACLR
reset => line1[13][5].PRESET
reset => line1[13][6].ACLR
reset => line1[13][7].ACLR
reset => line1[12][0].ACLR
reset => line1[12][1].ACLR
reset => line1[12][2].ACLR
reset => line1[12][3].ACLR
reset => line1[12][4].ACLR
reset => line1[12][5].PRESET
reset => line1[12][6].ACLR
reset => line1[12][7].ACLR
reset => line1[11][0].ACLR
reset => line1[11][1].ACLR
reset => line1[11][2].ACLR
reset => line1[11][3].ACLR
reset => line1[11][4].ACLR
reset => line1[11][5].PRESET
reset => line1[11][6].ACLR
reset => line1[11][7].ACLR
reset => line1[10][0].ACLR
reset => line1[10][1].ACLR
reset => line1[10][2].ACLR
reset => line1[10][3].ACLR
reset => line1[10][4].ACLR
reset => line1[10][5].PRESET
reset => line1[10][6].ACLR
reset => line1[10][7].ACLR
reset => line1[9][0].ACLR
reset => line1[9][1].ACLR
reset => line1[9][2].ACLR
reset => line1[9][3].ACLR
reset => line1[9][4].ACLR
reset => line1[9][5].PRESET
reset => line1[9][6].ACLR
reset => line1[9][7].ACLR
reset => line1[8][0].ACLR
reset => line1[8][1].ACLR
reset => line1[8][2].ACLR
reset => line1[8][3].ACLR
reset => line1[8][4].ACLR
reset => line1[8][5].PRESET
reset => line1[8][6].ACLR
reset => line1[8][7].ACLR
reset => line1[7][0].ACLR
reset => line1[7][1].ACLR
reset => line1[7][2].ACLR
reset => line1[7][3].ACLR
reset => line1[7][4].ACLR
reset => line1[7][5].PRESET
reset => line1[7][6].ACLR
reset => line1[7][7].ACLR
reset => line1[6][0].ACLR
reset => line1[6][1].ACLR
reset => line1[6][2].ACLR
reset => line1[6][3].ACLR
reset => line1[6][4].ACLR
reset => line1[6][5].PRESET
reset => line1[6][6].ACLR
reset => line1[6][7].ACLR
reset => line1[5][0].ACLR
reset => line1[5][1].ACLR
reset => line1[5][2].ACLR
reset => line1[5][3].ACLR
reset => line1[5][4].ACLR
reset => line1[5][5].PRESET
reset => line1[5][6].ACLR
reset => line1[5][7].ACLR
reset => line1[4][0].ACLR
reset => line1[4][1].ACLR
reset => line1[4][2].ACLR
reset => line1[4][3].ACLR
reset => line1[4][4].ACLR
reset => line1[4][5].PRESET
reset => line1[4][6].ACLR
reset => line1[4][7].ACLR
reset => line1[3][0].ACLR
reset => line1[3][1].ACLR
reset => line1[3][2].ACLR
reset => line1[3][3].ACLR
reset => line1[3][4].ACLR
reset => line1[3][5].PRESET
reset => line1[3][6].ACLR
reset => line1[3][7].ACLR
reset => line1[2][0].ACLR
reset => line1[2][1].ACLR
reset => line1[2][2].ACLR
reset => line1[2][3].ACLR
reset => line1[2][4].ACLR
reset => line1[2][5].PRESET
reset => line1[2][6].ACLR
reset => line1[2][7].ACLR
reset => line1[1][0].ACLR
reset => line1[1][1].ACLR
reset => line1[1][2].ACLR
reset => line1[1][3].ACLR
reset => line1[1][4].ACLR
reset => line1[1][5].PRESET
reset => line1[1][6].ACLR
reset => line1[1][7].ACLR
reset => line1[0][0].ACLR
reset => line1[0][1].ACLR
reset => line1[0][2].ACLR
reset => line1[0][3].ACLR
reset => line1[0][4].ACLR
reset => line1[0][5].PRESET
reset => line1[0][6].ACLR
reset => line1[0][7].ACLR
reset => ptr[0].ACLR
reset => ptr[1].ACLR
reset => ptr[2].ACLR
reset => ptr[3].ACLR
reset => printed_crlf.ACLR
reset => buf_changed.ACLR
write_en => buf_changed.OUTPUTSELECT
write_en => printed_crlf.ENA
write_en => ptr[3].ENA
write_en => ptr[2].ENA
write_en => ptr[1].ENA
write_en => ptr[0].ENA
write_en => line1[0][7].ENA
write_en => line1[0][6].ENA
write_en => line1[0][5].ENA
write_en => line1[0][4].ENA
write_en => line1[0][3].ENA
write_en => line1[0][2].ENA
write_en => line1[0][1].ENA
write_en => line1[0][0].ENA
write_en => line1[1][7].ENA
write_en => line1[1][6].ENA
write_en => line1[1][5].ENA
write_en => line1[1][4].ENA
write_en => line1[1][3].ENA
write_en => line1[1][2].ENA
write_en => line1[1][1].ENA
write_en => line1[1][0].ENA
write_en => line1[2][7].ENA
write_en => line1[2][6].ENA
write_en => line1[2][5].ENA
write_en => line1[2][4].ENA
write_en => line1[2][3].ENA
write_en => line1[2][2].ENA
write_en => line1[2][1].ENA
write_en => line1[2][0].ENA
write_en => line1[3][7].ENA
write_en => line1[3][6].ENA
write_en => line1[3][5].ENA
write_en => line1[3][4].ENA
write_en => line1[3][3].ENA
write_en => line1[3][2].ENA
write_en => line1[3][1].ENA
write_en => line1[3][0].ENA
write_en => line1[4][7].ENA
write_en => line1[4][6].ENA
write_en => line1[4][5].ENA
write_en => line1[4][4].ENA
write_en => line1[4][3].ENA
write_en => line1[4][2].ENA
write_en => line1[4][1].ENA
write_en => line1[4][0].ENA
write_en => line1[5][7].ENA
write_en => line1[5][6].ENA
write_en => line1[5][5].ENA
write_en => line1[5][4].ENA
write_en => line1[5][3].ENA
write_en => line1[5][2].ENA
write_en => line1[5][1].ENA
write_en => line1[5][0].ENA
write_en => line1[6][7].ENA
write_en => line1[6][6].ENA
write_en => line1[6][5].ENA
write_en => line1[6][4].ENA
write_en => line1[6][3].ENA
write_en => line1[6][2].ENA
write_en => line1[6][1].ENA
write_en => line1[6][0].ENA
write_en => line1[7][7].ENA
write_en => line1[7][6].ENA
write_en => line1[7][5].ENA
write_en => line1[7][4].ENA
write_en => line1[7][3].ENA
write_en => line1[7][2].ENA
write_en => line1[7][1].ENA
write_en => line1[7][0].ENA
write_en => line1[8][7].ENA
write_en => line1[8][6].ENA
write_en => line1[8][5].ENA
write_en => line1[8][4].ENA
write_en => line1[8][3].ENA
write_en => line1[8][2].ENA
write_en => line1[8][1].ENA
write_en => line1[8][0].ENA
write_en => line1[9][7].ENA
write_en => line1[9][6].ENA
write_en => line1[9][5].ENA
write_en => line1[9][4].ENA
write_en => line1[9][3].ENA
write_en => line1[9][2].ENA
write_en => line1[9][1].ENA
write_en => line1[9][0].ENA
write_en => line1[10][7].ENA
write_en => line1[10][6].ENA
write_en => line1[10][5].ENA
write_en => line1[10][4].ENA
write_en => line1[10][3].ENA
write_en => line1[10][2].ENA
write_en => line1[10][1].ENA
write_en => line1[10][0].ENA
write_en => line1[11][7].ENA
write_en => line1[11][6].ENA
write_en => line1[11][5].ENA
write_en => line1[11][4].ENA
write_en => line1[11][3].ENA
write_en => line1[11][2].ENA
write_en => line1[11][1].ENA
write_en => line1[11][0].ENA
write_en => line1[12][7].ENA
write_en => line1[12][6].ENA
write_en => line1[12][5].ENA
write_en => line1[12][4].ENA
write_en => line1[12][3].ENA
write_en => line1[12][2].ENA
write_en => line1[12][1].ENA
write_en => line1[12][0].ENA
write_en => line1[13][7].ENA
write_en => line1[13][6].ENA
write_en => line1[13][5].ENA
write_en => line1[13][4].ENA
write_en => line1[13][3].ENA
write_en => line1[13][2].ENA
write_en => line1[13][1].ENA
write_en => line1[13][0].ENA
write_en => line1[14][7].ENA
write_en => line1[14][6].ENA
write_en => line1[14][5].ENA
write_en => line1[14][4].ENA
write_en => line1[14][3].ENA
write_en => line1[14][2].ENA
write_en => line1[14][1].ENA
write_en => line1[14][0].ENA
write_en => line1[15][7].ENA
write_en => line1[15][6].ENA
write_en => line1[15][5].ENA
write_en => line1[15][4].ENA
write_en => line1[15][3].ENA
write_en => line1[15][2].ENA
write_en => line1[15][1].ENA
write_en => line1[15][0].ENA
write_en => line2[0][7].ENA
write_en => line2[0][6].ENA
write_en => line2[0][5].ENA
write_en => line2[0][4].ENA
write_en => line2[0][3].ENA
write_en => line2[0][2].ENA
write_en => line2[0][1].ENA
write_en => line2[0][0].ENA
write_en => line2[1][7].ENA
write_en => line2[1][6].ENA
write_en => line2[1][5].ENA
write_en => line2[1][4].ENA
write_en => line2[1][3].ENA
write_en => line2[1][2].ENA
write_en => line2[1][1].ENA
write_en => line2[1][0].ENA
write_en => line2[2][7].ENA
write_en => line2[2][6].ENA
write_en => line2[2][5].ENA
write_en => line2[2][4].ENA
write_en => line2[2][3].ENA
write_en => line2[2][2].ENA
write_en => line2[2][1].ENA
write_en => line2[2][0].ENA
write_en => line2[3][7].ENA
write_en => line2[3][6].ENA
write_en => line2[3][5].ENA
write_en => line2[3][4].ENA
write_en => line2[3][3].ENA
write_en => line2[3][2].ENA
write_en => line2[3][1].ENA
write_en => line2[3][0].ENA
write_en => line2[4][7].ENA
write_en => line2[4][6].ENA
write_en => line2[4][5].ENA
write_en => line2[4][4].ENA
write_en => line2[4][3].ENA
write_en => line2[4][2].ENA
write_en => line2[4][1].ENA
write_en => line2[4][0].ENA
write_en => line2[5][7].ENA
write_en => line2[5][6].ENA
write_en => line2[5][5].ENA
write_en => line2[5][4].ENA
write_en => line2[5][3].ENA
write_en => line2[5][2].ENA
write_en => line2[5][1].ENA
write_en => line2[5][0].ENA
write_en => line2[6][7].ENA
write_en => line2[6][6].ENA
write_en => line2[6][5].ENA
write_en => line2[6][4].ENA
write_en => line2[6][3].ENA
write_en => line2[6][2].ENA
write_en => line2[6][1].ENA
write_en => line2[6][0].ENA
write_en => line2[7][7].ENA
write_en => line2[7][6].ENA
write_en => line2[7][5].ENA
write_en => line2[7][4].ENA
write_en => line2[7][3].ENA
write_en => line2[7][2].ENA
write_en => line2[7][1].ENA
write_en => line2[7][0].ENA
write_en => line2[8][7].ENA
write_en => line2[8][6].ENA
write_en => line2[8][5].ENA
write_en => line2[8][4].ENA
write_en => line2[8][3].ENA
write_en => line2[8][2].ENA
write_en => line2[8][1].ENA
write_en => line2[8][0].ENA
write_en => line2[9][7].ENA
write_en => line2[9][6].ENA
write_en => line2[9][5].ENA
write_en => line2[9][4].ENA
write_en => line2[9][3].ENA
write_en => line2[9][2].ENA
write_en => line2[9][1].ENA
write_en => line2[9][0].ENA
write_en => line2[10][7].ENA
write_en => line2[10][6].ENA
write_en => line2[10][5].ENA
write_en => line2[10][4].ENA
write_en => line2[10][3].ENA
write_en => line2[10][2].ENA
write_en => line2[10][1].ENA
write_en => line2[10][0].ENA
write_en => line2[11][7].ENA
write_en => line2[11][6].ENA
write_en => line2[11][5].ENA
write_en => line2[11][4].ENA
write_en => line2[11][3].ENA
write_en => line2[11][2].ENA
write_en => line2[11][1].ENA
write_en => line2[11][0].ENA
write_en => line2[12][7].ENA
write_en => line2[12][6].ENA
write_en => line2[12][5].ENA
write_en => line2[12][4].ENA
write_en => line2[12][3].ENA
write_en => line2[12][2].ENA
write_en => line2[12][1].ENA
write_en => line2[12][0].ENA
write_en => line2[13][7].ENA
write_en => line2[13][6].ENA
write_en => line2[13][5].ENA
write_en => line2[13][4].ENA
write_en => line2[13][3].ENA
write_en => line2[13][2].ENA
write_en => line2[13][1].ENA
write_en => line2[13][0].ENA
write_en => line2[14][7].ENA
write_en => line2[14][6].ENA
write_en => line2[14][5].ENA
write_en => line2[14][4].ENA
write_en => line2[14][3].ENA
write_en => line2[14][2].ENA
write_en => line2[14][1].ENA
write_en => line2[14][0].ENA
write_en => line2[15][7].ENA
write_en => line2[15][6].ENA
write_en => line2[15][5].ENA
write_en => line2[15][4].ENA
write_en => line2[15][3].ENA
write_en => line2[15][2].ENA
write_en => line2[15][1].ENA
write_en => line2[15][0].ENA
data[0] => LessThan0.IN16
data[0] => LessThan1.IN16
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => Equal0.IN9
data[1] => LessThan0.IN15
data[1] => LessThan1.IN15
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => Equal0.IN5
data[2] => LessThan0.IN14
data[2] => LessThan1.IN14
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => Equal0.IN8
data[3] => LessThan0.IN13
data[3] => LessThan1.IN13
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => Equal0.IN7
data[4] => LessThan0.IN12
data[4] => LessThan1.IN12
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => Equal0.IN4
data[5] => LessThan0.IN11
data[5] => LessThan1.IN11
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => Equal0.IN3
data[6] => LessThan0.IN10
data[6] => LessThan1.IN10
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => Equal0.IN2
data[7] => LessThan0.IN9
data[7] => LessThan1.IN9
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => Equal0.IN1
_lcd_data[0] <= lcd_data[0].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[1] <= lcd_data[1].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[2] <= lcd_data[2].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[3] <= lcd_data[3].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[4] <= lcd_data[4].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[5] <= lcd_data[5].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[6] <= lcd_data[6].DB_MAX_OUTPUT_PORT_TYPE
_lcd_data[7] <= lcd_data[7].DB_MAX_OUTPUT_PORT_TYPE
_lcd_rw <= <GND>
_lcd_en <= lcd_en.DB_MAX_OUTPUT_PORT_TYPE
_lcd_rs <= lcd_rs.DB_MAX_OUTPUT_PORT_TYPE
_lcd_on <= <VCC>
_lcd_blon <= <VCC>


|skeleton|Hexadecimal_To_Seven_Segment:hex1
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex2
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex3
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex4
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex5
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex6
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex7
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|Hexadecimal_To_Seven_Segment:hex8
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


