{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7984,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79942,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00160248,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000808476,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00028948,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000808476,
	"finish__design__instance__count__class:buffer": 51,
	"finish__design__instance__area__class:buffer": 406.64,
	"finish__design__instance__count__class:clock_buffer": 11,
	"finish__design__instance__area__class:clock_buffer": 232.723,
	"finish__design__instance__count__class:timing_repair_buffer": 104,
	"finish__design__instance__area__class:timing_repair_buffer": 444.176,
	"finish__design__instance__count__class:inverter": 24,
	"finish__design__instance__area__class:inverter": 105.101,
	"finish__design__instance__count__class:clock_inverter": 5,
	"finish__design__instance__area__class:clock_inverter": 58.8064,
	"finish__design__instance__count__class:sequential_cell": 103,
	"finish__design__instance__area__class:sequential_cell": 2666.31,
	"finish__design__instance__count__class:multi_input_combinational_cell": 781,
	"finish__design__instance__area__class:multi_input_combinational_cell": 6253.5,
	"finish__design__instance__count": 1079,
	"finish__design__instance__area": 10167.3,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.155869,
	"finish__clock__skew__setup": 0.00993664,
	"finish__clock__skew__hold": 0.00993664,
	"finish__timing__drv__max_slew_limit": 0.662998,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.90547,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00673206,
	"finish__power__switching__total": 0.00721755,
	"finish__power__leakage__total": 4.15384e-09,
	"finish__power__total": 0.0139496,
	"finish__design__io": 100,
	"finish__design__die__area": 16382.7,
	"finish__design__core__area": 15371,
	"finish__design__instance__count": 1290,
	"finish__design__instance__area": 10431.3,
	"finish__design__instance__count__stdcell": 1290,
	"finish__design__instance__area__stdcell": 10431.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.678632,
	"finish__design__instance__utilization__stdcell": 0.678632,
	"finish__design__rows": 45,
	"finish__design__rows:unithd": 45,
	"finish__design__sites": 12285,
	"finish__design__sites:unithd": 12285,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}