# UART_IP
Simple uart ip core developed in verilog.

Using 16x oversampling method for data rx and tx. Test benches also provided.

Modify the BITS per clk in rx and tx with reference to (sysclk/baud_rate).

