--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.490(R)|    4.372(R)|clk               |   0.000|
flashData<0> |   -1.332(R)|    5.046(R)|clk               |   0.000|
flashData<1> |   -1.367(R)|    5.074(R)|clk               |   0.000|
flashData<2> |   -1.475(R)|    5.163(R)|clk               |   0.000|
flashData<3> |   -1.445(R)|    5.139(R)|clk               |   0.000|
flashData<4> |   -1.715(R)|    5.356(R)|clk               |   0.000|
flashData<5> |   -1.698(R)|    5.342(R)|clk               |   0.000|
flashData<6> |   -1.713(R)|    5.352(R)|clk               |   0.000|
flashData<7> |   -1.215(R)|    4.952(R)|clk               |   0.000|
flashData<8> |   -1.723(R)|    5.360(R)|clk               |   0.000|
flashData<9> |   -1.273(R)|    5.000(R)|clk               |   0.000|
flashData<10>|   -0.840(R)|    4.656(R)|clk               |   0.000|
flashData<11>|   -0.835(R)|    4.651(R)|clk               |   0.000|
flashData<12>|   -0.955(R)|    4.746(R)|clk               |   0.000|
flashData<13>|   -0.824(R)|    4.641(R)|clk               |   0.000|
flashData<14>|   -1.052(R)|    4.825(R)|clk               |   0.000|
flashData<15>|   -1.043(R)|    4.817(R)|clk               |   0.000|
ram1Data<0>  |   -1.633(R)|    5.280(R)|clk               |   0.000|
ram1Data<1>  |   -2.164(R)|    5.711(R)|clk               |   0.000|
ram1Data<2>  |   -1.587(R)|    5.267(R)|clk               |   0.000|
ram1Data<3>  |   -1.575(R)|    5.257(R)|clk               |   0.000|
ram1Data<4>  |   -2.237(R)|    5.787(R)|clk               |   0.000|
ram1Data<5>  |   -1.807(R)|    5.439(R)|clk               |   0.000|
ram1Data<6>  |   -1.769(R)|    5.412(R)|clk               |   0.000|
ram1Data<7>  |   -1.900(R)|    5.513(R)|clk               |   0.000|
ram2Data<0>  |   -1.466(R)|    5.639(R)|clk               |   0.000|
ram2Data<1>  |    0.176(R)|    5.071(R)|clk               |   0.000|
ram2Data<2>  |   -1.003(R)|    5.423(R)|clk               |   0.000|
ram2Data<3>  |   -0.451(R)|    4.959(R)|clk               |   0.000|
ram2Data<4>  |   -0.856(R)|    5.819(R)|clk               |   0.000|
ram2Data<5>  |   -0.774(R)|    5.473(R)|clk               |   0.000|
ram2Data<6>  |   -0.987(R)|    5.292(R)|clk               |   0.000|
ram2Data<7>  |   -0.517(R)|    5.283(R)|clk               |   0.000|
ram2Data<8>  |   -1.424(R)|    5.228(R)|clk               |   0.000|
ram2Data<9>  |   -1.767(R)|    5.391(R)|clk               |   0.000|
ram2Data<10> |   -1.918(R)|    5.569(R)|clk               |   0.000|
ram2Data<11> |   -0.959(R)|    5.326(R)|clk               |   0.000|
ram2Data<12> |   -1.146(R)|    5.164(R)|clk               |   0.000|
ram2Data<13> |   -1.518(R)|    5.873(R)|clk               |   0.000|
ram2Data<14> |   -1.834(R)|    5.608(R)|clk               |   0.000|
ram2Data<15> |   -1.848(R)|    5.559(R)|clk               |   0.000|
tbre         |    0.322(R)|    3.715(R)|clk               |   0.000|
tsre         |    0.092(R)|    3.900(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.126(R)|    4.081(R)|clk               |   0.000|
flashData<0> |   -1.968(R)|    4.755(R)|clk               |   0.000|
flashData<1> |   -2.003(R)|    4.783(R)|clk               |   0.000|
flashData<2> |   -2.111(R)|    4.872(R)|clk               |   0.000|
flashData<3> |   -2.081(R)|    4.848(R)|clk               |   0.000|
flashData<4> |   -2.351(R)|    5.065(R)|clk               |   0.000|
flashData<5> |   -2.334(R)|    5.051(R)|clk               |   0.000|
flashData<6> |   -2.349(R)|    5.061(R)|clk               |   0.000|
flashData<7> |   -1.851(R)|    4.661(R)|clk               |   0.000|
flashData<8> |   -2.359(R)|    5.069(R)|clk               |   0.000|
flashData<9> |   -1.909(R)|    4.709(R)|clk               |   0.000|
flashData<10>|   -1.476(R)|    4.365(R)|clk               |   0.000|
flashData<11>|   -1.471(R)|    4.360(R)|clk               |   0.000|
flashData<12>|   -1.591(R)|    4.455(R)|clk               |   0.000|
flashData<13>|   -1.460(R)|    4.350(R)|clk               |   0.000|
flashData<14>|   -1.688(R)|    4.534(R)|clk               |   0.000|
flashData<15>|   -1.679(R)|    4.526(R)|clk               |   0.000|
ram1Data<0>  |   -2.269(R)|    4.989(R)|clk               |   0.000|
ram1Data<1>  |   -2.800(R)|    5.420(R)|clk               |   0.000|
ram1Data<2>  |   -2.223(R)|    4.976(R)|clk               |   0.000|
ram1Data<3>  |   -2.211(R)|    4.966(R)|clk               |   0.000|
ram1Data<4>  |   -2.873(R)|    5.496(R)|clk               |   0.000|
ram1Data<5>  |   -2.443(R)|    5.148(R)|clk               |   0.000|
ram1Data<6>  |   -2.405(R)|    5.121(R)|clk               |   0.000|
ram1Data<7>  |   -2.536(R)|    5.222(R)|clk               |   0.000|
ram2Data<0>  |   -2.102(R)|    5.348(R)|clk               |   0.000|
ram2Data<1>  |   -0.460(R)|    4.780(R)|clk               |   0.000|
ram2Data<2>  |   -1.639(R)|    5.132(R)|clk               |   0.000|
ram2Data<3>  |   -1.087(R)|    4.668(R)|clk               |   0.000|
ram2Data<4>  |   -1.492(R)|    5.528(R)|clk               |   0.000|
ram2Data<5>  |   -1.410(R)|    5.182(R)|clk               |   0.000|
ram2Data<6>  |   -1.623(R)|    5.001(R)|clk               |   0.000|
ram2Data<7>  |   -1.153(R)|    4.992(R)|clk               |   0.000|
ram2Data<8>  |   -2.060(R)|    4.937(R)|clk               |   0.000|
ram2Data<9>  |   -2.403(R)|    5.100(R)|clk               |   0.000|
ram2Data<10> |   -2.554(R)|    5.278(R)|clk               |   0.000|
ram2Data<11> |   -1.595(R)|    5.035(R)|clk               |   0.000|
ram2Data<12> |   -1.782(R)|    4.873(R)|clk               |   0.000|
ram2Data<13> |   -2.154(R)|    5.582(R)|clk               |   0.000|
ram2Data<14> |   -2.470(R)|    5.317(R)|clk               |   0.000|
ram2Data<15> |   -2.484(R)|    5.268(R)|clk               |   0.000|
tbre         |   -0.314(R)|    3.424(R)|clk               |   0.000|
tsre         |   -0.544(R)|    3.609(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.426(R)|    4.457(R)|clk               |   0.000|
flashData<0> |   -2.268(R)|    5.131(R)|clk               |   0.000|
flashData<1> |   -2.303(R)|    5.159(R)|clk               |   0.000|
flashData<2> |   -2.411(R)|    5.248(R)|clk               |   0.000|
flashData<3> |   -2.381(R)|    5.224(R)|clk               |   0.000|
flashData<4> |   -2.651(R)|    5.441(R)|clk               |   0.000|
flashData<5> |   -2.634(R)|    5.427(R)|clk               |   0.000|
flashData<6> |   -2.649(R)|    5.437(R)|clk               |   0.000|
flashData<7> |   -2.151(R)|    5.037(R)|clk               |   0.000|
flashData<8> |   -2.659(R)|    5.445(R)|clk               |   0.000|
flashData<9> |   -2.209(R)|    5.085(R)|clk               |   0.000|
flashData<10>|   -1.776(R)|    4.741(R)|clk               |   0.000|
flashData<11>|   -1.771(R)|    4.736(R)|clk               |   0.000|
flashData<12>|   -1.891(R)|    4.831(R)|clk               |   0.000|
flashData<13>|   -1.760(R)|    4.726(R)|clk               |   0.000|
flashData<14>|   -1.988(R)|    4.910(R)|clk               |   0.000|
flashData<15>|   -1.979(R)|    4.902(R)|clk               |   0.000|
ram1Data<0>  |   -2.569(R)|    5.365(R)|clk               |   0.000|
ram1Data<1>  |   -3.100(R)|    5.796(R)|clk               |   0.000|
ram1Data<2>  |   -2.523(R)|    5.352(R)|clk               |   0.000|
ram1Data<3>  |   -2.511(R)|    5.342(R)|clk               |   0.000|
ram1Data<4>  |   -3.173(R)|    5.872(R)|clk               |   0.000|
ram1Data<5>  |   -2.743(R)|    5.524(R)|clk               |   0.000|
ram1Data<6>  |   -2.705(R)|    5.497(R)|clk               |   0.000|
ram1Data<7>  |   -2.836(R)|    5.598(R)|clk               |   0.000|
ram2Data<0>  |   -2.402(R)|    5.724(R)|clk               |   0.000|
ram2Data<1>  |   -0.760(R)|    5.156(R)|clk               |   0.000|
ram2Data<2>  |   -1.939(R)|    5.508(R)|clk               |   0.000|
ram2Data<3>  |   -1.387(R)|    5.044(R)|clk               |   0.000|
ram2Data<4>  |   -1.792(R)|    5.904(R)|clk               |   0.000|
ram2Data<5>  |   -1.710(R)|    5.558(R)|clk               |   0.000|
ram2Data<6>  |   -1.923(R)|    5.377(R)|clk               |   0.000|
ram2Data<7>  |   -1.453(R)|    5.368(R)|clk               |   0.000|
ram2Data<8>  |   -2.360(R)|    5.313(R)|clk               |   0.000|
ram2Data<9>  |   -2.703(R)|    5.476(R)|clk               |   0.000|
ram2Data<10> |   -2.854(R)|    5.654(R)|clk               |   0.000|
ram2Data<11> |   -1.895(R)|    5.411(R)|clk               |   0.000|
ram2Data<12> |   -2.082(R)|    5.249(R)|clk               |   0.000|
ram2Data<13> |   -2.454(R)|    5.958(R)|clk               |   0.000|
ram2Data<14> |   -2.770(R)|    5.693(R)|clk               |   0.000|
ram2Data<15> |   -2.784(R)|    5.644(R)|clk               |   0.000|
tbre         |   -0.614(R)|    3.800(R)|clk               |   0.000|
tsre         |   -0.844(R)|    3.985(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.607(R)|    4.683(R)|clk               |   0.000|
flashData<0> |   -2.449(R)|    5.357(R)|clk               |   0.000|
flashData<1> |   -2.484(R)|    5.385(R)|clk               |   0.000|
flashData<2> |   -2.592(R)|    5.474(R)|clk               |   0.000|
flashData<3> |   -2.562(R)|    5.450(R)|clk               |   0.000|
flashData<4> |   -2.832(R)|    5.667(R)|clk               |   0.000|
flashData<5> |   -2.815(R)|    5.653(R)|clk               |   0.000|
flashData<6> |   -2.830(R)|    5.663(R)|clk               |   0.000|
flashData<7> |   -2.332(R)|    5.263(R)|clk               |   0.000|
flashData<8> |   -2.840(R)|    5.671(R)|clk               |   0.000|
flashData<9> |   -2.390(R)|    5.311(R)|clk               |   0.000|
flashData<10>|   -1.957(R)|    4.967(R)|clk               |   0.000|
flashData<11>|   -1.952(R)|    4.962(R)|clk               |   0.000|
flashData<12>|   -2.072(R)|    5.057(R)|clk               |   0.000|
flashData<13>|   -1.941(R)|    4.952(R)|clk               |   0.000|
flashData<14>|   -2.169(R)|    5.136(R)|clk               |   0.000|
flashData<15>|   -2.160(R)|    5.128(R)|clk               |   0.000|
ram1Data<0>  |   -2.750(R)|    5.591(R)|clk               |   0.000|
ram1Data<1>  |   -3.281(R)|    6.022(R)|clk               |   0.000|
ram1Data<2>  |   -2.704(R)|    5.578(R)|clk               |   0.000|
ram1Data<3>  |   -2.692(R)|    5.568(R)|clk               |   0.000|
ram1Data<4>  |   -3.354(R)|    6.098(R)|clk               |   0.000|
ram1Data<5>  |   -2.924(R)|    5.750(R)|clk               |   0.000|
ram1Data<6>  |   -2.886(R)|    5.723(R)|clk               |   0.000|
ram1Data<7>  |   -3.017(R)|    5.824(R)|clk               |   0.000|
ram2Data<0>  |   -2.583(R)|    5.950(R)|clk               |   0.000|
ram2Data<1>  |   -0.941(R)|    5.382(R)|clk               |   0.000|
ram2Data<2>  |   -2.120(R)|    5.734(R)|clk               |   0.000|
ram2Data<3>  |   -1.568(R)|    5.270(R)|clk               |   0.000|
ram2Data<4>  |   -1.973(R)|    6.130(R)|clk               |   0.000|
ram2Data<5>  |   -1.891(R)|    5.784(R)|clk               |   0.000|
ram2Data<6>  |   -2.104(R)|    5.603(R)|clk               |   0.000|
ram2Data<7>  |   -1.634(R)|    5.594(R)|clk               |   0.000|
ram2Data<8>  |   -2.541(R)|    5.539(R)|clk               |   0.000|
ram2Data<9>  |   -2.884(R)|    5.702(R)|clk               |   0.000|
ram2Data<10> |   -3.035(R)|    5.880(R)|clk               |   0.000|
ram2Data<11> |   -2.076(R)|    5.637(R)|clk               |   0.000|
ram2Data<12> |   -2.263(R)|    5.475(R)|clk               |   0.000|
ram2Data<13> |   -2.635(R)|    6.184(R)|clk               |   0.000|
ram2Data<14> |   -2.951(R)|    5.919(R)|clk               |   0.000|
ram2Data<15> |   -2.965(R)|    5.870(R)|clk               |   0.000|
tbre         |   -0.795(R)|    4.026(R)|clk               |   0.000|
tsre         |   -1.025(R)|    4.211(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.817(R)|clk               |   0.000|
digit1<1>    |   18.082(R)|clk               |   0.000|
digit1<2>    |   18.052(R)|clk               |   0.000|
digit1<3>    |   17.634(R)|clk               |   0.000|
digit1<4>    |   16.897(R)|clk               |   0.000|
digit1<5>    |   17.171(R)|clk               |   0.000|
digit1<6>    |   17.171(R)|clk               |   0.000|
digit2<0>    |   17.356(R)|clk               |   0.000|
digit2<1>    |   17.258(R)|clk               |   0.000|
digit2<2>    |   17.981(R)|clk               |   0.000|
digit2<3>    |   18.004(R)|clk               |   0.000|
digit2<4>    |   17.592(R)|clk               |   0.000|
digit2<5>    |   17.302(R)|clk               |   0.000|
digit2<6>    |   18.268(R)|clk               |   0.000|
flashAddr<1> |   16.209(R)|clk               |   0.000|
flashAddr<2> |   16.315(R)|clk               |   0.000|
flashAddr<3> |   16.334(R)|clk               |   0.000|
flashAddr<4> |   15.748(R)|clk               |   0.000|
flashAddr<5> |   15.286(R)|clk               |   0.000|
flashAddr<6> |   15.924(R)|clk               |   0.000|
flashAddr<7> |   15.279(R)|clk               |   0.000|
flashAddr<8> |   15.404(R)|clk               |   0.000|
flashAddr<9> |   15.856(R)|clk               |   0.000|
flashAddr<10>|   15.655(R)|clk               |   0.000|
flashAddr<11>|   15.179(R)|clk               |   0.000|
flashAddr<12>|   15.200(R)|clk               |   0.000|
flashAddr<13>|   15.632(R)|clk               |   0.000|
flashAddr<14>|   15.164(R)|clk               |   0.000|
flashAddr<15>|   15.156(R)|clk               |   0.000|
flashAddr<16>|   14.331(R)|clk               |   0.000|
flashCe      |   14.641(R)|clk               |   0.000|
flashData<0> |   15.065(R)|clk               |   0.000|
flashData<1> |   15.984(R)|clk               |   0.000|
flashData<2> |   16.233(R)|clk               |   0.000|
flashData<3> |   15.313(R)|clk               |   0.000|
flashData<4> |   14.760(R)|clk               |   0.000|
flashData<5> |   15.191(R)|clk               |   0.000|
flashData<6> |   14.818(R)|clk               |   0.000|
flashData<7> |   15.473(R)|clk               |   0.000|
flashData<8> |   14.812(R)|clk               |   0.000|
flashData<9> |   15.729(R)|clk               |   0.000|
flashData<10>|   15.331(R)|clk               |   0.000|
flashData<11>|   15.378(R)|clk               |   0.000|
flashData<12>|   15.632(R)|clk               |   0.000|
flashData<13>|   15.587(R)|clk               |   0.000|
flashData<14>|   15.878(R)|clk               |   0.000|
flashData<15>|   15.837(R)|clk               |   0.000|
flashOe      |   14.859(R)|clk               |   0.000|
flashWe      |   15.758(R)|clk               |   0.000|
led<9>       |   16.592(R)|clk               |   0.000|
led<10>      |   16.348(R)|clk               |   0.000|
led<11>      |   19.337(R)|clk               |   0.000|
led<12>      |   17.883(R)|clk               |   0.000|
led<13>      |   16.998(R)|clk               |   0.000|
led<14>      |   16.033(R)|clk               |   0.000|
led<15>      |   15.400(R)|clk               |   0.000|
ram1Data<0>  |   14.223(R)|clk               |   0.000|
ram1Data<1>  |   14.794(R)|clk               |   0.000|
ram1Data<2>  |   14.365(R)|clk               |   0.000|
ram1Data<3>  |   14.199(R)|clk               |   0.000|
ram1Data<4>  |   14.354(R)|clk               |   0.000|
ram1Data<5>  |   14.294(R)|clk               |   0.000|
ram1Data<6>  |   13.850(R)|clk               |   0.000|
ram1Data<7>  |   13.932(R)|clk               |   0.000|
ram2Addr<0>  |   15.288(R)|clk               |   0.000|
ram2Addr<1>  |   15.731(R)|clk               |   0.000|
ram2Addr<2>  |   15.297(R)|clk               |   0.000|
ram2Addr<3>  |   16.559(R)|clk               |   0.000|
ram2Addr<4>  |   14.966(R)|clk               |   0.000|
ram2Addr<5>  |   15.408(R)|clk               |   0.000|
ram2Addr<6>  |   16.347(R)|clk               |   0.000|
ram2Addr<7>  |   15.918(R)|clk               |   0.000|
ram2Addr<8>  |   15.850(R)|clk               |   0.000|
ram2Addr<9>  |   16.469(R)|clk               |   0.000|
ram2Addr<10> |   16.537(R)|clk               |   0.000|
ram2Addr<11> |   16.869(R)|clk               |   0.000|
ram2Addr<12> |   16.319(R)|clk               |   0.000|
ram2Addr<13> |   15.570(R)|clk               |   0.000|
ram2Addr<14> |   15.693(R)|clk               |   0.000|
ram2Addr<15> |   15.634(R)|clk               |   0.000|
ram2Data<0>  |   15.898(R)|clk               |   0.000|
ram2Data<1>  |   16.052(R)|clk               |   0.000|
ram2Data<2>  |   16.024(R)|clk               |   0.000|
ram2Data<3>  |   15.934(R)|clk               |   0.000|
ram2Data<4>  |   15.679(R)|clk               |   0.000|
ram2Data<5>  |   16.355(R)|clk               |   0.000|
ram2Data<6>  |   16.325(R)|clk               |   0.000|
ram2Data<7>  |   15.638(R)|clk               |   0.000|
ram2Data<8>  |   15.990(R)|clk               |   0.000|
ram2Data<9>  |   16.903(R)|clk               |   0.000|
ram2Data<10> |   16.131(R)|clk               |   0.000|
ram2Data<11> |   16.631(R)|clk               |   0.000|
ram2Data<12> |   16.277(R)|clk               |   0.000|
ram2Data<13> |   17.435(R)|clk               |   0.000|
ram2Data<14> |   15.690(R)|clk               |   0.000|
ram2Data<15> |   16.522(R)|clk               |   0.000|
ram2Oe       |   14.997(R)|clk               |   0.000|
ram2We       |   15.497(R)|clk               |   0.000|
rdn          |   15.825(R)|clk               |   0.000|
wrn          |   16.294(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.526(R)|clk               |   0.000|
digit1<1>    |   17.791(R)|clk               |   0.000|
digit1<2>    |   17.761(R)|clk               |   0.000|
digit1<3>    |   17.343(R)|clk               |   0.000|
digit1<4>    |   16.606(R)|clk               |   0.000|
digit1<5>    |   16.880(R)|clk               |   0.000|
digit1<6>    |   16.880(R)|clk               |   0.000|
digit2<0>    |   17.065(R)|clk               |   0.000|
digit2<1>    |   16.967(R)|clk               |   0.000|
digit2<2>    |   17.690(R)|clk               |   0.000|
digit2<3>    |   17.713(R)|clk               |   0.000|
digit2<4>    |   17.301(R)|clk               |   0.000|
digit2<5>    |   17.011(R)|clk               |   0.000|
digit2<6>    |   17.977(R)|clk               |   0.000|
flashAddr<1> |   15.918(R)|clk               |   0.000|
flashAddr<2> |   16.024(R)|clk               |   0.000|
flashAddr<3> |   16.043(R)|clk               |   0.000|
flashAddr<4> |   15.457(R)|clk               |   0.000|
flashAddr<5> |   14.995(R)|clk               |   0.000|
flashAddr<6> |   15.633(R)|clk               |   0.000|
flashAddr<7> |   14.988(R)|clk               |   0.000|
flashAddr<8> |   15.113(R)|clk               |   0.000|
flashAddr<9> |   15.565(R)|clk               |   0.000|
flashAddr<10>|   15.364(R)|clk               |   0.000|
flashAddr<11>|   14.888(R)|clk               |   0.000|
flashAddr<12>|   14.909(R)|clk               |   0.000|
flashAddr<13>|   15.341(R)|clk               |   0.000|
flashAddr<14>|   14.873(R)|clk               |   0.000|
flashAddr<15>|   14.865(R)|clk               |   0.000|
flashAddr<16>|   14.040(R)|clk               |   0.000|
flashCe      |   14.350(R)|clk               |   0.000|
flashData<0> |   14.774(R)|clk               |   0.000|
flashData<1> |   15.693(R)|clk               |   0.000|
flashData<2> |   15.942(R)|clk               |   0.000|
flashData<3> |   15.022(R)|clk               |   0.000|
flashData<4> |   14.469(R)|clk               |   0.000|
flashData<5> |   14.900(R)|clk               |   0.000|
flashData<6> |   14.527(R)|clk               |   0.000|
flashData<7> |   15.182(R)|clk               |   0.000|
flashData<8> |   14.521(R)|clk               |   0.000|
flashData<9> |   15.438(R)|clk               |   0.000|
flashData<10>|   15.040(R)|clk               |   0.000|
flashData<11>|   15.087(R)|clk               |   0.000|
flashData<12>|   15.341(R)|clk               |   0.000|
flashData<13>|   15.296(R)|clk               |   0.000|
flashData<14>|   15.587(R)|clk               |   0.000|
flashData<15>|   15.546(R)|clk               |   0.000|
flashOe      |   14.568(R)|clk               |   0.000|
flashWe      |   15.467(R)|clk               |   0.000|
led<9>       |   16.301(R)|clk               |   0.000|
led<10>      |   16.057(R)|clk               |   0.000|
led<11>      |   19.046(R)|clk               |   0.000|
led<12>      |   17.592(R)|clk               |   0.000|
led<13>      |   16.707(R)|clk               |   0.000|
led<14>      |   15.742(R)|clk               |   0.000|
led<15>      |   15.109(R)|clk               |   0.000|
ram1Data<0>  |   13.932(R)|clk               |   0.000|
ram1Data<1>  |   14.503(R)|clk               |   0.000|
ram1Data<2>  |   14.074(R)|clk               |   0.000|
ram1Data<3>  |   13.908(R)|clk               |   0.000|
ram1Data<4>  |   14.063(R)|clk               |   0.000|
ram1Data<5>  |   14.003(R)|clk               |   0.000|
ram1Data<6>  |   13.559(R)|clk               |   0.000|
ram1Data<7>  |   13.641(R)|clk               |   0.000|
ram2Addr<0>  |   14.997(R)|clk               |   0.000|
ram2Addr<1>  |   15.440(R)|clk               |   0.000|
ram2Addr<2>  |   15.006(R)|clk               |   0.000|
ram2Addr<3>  |   16.268(R)|clk               |   0.000|
ram2Addr<4>  |   14.675(R)|clk               |   0.000|
ram2Addr<5>  |   15.117(R)|clk               |   0.000|
ram2Addr<6>  |   16.056(R)|clk               |   0.000|
ram2Addr<7>  |   15.627(R)|clk               |   0.000|
ram2Addr<8>  |   15.559(R)|clk               |   0.000|
ram2Addr<9>  |   16.178(R)|clk               |   0.000|
ram2Addr<10> |   16.246(R)|clk               |   0.000|
ram2Addr<11> |   16.578(R)|clk               |   0.000|
ram2Addr<12> |   16.028(R)|clk               |   0.000|
ram2Addr<13> |   15.279(R)|clk               |   0.000|
ram2Addr<14> |   15.402(R)|clk               |   0.000|
ram2Addr<15> |   15.343(R)|clk               |   0.000|
ram2Data<0>  |   15.607(R)|clk               |   0.000|
ram2Data<1>  |   15.761(R)|clk               |   0.000|
ram2Data<2>  |   15.733(R)|clk               |   0.000|
ram2Data<3>  |   15.643(R)|clk               |   0.000|
ram2Data<4>  |   15.388(R)|clk               |   0.000|
ram2Data<5>  |   16.064(R)|clk               |   0.000|
ram2Data<6>  |   16.034(R)|clk               |   0.000|
ram2Data<7>  |   15.347(R)|clk               |   0.000|
ram2Data<8>  |   15.699(R)|clk               |   0.000|
ram2Data<9>  |   16.612(R)|clk               |   0.000|
ram2Data<10> |   15.840(R)|clk               |   0.000|
ram2Data<11> |   16.340(R)|clk               |   0.000|
ram2Data<12> |   15.986(R)|clk               |   0.000|
ram2Data<13> |   17.144(R)|clk               |   0.000|
ram2Data<14> |   15.399(R)|clk               |   0.000|
ram2Data<15> |   16.231(R)|clk               |   0.000|
ram2Oe       |   14.706(R)|clk               |   0.000|
ram2We       |   15.206(R)|clk               |   0.000|
rdn          |   15.534(R)|clk               |   0.000|
wrn          |   16.003(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.902(R)|clk               |   0.000|
digit1<1>    |   18.167(R)|clk               |   0.000|
digit1<2>    |   18.137(R)|clk               |   0.000|
digit1<3>    |   17.719(R)|clk               |   0.000|
digit1<4>    |   16.982(R)|clk               |   0.000|
digit1<5>    |   17.256(R)|clk               |   0.000|
digit1<6>    |   17.256(R)|clk               |   0.000|
digit2<0>    |   17.441(R)|clk               |   0.000|
digit2<1>    |   17.343(R)|clk               |   0.000|
digit2<2>    |   18.066(R)|clk               |   0.000|
digit2<3>    |   18.089(R)|clk               |   0.000|
digit2<4>    |   17.677(R)|clk               |   0.000|
digit2<5>    |   17.387(R)|clk               |   0.000|
digit2<6>    |   18.353(R)|clk               |   0.000|
flashAddr<1> |   16.294(R)|clk               |   0.000|
flashAddr<2> |   16.400(R)|clk               |   0.000|
flashAddr<3> |   16.419(R)|clk               |   0.000|
flashAddr<4> |   15.833(R)|clk               |   0.000|
flashAddr<5> |   15.371(R)|clk               |   0.000|
flashAddr<6> |   16.009(R)|clk               |   0.000|
flashAddr<7> |   15.364(R)|clk               |   0.000|
flashAddr<8> |   15.489(R)|clk               |   0.000|
flashAddr<9> |   15.941(R)|clk               |   0.000|
flashAddr<10>|   15.740(R)|clk               |   0.000|
flashAddr<11>|   15.264(R)|clk               |   0.000|
flashAddr<12>|   15.285(R)|clk               |   0.000|
flashAddr<13>|   15.717(R)|clk               |   0.000|
flashAddr<14>|   15.249(R)|clk               |   0.000|
flashAddr<15>|   15.241(R)|clk               |   0.000|
flashAddr<16>|   14.416(R)|clk               |   0.000|
flashCe      |   14.726(R)|clk               |   0.000|
flashData<0> |   15.150(R)|clk               |   0.000|
flashData<1> |   16.069(R)|clk               |   0.000|
flashData<2> |   16.318(R)|clk               |   0.000|
flashData<3> |   15.398(R)|clk               |   0.000|
flashData<4> |   14.845(R)|clk               |   0.000|
flashData<5> |   15.276(R)|clk               |   0.000|
flashData<6> |   14.903(R)|clk               |   0.000|
flashData<7> |   15.558(R)|clk               |   0.000|
flashData<8> |   14.897(R)|clk               |   0.000|
flashData<9> |   15.814(R)|clk               |   0.000|
flashData<10>|   15.416(R)|clk               |   0.000|
flashData<11>|   15.463(R)|clk               |   0.000|
flashData<12>|   15.717(R)|clk               |   0.000|
flashData<13>|   15.672(R)|clk               |   0.000|
flashData<14>|   15.963(R)|clk               |   0.000|
flashData<15>|   15.922(R)|clk               |   0.000|
flashOe      |   14.944(R)|clk               |   0.000|
flashWe      |   15.843(R)|clk               |   0.000|
led<9>       |   16.677(R)|clk               |   0.000|
led<10>      |   16.433(R)|clk               |   0.000|
led<11>      |   19.422(R)|clk               |   0.000|
led<12>      |   17.968(R)|clk               |   0.000|
led<13>      |   17.083(R)|clk               |   0.000|
led<14>      |   16.118(R)|clk               |   0.000|
led<15>      |   15.485(R)|clk               |   0.000|
ram1Data<0>  |   14.308(R)|clk               |   0.000|
ram1Data<1>  |   14.879(R)|clk               |   0.000|
ram1Data<2>  |   14.450(R)|clk               |   0.000|
ram1Data<3>  |   14.284(R)|clk               |   0.000|
ram1Data<4>  |   14.439(R)|clk               |   0.000|
ram1Data<5>  |   14.379(R)|clk               |   0.000|
ram1Data<6>  |   13.935(R)|clk               |   0.000|
ram1Data<7>  |   14.017(R)|clk               |   0.000|
ram2Addr<0>  |   15.373(R)|clk               |   0.000|
ram2Addr<1>  |   15.816(R)|clk               |   0.000|
ram2Addr<2>  |   15.382(R)|clk               |   0.000|
ram2Addr<3>  |   16.644(R)|clk               |   0.000|
ram2Addr<4>  |   15.051(R)|clk               |   0.000|
ram2Addr<5>  |   15.493(R)|clk               |   0.000|
ram2Addr<6>  |   16.432(R)|clk               |   0.000|
ram2Addr<7>  |   16.003(R)|clk               |   0.000|
ram2Addr<8>  |   15.935(R)|clk               |   0.000|
ram2Addr<9>  |   16.554(R)|clk               |   0.000|
ram2Addr<10> |   16.622(R)|clk               |   0.000|
ram2Addr<11> |   16.954(R)|clk               |   0.000|
ram2Addr<12> |   16.404(R)|clk               |   0.000|
ram2Addr<13> |   15.655(R)|clk               |   0.000|
ram2Addr<14> |   15.778(R)|clk               |   0.000|
ram2Addr<15> |   15.719(R)|clk               |   0.000|
ram2Data<0>  |   15.983(R)|clk               |   0.000|
ram2Data<1>  |   16.137(R)|clk               |   0.000|
ram2Data<2>  |   16.109(R)|clk               |   0.000|
ram2Data<3>  |   16.019(R)|clk               |   0.000|
ram2Data<4>  |   15.764(R)|clk               |   0.000|
ram2Data<5>  |   16.440(R)|clk               |   0.000|
ram2Data<6>  |   16.410(R)|clk               |   0.000|
ram2Data<7>  |   15.723(R)|clk               |   0.000|
ram2Data<8>  |   16.075(R)|clk               |   0.000|
ram2Data<9>  |   16.988(R)|clk               |   0.000|
ram2Data<10> |   16.216(R)|clk               |   0.000|
ram2Data<11> |   16.716(R)|clk               |   0.000|
ram2Data<12> |   16.362(R)|clk               |   0.000|
ram2Data<13> |   17.520(R)|clk               |   0.000|
ram2Data<14> |   15.775(R)|clk               |   0.000|
ram2Data<15> |   16.607(R)|clk               |   0.000|
ram2Oe       |   15.082(R)|clk               |   0.000|
ram2We       |   15.582(R)|clk               |   0.000|
rdn          |   15.910(R)|clk               |   0.000|
wrn          |   16.379(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.128(R)|clk               |   0.000|
digit1<1>    |   18.393(R)|clk               |   0.000|
digit1<2>    |   18.363(R)|clk               |   0.000|
digit1<3>    |   17.945(R)|clk               |   0.000|
digit1<4>    |   17.208(R)|clk               |   0.000|
digit1<5>    |   17.482(R)|clk               |   0.000|
digit1<6>    |   17.482(R)|clk               |   0.000|
digit2<0>    |   17.667(R)|clk               |   0.000|
digit2<1>    |   17.569(R)|clk               |   0.000|
digit2<2>    |   18.292(R)|clk               |   0.000|
digit2<3>    |   18.315(R)|clk               |   0.000|
digit2<4>    |   17.903(R)|clk               |   0.000|
digit2<5>    |   17.613(R)|clk               |   0.000|
digit2<6>    |   18.579(R)|clk               |   0.000|
flashAddr<1> |   16.520(R)|clk               |   0.000|
flashAddr<2> |   16.626(R)|clk               |   0.000|
flashAddr<3> |   16.645(R)|clk               |   0.000|
flashAddr<4> |   16.059(R)|clk               |   0.000|
flashAddr<5> |   15.597(R)|clk               |   0.000|
flashAddr<6> |   16.235(R)|clk               |   0.000|
flashAddr<7> |   15.590(R)|clk               |   0.000|
flashAddr<8> |   15.715(R)|clk               |   0.000|
flashAddr<9> |   16.167(R)|clk               |   0.000|
flashAddr<10>|   15.966(R)|clk               |   0.000|
flashAddr<11>|   15.490(R)|clk               |   0.000|
flashAddr<12>|   15.511(R)|clk               |   0.000|
flashAddr<13>|   15.943(R)|clk               |   0.000|
flashAddr<14>|   15.475(R)|clk               |   0.000|
flashAddr<15>|   15.467(R)|clk               |   0.000|
flashAddr<16>|   14.642(R)|clk               |   0.000|
flashCe      |   14.952(R)|clk               |   0.000|
flashData<0> |   15.376(R)|clk               |   0.000|
flashData<1> |   16.295(R)|clk               |   0.000|
flashData<2> |   16.544(R)|clk               |   0.000|
flashData<3> |   15.624(R)|clk               |   0.000|
flashData<4> |   15.071(R)|clk               |   0.000|
flashData<5> |   15.502(R)|clk               |   0.000|
flashData<6> |   15.129(R)|clk               |   0.000|
flashData<7> |   15.784(R)|clk               |   0.000|
flashData<8> |   15.123(R)|clk               |   0.000|
flashData<9> |   16.040(R)|clk               |   0.000|
flashData<10>|   15.642(R)|clk               |   0.000|
flashData<11>|   15.689(R)|clk               |   0.000|
flashData<12>|   15.943(R)|clk               |   0.000|
flashData<13>|   15.898(R)|clk               |   0.000|
flashData<14>|   16.189(R)|clk               |   0.000|
flashData<15>|   16.148(R)|clk               |   0.000|
flashOe      |   15.170(R)|clk               |   0.000|
flashWe      |   16.069(R)|clk               |   0.000|
led<9>       |   16.903(R)|clk               |   0.000|
led<10>      |   16.659(R)|clk               |   0.000|
led<11>      |   19.648(R)|clk               |   0.000|
led<12>      |   18.194(R)|clk               |   0.000|
led<13>      |   17.309(R)|clk               |   0.000|
led<14>      |   16.344(R)|clk               |   0.000|
led<15>      |   15.711(R)|clk               |   0.000|
ram1Data<0>  |   14.534(R)|clk               |   0.000|
ram1Data<1>  |   15.105(R)|clk               |   0.000|
ram1Data<2>  |   14.676(R)|clk               |   0.000|
ram1Data<3>  |   14.510(R)|clk               |   0.000|
ram1Data<4>  |   14.665(R)|clk               |   0.000|
ram1Data<5>  |   14.605(R)|clk               |   0.000|
ram1Data<6>  |   14.161(R)|clk               |   0.000|
ram1Data<7>  |   14.243(R)|clk               |   0.000|
ram2Addr<0>  |   15.599(R)|clk               |   0.000|
ram2Addr<1>  |   16.042(R)|clk               |   0.000|
ram2Addr<2>  |   15.608(R)|clk               |   0.000|
ram2Addr<3>  |   16.870(R)|clk               |   0.000|
ram2Addr<4>  |   15.277(R)|clk               |   0.000|
ram2Addr<5>  |   15.719(R)|clk               |   0.000|
ram2Addr<6>  |   16.658(R)|clk               |   0.000|
ram2Addr<7>  |   16.229(R)|clk               |   0.000|
ram2Addr<8>  |   16.161(R)|clk               |   0.000|
ram2Addr<9>  |   16.780(R)|clk               |   0.000|
ram2Addr<10> |   16.848(R)|clk               |   0.000|
ram2Addr<11> |   17.180(R)|clk               |   0.000|
ram2Addr<12> |   16.630(R)|clk               |   0.000|
ram2Addr<13> |   15.881(R)|clk               |   0.000|
ram2Addr<14> |   16.004(R)|clk               |   0.000|
ram2Addr<15> |   15.945(R)|clk               |   0.000|
ram2Data<0>  |   16.209(R)|clk               |   0.000|
ram2Data<1>  |   16.363(R)|clk               |   0.000|
ram2Data<2>  |   16.335(R)|clk               |   0.000|
ram2Data<3>  |   16.245(R)|clk               |   0.000|
ram2Data<4>  |   15.990(R)|clk               |   0.000|
ram2Data<5>  |   16.666(R)|clk               |   0.000|
ram2Data<6>  |   16.636(R)|clk               |   0.000|
ram2Data<7>  |   15.949(R)|clk               |   0.000|
ram2Data<8>  |   16.301(R)|clk               |   0.000|
ram2Data<9>  |   17.214(R)|clk               |   0.000|
ram2Data<10> |   16.442(R)|clk               |   0.000|
ram2Data<11> |   16.942(R)|clk               |   0.000|
ram2Data<12> |   16.588(R)|clk               |   0.000|
ram2Data<13> |   17.746(R)|clk               |   0.000|
ram2Data<14> |   16.001(R)|clk               |   0.000|
ram2Data<15> |   16.833(R)|clk               |   0.000|
ram2Oe       |   15.308(R)|clk               |   0.000|
ram2We       |   15.808(R)|clk               |   0.000|
rdn          |   16.136(R)|clk               |   0.000|
wrn          |   16.605(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.537|         |         |         |
clk_hand       |    7.537|         |         |         |
opt            |    7.537|         |         |         |
rst            |    7.537|   15.768|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.537|         |         |         |
clk_hand       |    7.537|         |         |         |
opt            |    7.537|         |         |         |
rst            |    7.537|   15.768|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.537|         |         |         |
clk_hand       |    7.537|         |         |         |
opt            |    7.537|         |         |         |
rst            |    7.537|   15.768|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.537|         |         |         |
clk_hand       |    7.537|         |         |         |
opt            |    7.537|         |         |         |
rst            |    7.537|   15.768|    1.598|    1.598|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 06 18:45:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



