* D:\General Data\Files\Projects\1) Major Projects\SOAR PMB REV 2\Code\SOAR_PMB_Rev_2\SPICE SIMS\Main circuit.asc
* Generated by LTspice 24.1.4 for Windows.
V§UMBILICAL N026 0 PULSE(0 24 0 10m 2m 200m 500m 2) Rser=ESR
V§BATT_1 N027 0 PULSE(0 16.8 0 100m 10m 430m 750m 2) Rser=ESR
V§BATT_2 N028 0 PULSE(0 16.8 0 10m 10m 850m 11 1) Rser=ESR
R1 N032 UMBILICAL 100000
R2 N032 0 29500
C2 Umbilical_priority_comparator 0 10n
R8 N032 Umbilical_priority_comparator 330
B§UMBILICAL_Noise N001 N026 V=white(2e4*time) / 13
BATT_1_Noise N010 N027 V=white(2e4*time) / 13
BATT_2_Noise N018 N028 V=white(2e4*time) / 13
C7 N043 0 1n
C8 N037 0 4.7µ Rser=1.5m
X§U1 N033 N037 N033 N043 N037 0 ADM7170-5.0
C1 N008 0 220µf Rser=0.1 Lser=6.8n
C13 LOGIC_POWER 0 1µ
C14 LOGIC_POWER 0 1µ
C16 LOGIC_POWER 0 1µ
C17 LOGIC_POWER 0 1µ
C24 LOGIC_POWER 0 1µ
C26 LOGIC_POWER 0 0.1µ
C27 LOGIC_POWER 0 0.1µ
C28 LOGIC_POWER 0 0.1µ
C29 LOGIC_POWER 0 0.1µ
C30 LOGIC_POWER 0 0.1µ
C3 LOGIC_POWER 0 1µ
C37 LOGIC_POWER 0 0.1µ
C5 LOGIC_POWER 0 1µ
C6 LOGIC_POWER 0 1µ
C9 LOGIC_POWER 0 1µ
C32 LOGIC_POWER 0 1µ
C39 LOGIC_POWER 0 0.1µ
C40 LOGIC_POWER 0 0.1µ
C41 LOGIC_POWER 0 0.1µ
C42 LOGIC_POWER 0 0.1µ
R13 LOGIC_POWER N037 0.0001
X§U15 N012 N022 0 Umbilical_gate_control_logic_output Deny_signal UMBILICAL_gate_drive N020 N006 N013 LTC7001
R11 N022 0 67857
M4 N005 UMBILICAL_gate_drive N006 N006 IPA180N10N3
M5 OUTPUT_RAIL UMBILICAL_gate_drive N006 N006 IPA180N10N3
D7 N012 N013 RF071MM2S
R19 UMBILICAL_gate_drive N020 2000
C20 N029 0 20n
R20 UMBILICAL_gate_drive N029 10
X§U14 N039 N046 0 BATT_1_gate_control_logic_output Deny_signal BATT_1_gate_drive N045 N036 N040 LTC7001
M2 N035 BATT_1_gate_drive N036 N036 IPA180N10N3
M3 OUTPUT_RAIL BATT_1_gate_drive N036 N036 IPA180N10N3
D3 N039 N040 RF071MM2S
R15 BATT_1_gate_drive N045 500
C21 N047 0 20n
R17 BATT_1_gate_drive N047 10
X§U16 N060 N066 0 BATT_2_gate_control_signal_logic_output Deny_signal BATT_2_gate_drive N064 N056 N061 LTC7001
M8 N055 BATT_2_gate_drive N056 N056 IPA180N10N3
M9 OUTPUT_RAIL BATT_2_gate_drive N056 N056 IPA180N10N3
D8 N060 N061 RF071MM2S
R23 BATT_2_gate_drive N064 500
C23 N068 0 20n
R24 BATT_2_gate_drive N068 10
D9 0 N006 D
D10 0 N036 D
D11 0 N056 D
D12 0 Deny_signal UMZ5_1N
R14 N046 0 67857
D13 0 Deny_signal UMZ5_1N
R22 N066 0 67857
D14 0 Deny_signal UMZ5_1N
R27 N005 UMBILICAL 0.00001
R28 N035 BATT_1 0.00001
R29 N055 BATT_2 0.001
C33 LOGIC_POWER 0 1µ
C34 LOGIC_POWER 0 1µ
C35 LOGIC_POWER 0 1µ
C43 LOGIC_POWER 0 0.1µ
C44 LOGIC_POWER 0 0.1µ
C45 LOGIC_POWER 0 0.1µ
C36 N008 0 100n
C46 N008 0 100p
R30 N008 N007 0.00001
X§U17 Umbilical_turn_on BATT_1_turn_on BATT_2_turn_on BATT_2_turn_on BATT_2_turn_on N048 SN74LVC1G332DBVR
X§U2 5V N048 N048 RESET_GATE N049 NC_01 SN74LVC2G74DCUR
X§U4 5V N003 N003 N015 Umbilical_turn_on NC_02 SN74LVC2G74DCUR
C12 N014 0 2.2n
R16 N014 N003 10000
R33 N003 0 68000
X§U6 5V N024 N024 N031 BATT_1_turn_on NC_03 SN74LVC2G74DCUR
R35 N030 N024 10000
R36 N024 0 68000
X§U19 5V N034 N034 N042 BATT_2_turn_on NC_04 SN74LVC2G74DCUR
R37 N041 N034 10000
R38 N034 0 68000
X§U21 N041 N042 SN74LVC1G14DBVR
X§U22 N030 N031 SN74LVC1G14DBVR
V2 5V 0 5
X§U5 N014 N015 SN74LVC1G14DBVR
X§U18 Umbilical_priority_comparator LOGIC_POWER LOGIC_POWER N004 TLV1851DBVR
X§U20 BATT_1_priority_comparator LOGIC_POWER LOGIC_POWER N017 TLV1851DBVR
X§U23 BATT_2_priority_comparator LOGIC_POWER LOGIC_POWER N025 TLV1851DBVR
X§U26 N004 N009 SN74LVC1G14DBVR
X§U27 N017 N021 SN74LVC1G14DBVR
X§U12 N063 OUTPUT_RAIL_comparator LOGIC_POWER N058 TLV1851DBVR
X§U28 BATT_1_COMP OUTPUT_RAIL_comparator LOGIC_POWER N065 TLV1851DBVR
X§U30 BATT_2_COMP OUTPUT_RAIL_comparator LOGIC_POWER N069 TLV1851DBVR
R41 N053 0 10e4
R42 N053 N052 0.00001
X§U31 N051 N057 N059 NC_05 NC_06 N052 SN74LVC1G332DBVR
C51 N054 0 2.2n
R43 N054 N053 4700
X§U32 N054 RESET_GATE SN74LVC1G14DBVR
D5 BATT_2 N033 MMSD4148
D6 BATT_1 N033 MMSD4148
D15 UMBILICAL N033 MMSD4148
R7 N038 0 35000
R9 BATT_1 N038 68000
C10 BATT_1_priority_comparator 0 10n
R12 N038 BATT_1_priority_comparator 330
R44 BATT_2 N044 68000
C15 BATT_2_priority_comparator 0 10n
R45 N044 BATT_2_priority_comparator 330
R3 UMBILICAL N062 68000
R4 N062 0 68000
R46 OUTPUT_RAIL N050 68000
R47 N050 0 68000
C11 N063 0 1n
R48 N062 N063 330
R6 BATT_1 N067 68000
R31 N067 0 68000
R32 N067 BATT_1_COMP 330
R34 BATT_2 N070 68000
R49 N070 0 68000
R50 N070 BATT_2_COMP 330
C53 OUTPUT_RAIL_comparator 0 1n
R51 N050 OUTPUT_RAIL_comparator 330
R52 N007 OUTPUT_RAIL 0.00001
C4 LOGIC_POWER 0 1µ
C38 LOGIC_POWER 0 1µ
C54 LOGIC_POWER 0 0.1µ
C55 LOGIC_POWER 0 0.1µ
C57 LOGIC_POWER 0 1µ
C58 LOGIC_POWER 0 1µ
C59 LOGIC_POWER 0 1µ
C60 LOGIC_POWER 0 0.1µ
C61 LOGIC_POWER 0 0.1µ
C62 LOGIC_POWER 0 0.1µ
C63 LOGIC_POWER 0 1µ
C64 LOGIC_POWER 0 0.1µ
C25 LOGIC_POWER 0 1µ
C31 LOGIC_POWER 0 1µ
C65 LOGIC_POWER 0 1µ
C66 LOGIC_POWER 0 1µ
C67 LOGIC_POWER 0 0.1µ
C68 LOGIC_POWER 0 0.1µ
C69 LOGIC_POWER 0 0.1µ
C70 LOGIC_POWER 0 0.1µ
C71 LOGIC_POWER 0 1µ
C72 LOGIC_POWER 0 1µ
C74 LOGIC_POWER 0 0.1µ
C75 LOGIC_POWER 0 0.1µ
X§U3 N049 Umbilical_gate_control_logic_output N058 N058 N058 N051 SN74LVC1G08DBVR
X§U7 N049 BATT_1_gate_control_logic_output N065 N065 N065 N057 SN74LVC1G08DBVR
X§U8 N049 BATT_2_gate_control_signal_logic_output N069 N069 N069 N059 SN74LVC1G08DBVR
X§U9 N009 N017 N017 N017 N017 N016 SN74LVC1G08DBVR
X§U10 N009 N021 N025 N025 N025 N023 SN74LVC1G08DBVR
R40 BATT_2_gate_control_signal_logic_output N023 0.00001
R53 BATT_1_gate_control_logic_output N016 0.00001
R54 Umbilical_gate_control_logic_output N004 0.00001
R§Deny_signal_current_sense Deny_signal N049 0.00001
R56 N039 LOGIC_POWER 0.000001
R57 N060 LOGIC_POWER 0.000001
R58 N012 LOGIC_POWER 0.000001
C50 N030 0 2.2n
C56 N041 0 2.2n
A2 Umbilical_gate_control_logic_output 0 0 0 0 0 N003 0 SCHMITT Vhigh = 4.9, Vlow = 0.1, Vt = 2.5, Vh =1, Trise = 2ns
A1 BATT_1_gate_control_logic_output 0 0 0 0 0 N024 0 SCHMITT Vhigh = 4.9, Vlow = 0.1, Vt = 2.5, Vh =1
A3 BATT_2_gate_control_signal_logic_output 0 0 0 0 0 N034 0 SCHMITT Vhigh = 4.9, Vlow = 0.1, Vt = 2.5, Vh =1
C22 N006 N013 1µ
C18 N036 N040 1µ
C49 N056 N061 1µ
C19 N008 0 330µ Rser=0.1 Lser=6.8n
L1 N002 N001 {para_L}
L2 N011 N010 {para_L}
L3 N019 N018 {para_L}
I1 N007 0 5 load
D1 N002 UMBILICAL AHHHH
D2 N011 BATT_1 AHHHH
D4 N019 BATT_2 AHHHH
C47 UMBILICAL 0 330µf Rser=0.1 Lser=6.8n
C48 BATT_1 0 220µf Rser=0.1 Lser=6.8n
C52 BATT_2 0 220µf Rser=0.1 Lser=6.8n
R10 NC_22 NC_23 33200
R18 N044 0 35000
.model D D
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.mos
.tran 900m
* OR Gate power bypass caps
* Schmitt inverter power bypass caps
* LTC7001 power bypass caps
* POWER INPUTS & LOGIC 5V POWER CONVERTER
* SWITCHING CIRCUIT
* POWER SOURCE LOAD SWITCHES AND GATE DIRVERS
* OUTPUT RAIL
* Priority switching circuit
* Switching event sensing circuits
* Power input comparator debounce circuits
* Output rail comparator debounce circuit
* Cross conduction prevention circuit
* Back to back NMOS switches and their gate drives
* Power inputs
* 5V converter for logic circuitry
* Logic IC bypass capacitors
* Dflop power bypass caps
* AND Gate power bypass caps
* Comparator power bypass caps
.params para_L = 10p
.param ESR=100m
.model AHHHH D(Vfwd = 0, Ron = 0, Ilimit = BMS_current_limit, Vrev = {Rev_prot_v})
.param Rev_prot_v = 0
.param BMS_current_limit=18
.lib ADM7170-5.0.sub
.lib LTC7001.sub
.lib SN74LVC1G08DBVR.sub
.lib SN74LVC1G14DBVR.sub
.lib SN74LVC1G332DBVR.sub
.lib SN74LVC2G74DCUR.sub
.lib TLV1851DBVR.sub
.backanno
.end
