<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.5.1" />
<title>fault.system_verilog_target API documentation</title>
<meta name="description" content="" />
<link href='https://cdnjs.cloudflare.com/ajax/libs/normalize/8.0.0/normalize.min.css' rel='stylesheet'>
<link href='https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/8.0.0/sanitize.min.css' rel='stylesheet'>
<link href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/styles/github.min.css" rel="stylesheet">
<style>.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id=^header-]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:1px solid #ddd;margin:1em 0 1em 4ch}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{font-weight:bold}#index h4 + ul{margin-bottom:.6em}#index .two-column{column-count:2}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.name small{font-weight:normal}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary{background:#ffc;font-weight:400;font-size:.8em;width:11em;text-transform:uppercase;padding:0px 8px;border:1px solid #fd6;border-radius:5px;cursor:pointer}.source summary:hover{background:#fe9 !important}.source[open] summary{background:#fda}.source pre{max-height:500px;overflow-y:scroll;margin-bottom:15px}.hlist{list-syle:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}.admonition{padding:.1em .5em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink;]</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a,a:visited{text-decoration:underline}a[href]:after{content:" (" attr(href) ")"}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title"><code>fault.system_verilog_target</code> module</h1>
</header>
<section id="section-intro">
<details class="source">
<summary>Source code</summary>
<pre><code class="python">from fault.verilog_target import VerilogTarget, verilog_name
import magma as m
from pathlib import Path
import fault.actions as actions
from hwtypes import BitVector
import fault.value_utils as value_utils
from fault.select_path import SelectPath
import subprocess
from fault.wrapper import PortWrapper
import fault


src_tpl = &#34;&#34;&#34;\
module {circuit_name}_tb;
{declarations}

    {circuit_name} dut (
        {port_list}
    );

    initial begin
{initial_body}
        #20 $finish;
    end

endmodule
&#34;&#34;&#34;

ncsim_cmd_string = &#34;&#34;&#34;\
database -open -vcd vcddb -into verilog.vcd -default -timescale ps
probe -create -all -vcd -depth all
run 10000ns
quit
&#34;&#34;&#34;


class SystemVerilogTarget(VerilogTarget):
    def __init__(self, circuit, circuit_name=None, directory=&#34;build/&#34;,
                 skip_compile=False, magma_output=&#34;coreir-verilog&#34;,
                 magma_opts={}, include_verilog_libraries=[], simulator=None,
                 timescale=&#34;1ns/1ns&#34;, clock_step_delay=5):
        &#34;&#34;&#34;
        circuit: a magma circuit

        circuit_name: the name of the circuit (default is circuit.name)

        directory: directory to use for generating collateral, buildling, and
                   running simulator

        skip_compile: (boolean) whether or not to compile the magma circuit

        magma_output: Set the output parameter to m.compile
                      (default coreir-verilog)

        magma_opts: Options dictionary for `magma.compile` command

        simulator: &#34;ncsim&#34; or &#34;vcs&#34;

        timescale: Set the timescale for the verilog simulation
                   (default 1ns/1ns)

        clock_step_delay: Set the number of steps to delay for each step of the
                          clock
        &#34;&#34;&#34;
        super().__init__(circuit, circuit_name, directory, skip_compile,
                         include_verilog_libraries, magma_output, magma_opts)
        if simulator is None:
            raise ValueError(&#34;Must specify simulator when using system-verilog&#34;
                             &#34; target&#34;)
        if simulator not in [&#34;vcs&#34;, &#34;ncsim&#34;]:
            raise ValueError(f&#34;Unsupported simulator {simulator}&#34;)
        self.simulator = simulator
        self.timescale = timescale
        self.clock_step_delay = clock_step_delay

    def make_poke(self, i, action):
        if isinstance(action.port, SelectPath):
            if len(action.port) &gt; 2:
                name = f&#34;dut.{action.port.system_verilog_path}&#34;
            else:
                # Top level ports assign to the external reg
                name = verilog_name(action.port[-1].name)
        elif isinstance(action.port, fault.WrappedVerilogInternalPort):
            name = f&#34;dut.{action.port.path}&#34;
        else:
            name = verilog_name(action.port.name)
        # For now we assume that verilog can handle big ints
        value = action.value
        if isinstance(action.port, m.SIntType) and value &lt; 0:
            # Handle sign extension for verilator since it expects and
            # unsigned c type
            port_len = len(action.port)
            value = BitVector(value, port_len).as_uint()
        return [f&#34;{name} = {value};&#34;, f&#34;#{self.clock_step_delay}&#34;]

    def make_print(self, i, action):
        name = verilog_name(action.port.name)
        return [f&#39;$display(&#34;{action.port.debug_name} = &#39;
                f&#39;{action.format_str}&#34;, {name});&#39;]

    def make_expect(self, i, action):
        if value_utils.is_any(action.value):
            return []
        if isinstance(action.port, SelectPath):
            name = f&#34;dut.{action.port.system_verilog_path}&#34;
            debug_name = action.port[-1].name
        elif isinstance(action.port, fault.WrappedVerilogInternalPort):
            name = f&#34;dut.{action.port.path}&#34;
            debug_name = name
        else:
            name = verilog_name(action.port.name)
            debug_name = action.port.name
        value = action.value
        if isinstance(value, actions.Peek):
            if isinstance(value.port, fault.WrappedVerilogInternalPort):
                value = f&#34;dut.{value.port.path}&#34;
            else:
                value = f&#34;{value.port.name}&#34;
        elif isinstance(value, PortWrapper):
            value = f&#34;dut.{value.select_path.system_verilog_path}&#34;
        elif isinstance(action.port, m.SIntType) and value &lt; 0:
            # Handle sign extension for verilator since it expects and
            # unsigned c type
            port_len = len(action.port)
            value = BitVector(value, port_len).as_uint()

        return [f&#34;if ({name} != {value}) $error(\&#34;Failed on action={i}&#34;
                f&#34; checking port {debug_name}. Expected %x, got %x\&#34;&#34;
                f&#34;, {value}, {name});&#34;]

    def make_eval(self, i, action):
        # Eval implicit in SV simulations
        return []

    def make_step(self, i, action):
        name = verilog_name(action.clock.name)
        code = []
        for step in range(action.steps):
            code.append(f&#34;#5 {name} ^= 1;&#34;)
        return code

    @staticmethod
    def generate_recursive_port_code(name, type_):
        declarations = &#34;&#34;
        port_list = []
        if isinstance(type_, m.ArrayKind):
            for j in range(type_.N):
                result = SystemVerilogTarget.generate_port_code(
                    name + &#34;_&#34; + str(j), type_.T
                )
                declarations += result[0]
                port_list.extend(result[1])
        elif isinstance(type_, m.TupleKind):
            for k, t in zip(type_.Ks, type_.Ts):
                result = SystemVerilogTarget.generate_port_code(
                    name + &#34;_&#34; + str(k), t
                )
                declarations += result[0]
                port_list.extend(result[1])
        return declarations, port_list

    @staticmethod
    def generate_port_code(name, type_):
        is_array_of_bits = isinstance(type_, m.ArrayKind) and \
            not isinstance(type_.T, m.BitKind)
        if is_array_of_bits or isinstance(type_, m.TupleKind):
            return SystemVerilogTarget.generate_recursive_port_code(name, type_)
        else:
            width_str = &#34;&#34;
            if isinstance(type_, m.ArrayKind) and \
                    isinstance(type_.T, m.BitKind):
                width_str = f&#34;[{len(type_) - 1}:0] &#34;
            if type_.isoutput():
                t = &#34;wire&#34;
            elif type_.isinput():
                t = &#34;reg&#34;
            else:
                raise NotImplementedError()
            return f&#34;    {t} {width_str}{name};\n&#34;, [f&#34;.{name}({name})&#34;]

    def generate_code(self, actions):
        initial_body = &#34;&#34;
        declarations = &#34;&#34;
        port_list = []
        for name, type_ in self.circuit.IO.ports.items():
            result = SystemVerilogTarget.generate_port_code(name, type_)
            declarations += result[0]
            port_list.extend(result[1])

        for i, action in enumerate(actions):
            code = self.generate_action_code(i, action)
            for line in code:
                initial_body += f&#34;        {line}\n&#34;

        src = src_tpl.format(
            declarations=declarations,
            initial_body=initial_body,
            port_list=&#34;,\n        &#34;.join(port_list),
            circuit_name=self.circuit_name,
        )

        return src

    def run(self, actions):
        test_bench_file = Path(f&#34;{self.circuit_name}_tb.sv&#34;)

        # Write the verilator driver to file.
        src = self.generate_code(actions)
        with open(self.directory / test_bench_file, &#34;w&#34;) as f:
            f.write(src)
        verilog_libraries = &#34; &#34;.join(str(x) for x in
                                     self.include_verilog_libraries)
        cmd_file = Path(f&#34;{self.circuit_name}_cmd.tcl&#34;)
        if self.simulator == &#34;ncsim&#34;:
            with open(self.directory / cmd_file, &#34;w&#34;) as f:
                f.write(ncsim_cmd_string)
            cmd = f&#34;&#34;&#34;\
irun -top {self.circuit_name}_tb -timescale {self.timescale} -access +rwc -notimingchecks -input {cmd_file} {test_bench_file} {self.verilog_file} {verilog_libraries}
&#34;&#34;&#34;  # nopep8
        else:
            cmd = f&#34;&#34;&#34;\
vcs -sverilog -full64 +v2k -timescale={self.timescale} -LDFLAGS -Wl,--no-as-needed  {test_bench_file} {self.verilog_file} {verilog_libraries}
&#34;&#34;&#34;  # nopep8

        print(f&#34;Running command: {cmd}&#34;)
        assert not subprocess.call(cmd, cwd=self.directory, shell=True)
        if self.simulator == &#34;vcs&#34;:
            print(f&#34;Running command: {cmd}&#34;)
            assert not subprocess.call(&#34;./simv&#34;, cwd=self.directory, shell=True)}</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="fault.system_verilog_target.SystemVerilogTarget"><code class="flex name class">
<span>class <span class="ident">SystemVerilogTarget</span></span>
<span>(</span><span><small>ancestors:</small> <a title="fault.verilog_target.VerilogTarget" href="verilog_target.html#fault.verilog_target.VerilogTarget">VerilogTarget</a>, <a title="fault.target.Target" href="target.html#fault.target.Target">Target</a>, abc.ABC)</span>
</code></dt>
<dd>
<p class="inheritance">
<em>Inherited from:</em>
<code><a title="fault.verilog_target.VerilogTarget" href="verilog_target.html#fault.verilog_target.VerilogTarget">VerilogTarget</a></code>
</p>
<section class="desc inherited"><p>Provides reuseable target logic for compiling circuits into verilog files.</p></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">class SystemVerilogTarget(VerilogTarget):
    def __init__(self, circuit, circuit_name=None, directory=&#34;build/&#34;,
                 skip_compile=False, magma_output=&#34;coreir-verilog&#34;,
                 magma_opts={}, include_verilog_libraries=[], simulator=None,
                 timescale=&#34;1ns/1ns&#34;, clock_step_delay=5):
        &#34;&#34;&#34;
        circuit: a magma circuit

        circuit_name: the name of the circuit (default is circuit.name)

        directory: directory to use for generating collateral, buildling, and
                   running simulator

        skip_compile: (boolean) whether or not to compile the magma circuit

        magma_output: Set the output parameter to m.compile
                      (default coreir-verilog)

        magma_opts: Options dictionary for `magma.compile` command

        simulator: &#34;ncsim&#34; or &#34;vcs&#34;

        timescale: Set the timescale for the verilog simulation
                   (default 1ns/1ns)

        clock_step_delay: Set the number of steps to delay for each step of the
                          clock
        &#34;&#34;&#34;
        super().__init__(circuit, circuit_name, directory, skip_compile,
                         include_verilog_libraries, magma_output, magma_opts)
        if simulator is None:
            raise ValueError(&#34;Must specify simulator when using system-verilog&#34;
                             &#34; target&#34;)
        if simulator not in [&#34;vcs&#34;, &#34;ncsim&#34;]:
            raise ValueError(f&#34;Unsupported simulator {simulator}&#34;)
        self.simulator = simulator
        self.timescale = timescale
        self.clock_step_delay = clock_step_delay

    def make_poke(self, i, action):
        if isinstance(action.port, SelectPath):
            if len(action.port) &gt; 2:
                name = f&#34;dut.{action.port.system_verilog_path}&#34;
            else:
                # Top level ports assign to the external reg
                name = verilog_name(action.port[-1].name)
        elif isinstance(action.port, fault.WrappedVerilogInternalPort):
            name = f&#34;dut.{action.port.path}&#34;
        else:
            name = verilog_name(action.port.name)
        # For now we assume that verilog can handle big ints
        value = action.value
        if isinstance(action.port, m.SIntType) and value &lt; 0:
            # Handle sign extension for verilator since it expects and
            # unsigned c type
            port_len = len(action.port)
            value = BitVector(value, port_len).as_uint()
        return [f&#34;{name} = {value};&#34;, f&#34;#{self.clock_step_delay}&#34;]

    def make_print(self, i, action):
        name = verilog_name(action.port.name)
        return [f&#39;$display(&#34;{action.port.debug_name} = &#39;
                f&#39;{action.format_str}&#34;, {name});&#39;]

    def make_expect(self, i, action):
        if value_utils.is_any(action.value):
            return []
        if isinstance(action.port, SelectPath):
            name = f&#34;dut.{action.port.system_verilog_path}&#34;
            debug_name = action.port[-1].name
        elif isinstance(action.port, fault.WrappedVerilogInternalPort):
            name = f&#34;dut.{action.port.path}&#34;
            debug_name = name
        else:
            name = verilog_name(action.port.name)
            debug_name = action.port.name
        value = action.value
        if isinstance(value, actions.Peek):
            if isinstance(value.port, fault.WrappedVerilogInternalPort):
                value = f&#34;dut.{value.port.path}&#34;
            else:
                value = f&#34;{value.port.name}&#34;
        elif isinstance(value, PortWrapper):
            value = f&#34;dut.{value.select_path.system_verilog_path}&#34;
        elif isinstance(action.port, m.SIntType) and value &lt; 0:
            # Handle sign extension for verilator since it expects and
            # unsigned c type
            port_len = len(action.port)
            value = BitVector(value, port_len).as_uint()

        return [f&#34;if ({name} != {value}) $error(\&#34;Failed on action={i}&#34;
                f&#34; checking port {debug_name}. Expected %x, got %x\&#34;&#34;
                f&#34;, {value}, {name});&#34;]

    def make_eval(self, i, action):
        # Eval implicit in SV simulations
        return []

    def make_step(self, i, action):
        name = verilog_name(action.clock.name)
        code = []
        for step in range(action.steps):
            code.append(f&#34;#5 {name} ^= 1;&#34;)
        return code

    @staticmethod
    def generate_recursive_port_code(name, type_):
        declarations = &#34;&#34;
        port_list = []
        if isinstance(type_, m.ArrayKind):
            for j in range(type_.N):
                result = SystemVerilogTarget.generate_port_code(
                    name + &#34;_&#34; + str(j), type_.T
                )
                declarations += result[0]
                port_list.extend(result[1])
        elif isinstance(type_, m.TupleKind):
            for k, t in zip(type_.Ks, type_.Ts):
                result = SystemVerilogTarget.generate_port_code(
                    name + &#34;_&#34; + str(k), t
                )
                declarations += result[0]
                port_list.extend(result[1])
        return declarations, port_list

    @staticmethod
    def generate_port_code(name, type_):
        is_array_of_bits = isinstance(type_, m.ArrayKind) and \
            not isinstance(type_.T, m.BitKind)
        if is_array_of_bits or isinstance(type_, m.TupleKind):
            return SystemVerilogTarget.generate_recursive_port_code(name, type_)
        else:
            width_str = &#34;&#34;
            if isinstance(type_, m.ArrayKind) and \
                    isinstance(type_.T, m.BitKind):
                width_str = f&#34;[{len(type_) - 1}:0] &#34;
            if type_.isoutput():
                t = &#34;wire&#34;
            elif type_.isinput():
                t = &#34;reg&#34;
            else:
                raise NotImplementedError()
            return f&#34;    {t} {width_str}{name};\n&#34;, [f&#34;.{name}({name})&#34;]

    def generate_code(self, actions):
        initial_body = &#34;&#34;
        declarations = &#34;&#34;
        port_list = []
        for name, type_ in self.circuit.IO.ports.items():
            result = SystemVerilogTarget.generate_port_code(name, type_)
            declarations += result[0]
            port_list.extend(result[1])

        for i, action in enumerate(actions):
            code = self.generate_action_code(i, action)
            for line in code:
                initial_body += f&#34;        {line}\n&#34;

        src = src_tpl.format(
            declarations=declarations,
            initial_body=initial_body,
            port_list=&#34;,\n        &#34;.join(port_list),
            circuit_name=self.circuit_name,
        )

        return src

    def run(self, actions):
        test_bench_file = Path(f&#34;{self.circuit_name}_tb.sv&#34;)

        # Write the verilator driver to file.
        src = self.generate_code(actions)
        with open(self.directory / test_bench_file, &#34;w&#34;) as f:
            f.write(src)
        verilog_libraries = &#34; &#34;.join(str(x) for x in
                                     self.include_verilog_libraries)
        cmd_file = Path(f&#34;{self.circuit_name}_cmd.tcl&#34;)
        if self.simulator == &#34;ncsim&#34;:
            with open(self.directory / cmd_file, &#34;w&#34;) as f:
                f.write(ncsim_cmd_string)
            cmd = f&#34;&#34;&#34;\
irun -top {self.circuit_name}_tb -timescale {self.timescale} -access +rwc -notimingchecks -input {cmd_file} {test_bench_file} {self.verilog_file} {verilog_libraries}
&#34;&#34;&#34;  # nopep8
        else:
            cmd = f&#34;&#34;&#34;\
vcs -sverilog -full64 +v2k -timescale={self.timescale} -LDFLAGS -Wl,--no-as-needed  {test_bench_file} {self.verilog_file} {verilog_libraries}
&#34;&#34;&#34;  # nopep8

        print(f&#34;Running command: {cmd}&#34;)
        assert not subprocess.call(cmd, cwd=self.directory, shell=True)
        if self.simulator == &#34;vcs&#34;:
            print(f&#34;Running command: {cmd}&#34;)
            assert not subprocess.call(&#34;./simv&#34;, cwd=self.directory, shell=True)}</code></pre>
</details>
<h3>Static methods</h3>
<dl>
<dt id="fault.system_verilog_target.SystemVerilogTarget.generate_port_code"><code class="name flex">
<span>def <span class="ident">generate_port_code</span></span>(<span>name, type_)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">@staticmethod
def generate_port_code(name, type_):
    is_array_of_bits = isinstance(type_, m.ArrayKind) and \
        not isinstance(type_.T, m.BitKind)
    if is_array_of_bits or isinstance(type_, m.TupleKind):
        return SystemVerilogTarget.generate_recursive_port_code(name, type_)
    else:
        width_str = &#34;&#34;
        if isinstance(type_, m.ArrayKind) and \
                isinstance(type_.T, m.BitKind):
            width_str = f&#34;[{len(type_) - 1}:0] &#34;
        if type_.isoutput():
            t = &#34;wire&#34;
        elif type_.isinput():
            t = &#34;reg&#34;
        else:
            raise NotImplementedError()
        return f&#34;    {t} {width_str}{name};\n&#34;, [f&#34;.{name}({name})&#34;]}</code></pre>
</details>
</dd>
<dt id="fault.system_verilog_target.SystemVerilogTarget.generate_recursive_port_code"><code class="name flex">
<span>def <span class="ident">generate_recursive_port_code</span></span>(<span>name, type_)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">@staticmethod
def generate_recursive_port_code(name, type_):
    declarations = &#34;&#34;
    port_list = []
    if isinstance(type_, m.ArrayKind):
        for j in range(type_.N):
            result = SystemVerilogTarget.generate_port_code(
                name + &#34;_&#34; + str(j), type_.T
            )
            declarations += result[0]
            port_list.extend(result[1])
    elif isinstance(type_, m.TupleKind):
        for k, t in zip(type_.Ks, type_.Ts):
            result = SystemVerilogTarget.generate_port_code(
                name + &#34;_&#34; + str(k), t
            )
            declarations += result[0]
            port_list.extend(result[1])
    return declarations, port_list}</code></pre>
</details>
</dd>
</dl>
<h3>Methods</h3>
<dl>
<dt id="fault.system_verilog_target.SystemVerilogTarget.__init__"><code class="name flex">
<span>def <span class="ident">__init__</span></span>(<span>self, circuit, circuit_name=None, directory=&#39;build/&#39;, skip_compile=False, magma_output=&#39;coreir-verilog&#39;, magma_opts={}, include_verilog_libraries=[], simulator=None, timescale=&#39;1ns/1ns&#39;, clock_step_delay=5)</span>
</code></dt>
<dd>
<section class="desc"><dl>
<dt><strong><code>circuit</code></strong> :&ensp;<code>a</code> <code>magma</code> <code>circuit</code></dt>
<dd>&nbsp;</dd>
<dt><strong><code>circuit_name</code></strong> :&ensp;<code>the</code> <code>name</code> of <code>the</code> <code>circuit</code> (<code>default</code> <code>is</code> <code>circuit.name</code>)</dt>
<dd>&nbsp;</dd>
<dt><strong><code>directory</code></strong> :&ensp;<code>directory</code> <code>to</code> <code>use</code> <code>for</code> <code>generating</code> <code>collateral</code>, <code>buildling</code>, <code>and</code></dt>
<dd>running simulator</dd>
<dt><strong><code>skip_compile</code></strong> :&ensp;(<code>boolean</code>) <code>whether</code> or <code>not</code> <code>to</code> <code>compile</code> <code>the</code> <code>magma</code> <code>circuit</code></dt>
<dd>&nbsp;</dd>
<dt><strong><code>magma_output</code></strong> :&ensp;<code>Set</code> <code>the</code> <code>output</code> <code>parameter</code> <code>to</code> <code>m.compile</code></dt>
<dd>(default coreir-verilog)</dd>
<dt><strong><code>magma_opts</code></strong> :&ensp;<code>Options</code> <code>dictionary</code> <code>for</code> <code>magma.compile</code> <code>command</code></dt>
<dd>&nbsp;</dd>
<dt><strong><code>simulator</code></strong> :&ensp;<code>"ncsim"</code> or <code>"vcs"</code></dt>
<dd>&nbsp;</dd>
<dt><strong><code>timescale</code></strong> :&ensp;<code>Set</code> <code>the</code> <code>timescale</code> <code>for</code> <code>the</code> <code>verilog</code> <code>simulation</code></dt>
<dd>(default 1ns/1ns)</dd>
<dt><strong><code>clock_step_delay</code></strong> :&ensp;<code>Set</code> <code>the</code> <code>number</code> of <code>steps</code> <code>to</code> <code>delay</code> <code>for</code> <code>each</code> <code>step</code> of <code>the</code></dt>
<dd>clock</dd>
</dl></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def __init__(self, circuit, circuit_name=None, directory=&#34;build/&#34;,
             skip_compile=False, magma_output=&#34;coreir-verilog&#34;,
             magma_opts={}, include_verilog_libraries=[], simulator=None,
             timescale=&#34;1ns/1ns&#34;, clock_step_delay=5):
    &#34;&#34;&#34;
    circuit: a magma circuit

    circuit_name: the name of the circuit (default is circuit.name)

    directory: directory to use for generating collateral, buildling, and
               running simulator

    skip_compile: (boolean) whether or not to compile the magma circuit

    magma_output: Set the output parameter to m.compile
                  (default coreir-verilog)

    magma_opts: Options dictionary for `magma.compile` command

    simulator: &#34;ncsim&#34; or &#34;vcs&#34;

    timescale: Set the timescale for the verilog simulation
               (default 1ns/1ns)

    clock_step_delay: Set the number of steps to delay for each step of the
                      clock
    &#34;&#34;&#34;
    super().__init__(circuit, circuit_name, directory, skip_compile,
                     include_verilog_libraries, magma_output, magma_opts)
    if simulator is None:
        raise ValueError(&#34;Must specify simulator when using system-verilog&#34;
                         &#34; target&#34;)
    if simulator not in [&#34;vcs&#34;, &#34;ncsim&#34;]:
        raise ValueError(f&#34;Unsupported simulator {simulator}&#34;)
    self.simulator = simulator
    self.timescale = timescale
    self.clock_step_delay = clock_step_delay}</code></pre>
</details>
</dd>
<dt id="fault.system_verilog_target.SystemVerilogTarget.generate_code"><code class="name flex">
<span>def <span class="ident">generate_code</span></span>(<span>self, actions)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def generate_code(self, actions):
    initial_body = &#34;&#34;
    declarations = &#34;&#34;
    port_list = []
    for name, type_ in self.circuit.IO.ports.items():
        result = SystemVerilogTarget.generate_port_code(name, type_)
        declarations += result[0]
        port_list.extend(result[1])

    for i, action in enumerate(actions):
        code = self.generate_action_code(i, action)
        for line in code:
            initial_body += f&#34;        {line}\n&#34;

    src = src_tpl.format(
        declarations=declarations,
        initial_body=initial_body,
        port_list=&#34;,\n        &#34;.join(port_list),
        circuit_name=self.circuit_name,
    )

    return src}</code></pre>
</details>
</dd>
<dt id="fault.system_verilog_target.SystemVerilogTarget.make_eval"><code class="name flex">
<span>def <span class="ident">make_eval</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def make_eval(self, i, action):
    # Eval implicit in SV simulations
    return []}</code></pre>
</details>
</dd>
<dt id="fault.system_verilog_target.SystemVerilogTarget.make_expect"><code class="name flex">
<span>def <span class="ident">make_expect</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def make_expect(self, i, action):
    if value_utils.is_any(action.value):
        return []
    if isinstance(action.port, SelectPath):
        name = f&#34;dut.{action.port.system_verilog_path}&#34;
        debug_name = action.port[-1].name
    elif isinstance(action.port, fault.WrappedVerilogInternalPort):
        name = f&#34;dut.{action.port.path}&#34;
        debug_name = name
    else:
        name = verilog_name(action.port.name)
        debug_name = action.port.name
    value = action.value
    if isinstance(value, actions.Peek):
        if isinstance(value.port, fault.WrappedVerilogInternalPort):
            value = f&#34;dut.{value.port.path}&#34;
        else:
            value = f&#34;{value.port.name}&#34;
    elif isinstance(value, PortWrapper):
        value = f&#34;dut.{value.select_path.system_verilog_path}&#34;
    elif isinstance(action.port, m.SIntType) and value &lt; 0:
        # Handle sign extension for verilator since it expects and
        # unsigned c type
        port_len = len(action.port)
        value = BitVector(value, port_len).as_uint()

    return [f&#34;if ({name} != {value}) $error(\&#34;Failed on action={i}&#34;
            f&#34; checking port {debug_name}. Expected %x, got %x\&#34;&#34;
            f&#34;, {value}, {name});&#34;]}</code></pre>
</details>
</dd>
<dt id="fault.system_verilog_target.SystemVerilogTarget.make_poke"><code class="name flex">
<span>def <span class="ident">make_poke</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def make_poke(self, i, action):
    if isinstance(action.port, SelectPath):
        if len(action.port) &gt; 2:
            name = f&#34;dut.{action.port.system_verilog_path}&#34;
        else:
            # Top level ports assign to the external reg
            name = verilog_name(action.port[-1].name)
    elif isinstance(action.port, fault.WrappedVerilogInternalPort):
        name = f&#34;dut.{action.port.path}&#34;
    else:
        name = verilog_name(action.port.name)
    # For now we assume that verilog can handle big ints
    value = action.value
    if isinstance(action.port, m.SIntType) and value &lt; 0:
        # Handle sign extension for verilator since it expects and
        # unsigned c type
        port_len = len(action.port)
        value = BitVector(value, port_len).as_uint()
    return [f&#34;{name} = {value};&#34;, f&#34;#{self.clock_step_delay}&#34;]}</code></pre>
</details>
</dd>
<dt id="fault.system_verilog_target.SystemVerilogTarget.make_print"><code class="name flex">
<span>def <span class="ident">make_print</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def make_print(self, i, action):
    name = verilog_name(action.port.name)
    return [f&#39;$display(&#34;{action.port.debug_name} = &#39;
            f&#39;{action.format_str}&#34;, {name});&#39;]}</code></pre>
</details>
</dd>
<dt id="fault.system_verilog_target.SystemVerilogTarget.make_step"><code class="name flex">
<span>def <span class="ident">make_step</span></span>(<span>self, i, action)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">def make_step(self, i, action):
    name = verilog_name(action.clock.name)
    code = []
    for step in range(action.steps):
        code.append(f&#34;#5 {name} ^= 1;&#34;)
    return code}</code></pre>
</details>
</dd>
<dt id="fault.system_verilog_target.SystemVerilogTarget.run"><code class="name flex">
<span>def <span class="ident">run</span></span>(<span>self, actions)</span>
</code></dt>
<dd>
<section class="desc"></section>
<details class="source">
<summary>Source code</summary>
<pre><code class="python">    def run(self, actions):
        test_bench_file = Path(f&#34;{self.circuit_name}_tb.sv&#34;)

        # Write the verilator driver to file.
        src = self.generate_code(actions)
        with open(self.directory / test_bench_file, &#34;w&#34;) as f:
            f.write(src)
        verilog_libraries = &#34; &#34;.join(str(x) for x in
                                     self.include_verilog_libraries)
        cmd_file = Path(f&#34;{self.circuit_name}_cmd.tcl&#34;)
        if self.simulator == &#34;ncsim&#34;:
            with open(self.directory / cmd_file, &#34;w&#34;) as f:
                f.write(ncsim_cmd_string)
            cmd = f&#34;&#34;&#34;\
irun -top {self.circuit_name}_tb -timescale {self.timescale} -access +rwc -notimingchecks -input {cmd_file} {test_bench_file} {self.verilog_file} {verilog_libraries}
&#34;&#34;&#34;  # nopep8
        else:
            cmd = f&#34;&#34;&#34;\
vcs -sverilog -full64 +v2k -timescale={self.timescale} -LDFLAGS -Wl,--no-as-needed  {test_bench_file} {self.verilog_file} {verilog_libraries}
&#34;&#34;&#34;  # nopep8

        print(f&#34;Running command: {cmd}&#34;)
        assert not subprocess.call(cmd, cwd=self.directory, shell=True)
        if self.simulator == &#34;vcs&#34;:
            print(f&#34;Running command: {cmd}&#34;)
            assert not subprocess.call(&#34;./simv&#34;, cwd=self.directory, shell=True)}</code></pre>
</details>
</dd>
</dl>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="fault" href="index.html">fault</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="fault.system_verilog_target.SystemVerilogTarget" href="verilog_target.html#fault.verilog_target.VerilogTarget">SystemVerilogTarget</a></code></h4>
<ul class="two-column">
<li><code><a title="fault.system_verilog_target.SystemVerilogTarget.__init__" href="#fault.system_verilog_target.SystemVerilogTarget.__init__">__init__</a></code></li>
<li><code><a title="fault.system_verilog_target.SystemVerilogTarget.generate_code" href="#fault.system_verilog_target.SystemVerilogTarget.generate_code">generate_code</a></code></li>
<li><code><a title="fault.system_verilog_target.SystemVerilogTarget.generate_port_code" href="#fault.system_verilog_target.SystemVerilogTarget.generate_port_code">generate_port_code</a></code></li>
<li><code><a title="fault.system_verilog_target.SystemVerilogTarget.generate_recursive_port_code" href="#fault.system_verilog_target.SystemVerilogTarget.generate_recursive_port_code">generate_recursive_port_code</a></code></li>
<li><code><a title="fault.system_verilog_target.SystemVerilogTarget.make_eval" href="#fault.system_verilog_target.SystemVerilogTarget.make_eval">make_eval</a></code></li>
<li><code><a title="fault.system_verilog_target.SystemVerilogTarget.make_expect" href="#fault.system_verilog_target.SystemVerilogTarget.make_expect">make_expect</a></code></li>
<li><code><a title="fault.system_verilog_target.SystemVerilogTarget.make_poke" href="#fault.system_verilog_target.SystemVerilogTarget.make_poke">make_poke</a></code></li>
<li><code><a title="fault.system_verilog_target.SystemVerilogTarget.make_print" href="#fault.system_verilog_target.SystemVerilogTarget.make_print">make_print</a></code></li>
<li><code><a title="fault.system_verilog_target.SystemVerilogTarget.make_step" href="#fault.system_verilog_target.SystemVerilogTarget.make_step">make_step</a></code></li>
<li><code><a title="fault.system_verilog_target.SystemVerilogTarget.run" href="#fault.system_verilog_target.SystemVerilogTarget.run">run</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.5.1</a>.</p>
</footer>
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/highlight.min.js"></script>
<script>hljs.initHighlightingOnLoad()</script>
</body>
</html>