{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 16:07:31 2012 " "Info: Processing started: Tue Oct 16 16:07:31 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off two_led_bdf -c two_led_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off two_led_bdf -c two_led_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "two_led_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_bdf.bdf" { { 160 -40 128 176 "clk_in" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst1\|clk_key_20ms " "Info: Detected ripple clock \"clock:inst1\|clk_key_20ms\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst1\|clk_key_20ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst1\|clk_ll_pwm " "Info: Detected ripple clock \"clock:inst1\|clk_ll_pwm\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst1\|clk_ll_pwm" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register clock:inst1\|clk_sig_key_20ms\[0\] register clock:inst1\|clk_sig_key_20ms\[14\] 105.53 MHz 9.476 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 105.53 MHz between source register \"clock:inst1\|clk_sig_key_20ms\[0\]\" and destination register \"clock:inst1\|clk_sig_key_20ms\[14\]\" (period= 9.476 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.767 ns + Longest register register " "Info: + Longest register to register delay is 8.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:inst1\|clk_sig_key_20ms\[0\] 1 REG LC_X12_Y6_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N5; Fanout = 4; REG Node = 'clock:inst1\|clk_sig_key_20ms\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock:inst1|clk_sig_key_20ms[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.747 ns) 3.414 ns clock:inst1\|Add7~97 2 COMB LC_X10_Y7_N0 2 " "Info: 2: + IC(2.667 ns) + CELL(0.747 ns) = 3.414 ns; Loc. = LC_X10_Y7_N0; Fanout = 2; COMB Node = 'clock:inst1\|Add7~97'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.414 ns" { clock:inst1|clk_sig_key_20ms[0] clock:inst1|Add7~97 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.537 ns clock:inst1\|Add7~92 3 COMB LC_X10_Y7_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.537 ns; Loc. = LC_X10_Y7_N1; Fanout = 2; COMB Node = 'clock:inst1\|Add7~92'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { clock:inst1|Add7~97 clock:inst1|Add7~92 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.660 ns clock:inst1\|Add7~87 4 COMB LC_X10_Y7_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.660 ns; Loc. = LC_X10_Y7_N2; Fanout = 2; COMB Node = 'clock:inst1\|Add7~87'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { clock:inst1|Add7~92 clock:inst1|Add7~87 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.783 ns clock:inst1\|Add7~82 5 COMB LC_X10_Y7_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.783 ns; Loc. = LC_X10_Y7_N3; Fanout = 2; COMB Node = 'clock:inst1\|Add7~82'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { clock:inst1|Add7~87 clock:inst1|Add7~82 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.044 ns clock:inst1\|Add7~77 6 COMB LC_X10_Y7_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 4.044 ns; Loc. = LC_X10_Y7_N4; Fanout = 6; COMB Node = 'clock:inst1\|Add7~77'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { clock:inst1|Add7~82 clock:inst1|Add7~77 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 4.393 ns clock:inst1\|Add7~42 7 COMB LC_X10_Y7_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.349 ns) = 4.393 ns; Loc. = LC_X10_Y7_N9; Fanout = 6; COMB Node = 'clock:inst1\|Add7~42'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { clock:inst1|Add7~77 clock:inst1|Add7~42 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.627 ns clock:inst1\|Add7~20 8 COMB LC_X11_Y7_N4 1 " "Info: 8: + IC(0.000 ns) + CELL(1.234 ns) = 5.627 ns; Loc. = LC_X11_Y7_N4; Fanout = 1; COMB Node = 'clock:inst1\|Add7~20'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { clock:inst1|Add7~42 clock:inst1|Add7~20 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.549 ns) + CELL(0.591 ns) 8.767 ns clock:inst1\|clk_sig_key_20ms\[14\] 9 REG LC_X12_Y6_N1 3 " "Info: 9: + IC(2.549 ns) + CELL(0.591 ns) = 8.767 ns; Loc. = LC_X12_Y6_N1; Fanout = 3; REG Node = 'clock:inst1\|clk_sig_key_20ms\[14\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { clock:inst1|Add7~20 clock:inst1|clk_sig_key_20ms[14] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.551 ns ( 40.50 % ) " "Info: Total cell delay = 3.551 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.216 ns ( 59.50 % ) " "Info: Total interconnect delay = 5.216 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.767 ns" { clock:inst1|clk_sig_key_20ms[0] clock:inst1|Add7~97 clock:inst1|Add7~92 clock:inst1|Add7~87 clock:inst1|Add7~82 clock:inst1|Add7~77 clock:inst1|Add7~42 clock:inst1|Add7~20 clock:inst1|clk_sig_key_20ms[14] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.767 ns" { clock:inst1|clk_sig_key_20ms[0] {} clock:inst1|Add7~97 {} clock:inst1|Add7~92 {} clock:inst1|Add7~87 {} clock:inst1|Add7~82 {} clock:inst1|Add7~77 {} clock:inst1|Add7~42 {} clock:inst1|Add7~20 {} clock:inst1|clk_sig_key_20ms[14] {} } { 0.000ns 2.667ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.549ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.349ns 1.234ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_bdf.bdf" { { 160 -40 128 176 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clock:inst1\|clk_sig_key_20ms\[14\] 2 REG LC_X12_Y6_N1 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y6_N1; Fanout = 3; REG Node = 'clock:inst1\|clk_sig_key_20ms\[14\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clock:inst1|clk_sig_key_20ms[14] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst1|clk_sig_key_20ms[14] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst1|clk_sig_key_20ms[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_bdf.bdf" { { 160 -40 128 176 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clock:inst1\|clk_sig_key_20ms\[0\] 2 REG LC_X12_Y6_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y6_N5; Fanout = 4; REG Node = 'clock:inst1\|clk_sig_key_20ms\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clock:inst1|clk_sig_key_20ms[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst1|clk_sig_key_20ms[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst1|clk_sig_key_20ms[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst1|clk_sig_key_20ms[14] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst1|clk_sig_key_20ms[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst1|clk_sig_key_20ms[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst1|clk_sig_key_20ms[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.767 ns" { clock:inst1|clk_sig_key_20ms[0] clock:inst1|Add7~97 clock:inst1|Add7~92 clock:inst1|Add7~87 clock:inst1|Add7~82 clock:inst1|Add7~77 clock:inst1|Add7~42 clock:inst1|Add7~20 clock:inst1|clk_sig_key_20ms[14] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.767 ns" { clock:inst1|clk_sig_key_20ms[0] {} clock:inst1|Add7~97 {} clock:inst1|Add7~92 {} clock:inst1|Add7~87 {} clock:inst1|Add7~82 {} clock:inst1|Add7~77 {} clock:inst1|Add7~42 {} clock:inst1|Add7~20 {} clock:inst1|clk_sig_key_20ms[14] {} } { 0.000ns 2.667ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.549ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.349ns 1.234ns 0.591ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst1|clk_sig_key_20ms[14] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst1|clk_sig_key_20ms[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst1|clk_sig_key_20ms[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst1|clk_sig_key_20ms[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in scan\[1\] two_led:inst\|scan_o_tmp\[1\] 19.415 ns register " "Info: tco from clock \"clk_in\" to destination pin \"scan\[1\]\" through register \"two_led:inst\|scan_o_tmp\[1\]\" is 19.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.463 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_bdf.bdf" { { 160 -40 128 176 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst1\|clk_ll_pwm 2 REG LC_X9_Y4_N9 37 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y4_N9; Fanout = 37; REG Node = 'clock:inst1\|clk_ll_pwm'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst1|clk_ll_pwm } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.350 ns) + CELL(0.918 ns) 9.463 ns two_led:inst\|scan_o_tmp\[1\] 3 REG LC_X6_Y10_N3 2 " "Info: 3: + IC(4.350 ns) + CELL(0.918 ns) = 9.463 ns; Loc. = LC_X6_Y10_N3; Fanout = 2; REG Node = 'two_led:inst\|scan_o_tmp\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { clock:inst1|clk_ll_pwm two_led:inst|scan_o_tmp[1] } "NODE_NAME" } } { "two_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.67 % ) " "Info: Total cell delay = 3.375 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.088 ns ( 64.33 % ) " "Info: Total interconnect delay = 6.088 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.463 ns" { clk_in clock:inst1|clk_ll_pwm two_led:inst|scan_o_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.463 ns" { clk_in {} clk_in~combout {} clock:inst1|clk_ll_pwm {} two_led:inst|scan_o_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 4.350ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "two_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.576 ns + Longest register pin " "Info: + Longest register to pin delay is 9.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns two_led:inst\|scan_o_tmp\[1\] 1 REG LC_X6_Y10_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y10_N3; Fanout = 2; REG Node = 'two_led:inst\|scan_o_tmp\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { two_led:inst|scan_o_tmp[1] } "NODE_NAME" } } { "two_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.740 ns) 2.790 ns two_led:inst\|Mux6~0 2 COMB LC_X5_Y9_N5 1 " "Info: 2: + IC(2.050 ns) + CELL(0.740 ns) = 2.790 ns; Loc. = LC_X5_Y9_N5; Fanout = 1; COMB Node = 'two_led:inst\|Mux6~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { two_led:inst|scan_o_tmp[1] two_led:inst|Mux6~0 } "NODE_NAME" } } { "two_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.200 ns) 4.833 ns two_led:inst\|Mux6~1 3 COMB LC_X7_Y8_N2 1 " "Info: 3: + IC(1.843 ns) + CELL(0.200 ns) = 4.833 ns; Loc. = LC_X7_Y8_N2; Fanout = 1; COMB Node = 'two_led:inst\|Mux6~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { two_led:inst|Mux6~0 two_led:inst|Mux6~1 } "NODE_NAME" } } { "two_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.421 ns) + CELL(2.322 ns) 9.576 ns scan\[1\] 4 PIN PIN_50 0 " "Info: 4: + IC(2.421 ns) + CELL(2.322 ns) = 9.576 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 'scan\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.743 ns" { two_led:inst|Mux6~1 scan[1] } "NODE_NAME" } } { "two_led_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_bdf.bdf" { { 176 760 936 192 "scan\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 34.06 % ) " "Info: Total cell delay = 3.262 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.314 ns ( 65.94 % ) " "Info: Total interconnect delay = 6.314 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { two_led:inst|scan_o_tmp[1] two_led:inst|Mux6~0 two_led:inst|Mux6~1 scan[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { two_led:inst|scan_o_tmp[1] {} two_led:inst|Mux6~0 {} two_led:inst|Mux6~1 {} scan[1] {} } { 0.000ns 2.050ns 1.843ns 2.421ns } { 0.000ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.463 ns" { clk_in clock:inst1|clk_ll_pwm two_led:inst|scan_o_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.463 ns" { clk_in {} clk_in~combout {} clock:inst1|clk_ll_pwm {} two_led:inst|scan_o_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 4.350ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.576 ns" { two_led:inst|scan_o_tmp[1] two_led:inst|Mux6~0 two_led:inst|Mux6~1 scan[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.576 ns" { two_led:inst|scan_o_tmp[1] {} two_led:inst|Mux6~0 {} two_led:inst|Mux6~1 {} scan[1] {} } { 0.000ns 2.050ns 1.843ns 2.421ns } { 0.000ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[1\] scan\[1\] 11.607 ns Longest " "Info: Longest tpd from source pin \"sw\[1\]\" to destination pin \"scan\[1\]\" is 11.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw\[1\] 1 PIN PIN_124 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 8; PIN Node = 'sw\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "two_led_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_bdf.bdf" { { 216 352 520 232 "sw\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.775 ns) + CELL(0.914 ns) 4.821 ns two_led:inst\|Mux6~0 2 COMB LC_X5_Y9_N5 1 " "Info: 2: + IC(2.775 ns) + CELL(0.914 ns) = 4.821 ns; Loc. = LC_X5_Y9_N5; Fanout = 1; COMB Node = 'two_led:inst\|Mux6~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { sw[1] two_led:inst|Mux6~0 } "NODE_NAME" } } { "two_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.200 ns) 6.864 ns two_led:inst\|Mux6~1 3 COMB LC_X7_Y8_N2 1 " "Info: 3: + IC(1.843 ns) + CELL(0.200 ns) = 6.864 ns; Loc. = LC_X7_Y8_N2; Fanout = 1; COMB Node = 'two_led:inst\|Mux6~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { two_led:inst|Mux6~0 two_led:inst|Mux6~1 } "NODE_NAME" } } { "two_led.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.421 ns) + CELL(2.322 ns) 11.607 ns scan\[1\] 4 PIN PIN_50 0 " "Info: 4: + IC(2.421 ns) + CELL(2.322 ns) = 11.607 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 'scan\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.743 ns" { two_led:inst|Mux6~1 scan[1] } "NODE_NAME" } } { "two_led_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_bdf.bdf" { { 176 760 936 192 "scan\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.568 ns ( 39.36 % ) " "Info: Total cell delay = 4.568 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.039 ns ( 60.64 % ) " "Info: Total interconnect delay = 7.039 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.607 ns" { sw[1] two_led:inst|Mux6~0 two_led:inst|Mux6~1 scan[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.607 ns" { sw[1] {} sw[1]~combout {} two_led:inst|Mux6~0 {} two_led:inst|Mux6~1 {} scan[1] {} } { 0.000ns 0.000ns 2.775ns 1.843ns 2.421ns } { 0.000ns 1.132ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 16:07:31 2012 " "Info: Processing ended: Tue Oct 16 16:07:31 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
