;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 28-Oct-15 01:17:50 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x0FF10000  	4081
0x0008	0x0F6D0000  	3949
0x000C	0x0F6D0000  	3949
0x0010	0x0F6D0000  	3949
0x0014	0x0F6D0000  	3949
0x0018	0x0F6D0000  	3949
0x001C	0x0F6D0000  	3949
0x0020	0x0F6D0000  	3949
0x0024	0x0F6D0000  	3949
0x0028	0x0F6D0000  	3949
0x002C	0x0F6D0000  	3949
0x0030	0x0F6D0000  	3949
0x0034	0x0F6D0000  	3949
0x0038	0x0F6D0000  	3949
0x003C	0x0F6D0000  	3949
0x0040	0x0F6D0000  	3949
0x0044	0x0F6D0000  	3949
0x0048	0x0F6D0000  	3949
0x004C	0x0F6D0000  	3949
0x0050	0x0F6D0000  	3949
0x0054	0x0F6D0000  	3949
0x0058	0x0F6D0000  	3949
0x005C	0x0F6D0000  	3949
0x0060	0x0F6D0000  	3949
0x0064	0x0F6D0000  	3949
0x0068	0x0F6D0000  	3949
0x006C	0x0F6D0000  	3949
0x0070	0x0F6D0000  	3949
0x0074	0x0F6D0000  	3949
0x0078	0x0F6D0000  	3949
0x007C	0x0F6D0000  	3949
0x0080	0x0F6D0000  	3949
0x0084	0x0F6D0000  	3949
0x0088	0x0F6D0000  	3949
0x008C	0x0F6D0000  	3949
0x0090	0x0F6D0000  	3949
0x0094	0x0F6D0000  	3949
0x0098	0x0F6D0000  	3949
0x009C	0x0F6D0000  	3949
0x00A0	0x0F6D0000  	3949
0x00A4	0x0F6D0000  	3949
0x00A8	0x0F6D0000  	3949
0x00AC	0x0F6D0000  	3949
0x00B0	0x0F750000  	3957
0x00B4	0x0F6D0000  	3949
0x00B8	0x0F6D0000  	3949
0x00BC	0x0F6D0000  	3949
0x00C0	0x0F6D0000  	3949
0x00C4	0x0F6D0000  	3949
0x00C8	0x0F6D0000  	3949
0x00CC	0x0F6D0000  	3949
0x00D0	0x0F6D0000  	3949
0x00D4	0x0F6D0000  	3949
0x00D8	0x0F6D0000  	3949
0x00DC	0x0F6D0000  	3949
0x00E0	0x0F6D0000  	3949
0x00E4	0x0F6D0000  	3949
0x00E8	0x0F6D0000  	3949
0x00EC	0x0F6D0000  	3949
0x00F0	0x0F6D0000  	3949
0x00F4	0x0F6D0000  	3949
0x00F8	0x0F6D0000  	3949
0x00FC	0x0F6D0000  	3949
0x0100	0x0F6D0000  	3949
0x0104	0x0F6D0000  	3949
0x0108	0x0F6D0000  	3949
0x010C	0x0F6D0000  	3949
0x0110	0x0F6D0000  	3949
0x0114	0x0F6D0000  	3949
0x0118	0x0F6D0000  	3949
0x011C	0x0F6D0000  	3949
0x0120	0x0F6D0000  	3949
0x0124	0x0F6D0000  	3949
0x0128	0x0F6D0000  	3949
0x012C	0x0F6D0000  	3949
; end of ____SysVT
_main:
;Ex_6.c, 50 :: 		void main()
0x0FF0	0xB08B    SUB	SP, SP, #44
0x0FF2	0xF000F84B  BL	4236
0x0FF6	0xF000F91F  BL	4664
0x0FFA	0xF7FFFFED  BL	4056
0x0FFE	0xF000F8DB  BL	4536
;Ex_6.c, 54 :: 		setup();
0x1002	0xF7FFFF25  BL	_setup+0
;Ex_6.c, 56 :: 		while(1)
L_main2:
;Ex_6.c, 58 :: 		f = (float)pulse_ticks;
0x1006	0x481D    LDR	R0, [PC, #116]
0x1008	0x6800    LDR	R0, [R0, #0]
0x100A	0xF7FFFF47  BL	__UnsignedIntegralToFloat+0
0x100E	0x900A    STR	R0, [SP, #40]
0x1010	0x481B    LDR	R0, [PC, #108]
0x1012	0x9009    STR	R0, [SP, #36]
0x1014	0x9100    STR	R1, [SP, #0]
0x1016	0x990A    LDR	R1, [SP, #40]
0x1018	0x6001    STR	R1, [R0, #0]
0x101A	0x9900    LDR	R1, [SP, #0]
;Ex_6.c, 59 :: 		f = (1000000 / f);
0x101C	0x4819    LDR	R0, [PC, #100]
0x101E	0x9100    STR	R1, [SP, #0]
0x1020	0x990A    LDR	R1, [SP, #40]
0x1022	0x460A    MOV	R2, R1
0x1024	0xF7FFFF50  BL	__Div_FP+0
0x1028	0x9900    LDR	R1, [SP, #0]
0x102A	0x9909    LDR	R1, [SP, #36]
0x102C	0x6008    STR	R0, [R1, #0]
;Ex_6.c, 60 :: 		lcd_out(2, 1, "               ");
0x102E	0xF10D0B13  ADD	R11, SP, #19
0x1032	0xF10B0A10  ADD	R10, R11, #16
0x1036	0xF8DFC050  LDR	R12, [PC, #80]
0x103A	0xF7FFFDDD  BL	___CC2DW+0
0x103E	0xF10D0013  ADD	R0, SP, #19
0x1042	0x4602    MOV	R2, R0
0x1044	0x2101    MOVS	R1, #1
0x1046	0x2002    MOVS	R0, #2
0x1048	0xF7FFFB26  BL	_Lcd_Out+0
;Ex_6.c, 61 :: 		FloatToStr(f, txt);
0x104C	0xA901    ADD	R1, SP, #4
0x104E	0x480C    LDR	R0, [PC, #48]
0x1050	0x6800    LDR	R0, [R0, #0]
0x1052	0xF7FFFE03  BL	_FloatToStr+0
;Ex_6.c, 62 :: 		lcd_out(2, 1, txt);
0x1056	0xA801    ADD	R0, SP, #4
0x1058	0x4602    MOV	R2, R0
0x105A	0x2101    MOVS	R1, #1
0x105C	0x2002    MOVS	R0, #2
0x105E	0xF7FFFB1B  BL	_Lcd_Out+0
;Ex_6.c, 63 :: 		delay_ms(600);
0x1062	0xF64D47FF  MOVW	R7, #56575
0x1066	0xF2C0076D  MOVT	R7, #109
L_main4:
0x106A	0x1E7F    SUBS	R7, R7, #1
0x106C	0xD1FD    BNE	L_main4
0x106E	0xBF00    NOP
0x1070	0xBF00    NOP
0x1072	0xBF00    NOP
0x1074	0xBF00    NOP
0x1076	0xBF00    NOP
;Ex_6.c, 64 :: 		};
0x1078	0xE7C5    B	L_main2
;Ex_6.c, 65 :: 		}
L_end_main:
L__main_end_loop:
0x107A	0xE7FE    B	L__main_end_loop
0x107C	0x00042000  	_pulse_ticks+0
0x1080	0x00002000  	_f+0
0x1084	0x24004974  	#1232348160
0x1088	0x11980000  	?ICS?lstr1_Ex_6+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0BF8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0BFA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0BFE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0C02	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x0C06	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0C08	0xB001    ADD	SP, SP, #4
0x0C0A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0BBC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x0BBE	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x0BC2	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0BC6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0BCA	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x0BCC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0BD0	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0BD2	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0BD4	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x0BD6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x0BDA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x0BDE	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0BE0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0BE4	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x0BE6	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x0BE8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x0BEC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0BF0	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x0BF2	0xB001    ADD	SP, SP, #4
0x0BF4	0x4770    BX	LR
; end of ___FillZeros
_setup:
;Ex_6.c, 68 :: 		void setup()
0x0E50	0xB085    SUB	SP, SP, #20
0x0E52	0xF8CDE000  STR	LR, [SP, #0]
;Ex_6.c, 70 :: 		setup_IO();
0x0E56	0xF7FFFCC5  BL	_setup_IO+0
;Ex_6.c, 72 :: 		setup_TIM2();
0x0E5A	0xF7FFFC57  BL	_setup_TIM2+0
;Ex_6.c, 73 :: 		setup_TIM3();
0x0E5E	0xF7FFFE73  BL	_setup_TIM3+0
;Ex_6.c, 75 :: 		Lcd_Init();
0x0E62	0xF7FFFD4B  BL	_Lcd_Init+0
;Ex_6.c, 76 :: 		Lcd_Cmd(_LCD_CLEAR);
0x0E66	0x2001    MOVS	R0, #1
0x0E68	0xF7FFFBB0  BL	_Lcd_Cmd+0
;Ex_6.c, 77 :: 		Lcd_Cmd(_LCD_CURSOR_OFF);
0x0E6C	0x200C    MOVS	R0, #12
0x0E6E	0xF7FFFBAD  BL	_Lcd_Cmd+0
;Ex_6.c, 78 :: 		Lcd_Out(1, 1, "Frequency/Hz:");
0x0E72	0xF10D0B04  ADD	R11, SP, #4
0x0E76	0xF10B0A0E  ADD	R10, R11, #14
0x0E7A	0xF8DFC01C  LDR	R12, [PC, #28]
0x0E7E	0xF7FFFEBB  BL	___CC2DW+0
0x0E82	0xA801    ADD	R0, SP, #4
0x0E84	0x4602    MOV	R2, R0
0x0E86	0x2101    MOVS	R1, #1
0x0E88	0x2001    MOVS	R0, #1
0x0E8A	0xF7FFFC05  BL	_Lcd_Out+0
;Ex_6.c, 79 :: 		}
L_end_setup:
0x0E8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0E92	0xB005    ADD	SP, SP, #20
0x0E94	0x4770    BX	LR
0x0E96	0xBF00    NOP
0x0E98	0x11A80000  	?ICS?lstr2_Ex_6+0
; end of _setup
_setup_IO:
;Ex_6.c, 82 :: 		void setup_IO()
;Ex_6.c, 84 :: 		AFIO_enable(true);
0x07E4	0x2201    MOVS	R2, #1
0x07E6	0x483E    LDR	R0, [PC, #248]
0x07E8	0x6002    STR	R2, [R0, #0]
;Ex_6.c, 85 :: 		AFIO_remap(TIM2_not_remapped);
0x07EA	0x483E    LDR	R0, [PC, #248]
0x07EC	0x6801    LDR	R1, [R0, #0]
0x07EE	0x483D    LDR	R0, [PC, #244]
0x07F0	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 86 :: 		AFIO_remap(TIM3_not_remapped);
0x07F2	0x483C    LDR	R0, [PC, #240]
0x07F4	0x6801    LDR	R1, [R0, #0]
0x07F6	0x483B    LDR	R0, [PC, #236]
0x07F8	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 88 :: 		enable_GPIOA(true);
0x07FA	0x483B    LDR	R0, [PC, #236]
0x07FC	0x6002    STR	R2, [R0, #0]
;Ex_6.c, 89 :: 		setup_GPIOA(0, digital_input);
0x07FE	0x483B    LDR	R0, [PC, #236]
0x0800	0x6801    LDR	R1, [R0, #0]
0x0802	0xF06F000F  MVN	R0, #15
0x0806	0x4001    ANDS	R1, R0
0x0808	0x4838    LDR	R0, [PC, #224]
0x080A	0x6001    STR	R1, [R0, #0]
0x080C	0x4837    LDR	R0, [PC, #220]
0x080E	0x6800    LDR	R0, [R0, #0]
0x0810	0xF0400108  ORR	R1, R0, #8
0x0814	0x4835    LDR	R0, [PC, #212]
0x0816	0x6001    STR	R1, [R0, #0]
L_setup_IO15:
;Ex_6.c, 90 :: 		enable_pull_down_GPIOA(0);
0x0818	0x4835    LDR	R0, [PC, #212]
0x081A	0x6800    LDR	R0, [R0, #0]
0x081C	0xF00001FE  AND	R1, R0, #254
0x0820	0x4833    LDR	R0, [PC, #204]
0x0822	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 91 :: 		setup_GPIOA(6, (AFIO_PP_output | output_mode_high_speed));
0x0824	0x4831    LDR	R0, [PC, #196]
0x0826	0x6801    LDR	R1, [R0, #0]
0x0828	0xF06F6070  MVN	R0, #251658240
0x082C	0x4001    ANDS	R1, R0
0x082E	0x482F    LDR	R0, [PC, #188]
0x0830	0x6001    STR	R1, [R0, #0]
0x0832	0x482E    LDR	R0, [PC, #184]
0x0834	0x6800    LDR	R0, [R0, #0]
0x0836	0xF0406130  ORR	R1, R0, #184549376
0x083A	0x482C    LDR	R0, [PC, #176]
0x083C	0x6001    STR	R1, [R0, #0]
L_setup_IO28:
;Ex_6.c, 93 :: 		enable_GPIOD(true);
0x083E	0x2101    MOVS	R1, #1
0x0840	0x482C    LDR	R0, [PC, #176]
0x0842	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 94 :: 		setup_GPIOD(8, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO35:
0x0844	0x482C    LDR	R0, [PC, #176]
0x0846	0x6801    LDR	R1, [R0, #0]
0x0848	0xF06F000F  MVN	R0, #15
0x084C	0x4001    ANDS	R1, R0
0x084E	0x482A    LDR	R0, [PC, #168]
0x0850	0x6001    STR	R1, [R0, #0]
0x0852	0x4829    LDR	R0, [PC, #164]
0x0854	0x6800    LDR	R0, [R0, #0]
0x0856	0xF0400102  ORR	R1, R0, #2
0x085A	0x4827    LDR	R0, [PC, #156]
0x085C	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 95 :: 		setup_GPIOD(9, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO46:
0x085E	0x4826    LDR	R0, [PC, #152]
0x0860	0x6800    LDR	R0, [R0, #0]
0x0862	0xF000010F  AND	R1, R0, #15
0x0866	0x4824    LDR	R0, [PC, #144]
0x0868	0x6001    STR	R1, [R0, #0]
0x086A	0x4823    LDR	R0, [PC, #140]
0x086C	0x6800    LDR	R0, [R0, #0]
0x086E	0xF0400120  ORR	R1, R0, #32
0x0872	0x4821    LDR	R0, [PC, #132]
0x0874	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 96 :: 		setup_GPIOD(10, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO57:
0x0876	0x4820    LDR	R0, [PC, #128]
0x0878	0x6801    LDR	R1, [R0, #0]
0x087A	0xF46F6070  MVN	R0, #3840
0x087E	0x4001    ANDS	R1, R0
0x0880	0x481D    LDR	R0, [PC, #116]
0x0882	0x6001    STR	R1, [R0, #0]
0x0884	0x481C    LDR	R0, [PC, #112]
0x0886	0x6800    LDR	R0, [R0, #0]
0x0888	0xF4407100  ORR	R1, R0, #512
0x088C	0x481A    LDR	R0, [PC, #104]
0x088E	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 97 :: 		setup_GPIOD(11, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO68:
0x0890	0x4819    LDR	R0, [PC, #100]
0x0892	0x6801    LDR	R1, [R0, #0]
0x0894	0xF64070FF  MOVW	R0, #4095
0x0898	0x4001    ANDS	R1, R0
0x089A	0x4817    LDR	R0, [PC, #92]
0x089C	0x6001    STR	R1, [R0, #0]
0x089E	0x4816    LDR	R0, [PC, #88]
0x08A0	0x6800    LDR	R0, [R0, #0]
0x08A2	0xF4405100  ORR	R1, R0, #8192
0x08A6	0x4814    LDR	R0, [PC, #80]
0x08A8	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 98 :: 		setup_GPIOD(12, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO79:
0x08AA	0x4813    LDR	R0, [PC, #76]
0x08AC	0x6801    LDR	R1, [R0, #0]
0x08AE	0xF46F2070  MVN	R0, #983040
0x08B2	0x4001    ANDS	R1, R0
0x08B4	0x4810    LDR	R0, [PC, #64]
0x08B6	0x6001    STR	R1, [R0, #0]
0x08B8	0x480F    LDR	R0, [PC, #60]
0x08BA	0x6800    LDR	R0, [R0, #0]
0x08BC	0xF4403100  ORR	R1, R0, #131072
0x08C0	0x480D    LDR	R0, [PC, #52]
0x08C2	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 99 :: 		setup_GPIOD(13, (GPIO_PP_output | output_mode_low_speed));
L_setup_IO90:
0x08C4	0x480C    LDR	R0, [PC, #48]
0x08C6	0x6801    LDR	R1, [R0, #0]
0x08C8	0xF46F0070  MVN	R0, #15728640
0x08CC	0x4001    ANDS	R1, R0
0x08CE	0x480A    LDR	R0, [PC, #40]
0x08D0	0x6001    STR	R1, [R0, #0]
0x08D2	0x4809    LDR	R0, [PC, #36]
0x08D4	0x6800    LDR	R0, [R0, #0]
0x08D6	0xF4401100  ORR	R1, R0, #2097152
0x08DA	0x4807    LDR	R0, [PC, #28]
0x08DC	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 100 :: 		}
L_end_setup_IO:
0x08DE	0x4770    BX	LR
0x08E0	0x03004242  	RCC_APB2ENRbits+0
0x08E4	0x00044001  	AFIO_MAPR+0
0x08E8	0x03084242  	RCC_APB2ENRbits+0
0x08EC	0x08004001  	GPIOA_CRL+0
0x08F0	0x080C4001  	GPIOA_ODR+0
0x08F4	0x03144242  	RCC_APB2ENRbits+0
0x08F8	0x14044001  	GPIOD_CRH+0
; end of _setup_IO
_setup_TIM2:
;Ex_6.c, 103 :: 		void setup_TIM2()
0x070C	0xB081    SUB	SP, SP, #4
0x070E	0xF8CDE000  STR	LR, [SP, #0]
;Ex_6.c, 105 :: 		enable_TIM2(true);
0x0712	0x2301    MOVS	R3, #1
0x0714	0x4827    LDR	R0, [PC, #156]
0x0716	0x6003    STR	R3, [R0, #0]
;Ex_6.c, 106 :: 		enable_TIM2_counter(false);
0x0718	0x2200    MOVS	R2, #0
0x071A	0x4827    LDR	R0, [PC, #156]
0x071C	0x6002    STR	R2, [R0, #0]
;Ex_6.c, 107 :: 		TIM2_ARR = 0xFFFF;
0x071E	0xF64F71FF  MOVW	R1, #65535
0x0722	0x4826    LDR	R0, [PC, #152]
0x0724	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 108 :: 		TIM2_PSC = 71;
0x0726	0x2147    MOVS	R1, #71
0x0728	0x4825    LDR	R0, [PC, #148]
0x072A	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 109 :: 		set_TIM2_counting_direction(up_counting);
0x072C	0x4825    LDR	R0, [PC, #148]
0x072E	0x6002    STR	R2, [R0, #0]
;Ex_6.c, 110 :: 		set_TIM2_clock_division(clock_division_tCK_INT);
0x0730	0x4825    LDR	R0, [PC, #148]
0x0732	0x6801    LDR	R1, [R0, #0]
0x0734	0xF46F7040  MVN	R0, #768
0x0738	0x4001    ANDS	R1, R0
0x073A	0x4823    LDR	R0, [PC, #140]
0x073C	0x6001    STR	R1, [R0, #0]
0x073E	0x4822    LDR	R0, [PC, #136]
0x0740	0x6801    LDR	R1, [R0, #0]
0x0742	0x4821    LDR	R0, [PC, #132]
0x0744	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 111 :: 		set_TIM2_CC1_selection(CC1_input_IC1_on_TI1);
0x0746	0x4821    LDR	R0, [PC, #132]
0x0748	0x6801    LDR	R1, [R0, #0]
0x074A	0xF06F0003  MVN	R0, #3
0x074E	0x4001    ANDS	R1, R0
0x0750	0x481E    LDR	R0, [PC, #120]
0x0752	0x6001    STR	R1, [R0, #0]
0x0754	0x481D    LDR	R0, [PC, #116]
0x0756	0x6800    LDR	R0, [R0, #0]
0x0758	0xF0400101  ORR	R1, R0, #1
0x075C	0x481B    LDR	R0, [PC, #108]
0x075E	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 112 :: 		set_TIM2_CC1_state_and_polarity(enable, rising_edge);
0x0760	0x481B    LDR	R0, [PC, #108]
0x0762	0x6003    STR	R3, [R0, #0]
0x0764	0x481B    LDR	R0, [PC, #108]
0x0766	0x6002    STR	R2, [R0, #0]
;Ex_6.c, 113 :: 		set_TIM2_IC1_input_prescalar(0);
0x0768	0x481B    LDR	R0, [PC, #108]
0x076A	0x6801    LDR	R1, [R0, #0]
0x076C	0xF06F000C  MVN	R0, #12
0x0770	0x4001    ANDS	R1, R0
0x0772	0x4819    LDR	R0, [PC, #100]
0x0774	0x6001    STR	R1, [R0, #0]
0x0776	0x4818    LDR	R0, [PC, #96]
0x0778	0x6801    LDR	R1, [R0, #0]
0x077A	0x4817    LDR	R0, [PC, #92]
0x077C	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 114 :: 		set_TIM2_IC1_filter(0);
0x077E	0x4816    LDR	R0, [PC, #88]
0x0780	0x6800    LDR	R0, [R0, #0]
0x0782	0xF000010F  AND	R1, R0, #15
0x0786	0x4814    LDR	R0, [PC, #80]
0x0788	0x6001    STR	R1, [R0, #0]
0x078A	0x4813    LDR	R0, [PC, #76]
0x078C	0x6801    LDR	R1, [R0, #0]
0x078E	0x4812    LDR	R0, [PC, #72]
0x0790	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 115 :: 		enable_TIM2_CC1_interrupt(true);
0x0792	0x4812    LDR	R0, [PC, #72]
0x0794	0x6003    STR	R3, [R0, #0]
;Ex_6.c, 116 :: 		enable_TIM2_update_interrupt(true);
0x0796	0x4812    LDR	R0, [PC, #72]
0x0798	0x6003    STR	R3, [R0, #0]
;Ex_6.c, 117 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x079A	0xF240002C  MOVW	R0, #44
0x079E	0xF7FFFD15  BL	_NVIC_IntEnable+0
;Ex_6.c, 118 :: 		EnableInterrupts();
0x07A2	0xF7FFFD0B  BL	_EnableInterrupts+0
;Ex_6.c, 119 :: 		enable_TIM2_counter(true);
0x07A6	0x2101    MOVS	R1, #1
0x07A8	0x4803    LDR	R0, [PC, #12]
0x07AA	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 120 :: 		}
L_end_setup_TIM2:
0x07AC	0xF8DDE000  LDR	LR, [SP, #0]
0x07B0	0xB001    ADD	SP, SP, #4
0x07B2	0x4770    BX	LR
0x07B4	0x03804242  	RCC_APB1ENRbits+0
0x07B8	0x00004200  	TIM2_CR1bits+0
0x07BC	0x002C4000  	TIM2_ARR+0
0x07C0	0x00284000  	TIM2_PSC+0
0x07C4	0x00104200  	TIM2_CR1bits+0
0x07C8	0x00004000  	TIM2_CR1+0
0x07CC	0x00184000  	TIM2_CCMR1_Output+0
0x07D0	0x04004200  	TIM2_CCERbits+0
0x07D4	0x04044200  	TIM2_CCERbits+0
0x07D8	0x00184000  	TIM2_CCMR1_Input+0
0x07DC	0x01844200  	TIM2_DIERbits+0
0x07E0	0x01804200  	TIM2_DIERbits+0
; end of _setup_TIM2
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 155 :: 		
; ivt start address is: 0 (R0)
0x01CC	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 167 :: 		
0x01CE	0x2804    CMP	R0, #4
0x01D0	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 172 :: 		
0x01D2	0x4919    LDR	R1, [PC, #100]
0x01D4	0x6809    LDR	R1, [R1, #0]
0x01D6	0xF4413280  ORR	R2, R1, #65536
0x01DA	0x4917    LDR	R1, [PC, #92]
0x01DC	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 173 :: 		
0x01DE	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_101_102_103.c, 174 :: 		
; ivt start address is: 0 (R0)
0x01E0	0x2805    CMP	R0, #5
0x01E2	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 179 :: 		
0x01E4	0x4914    LDR	R1, [PC, #80]
0x01E6	0x6809    LDR	R1, [R1, #0]
0x01E8	0xF4413200  ORR	R2, R1, #131072
0x01EC	0x4912    LDR	R1, [PC, #72]
0x01EE	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 180 :: 		
0x01F0	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_101_102_103.c, 181 :: 		
; ivt start address is: 0 (R0)
0x01F2	0x2806    CMP	R0, #6
0x01F4	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 186 :: 		
0x01F6	0x4910    LDR	R1, [PC, #64]
0x01F8	0x6809    LDR	R1, [R1, #0]
0x01FA	0xF4412280  ORR	R2, R1, #262144
0x01FE	0x490E    LDR	R1, [PC, #56]
0x0200	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 187 :: 		
0x0202	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 188 :: 		
; ivt start address is: 0 (R0)
0x0204	0x280F    CMP	R0, #15
0x0206	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 193 :: 		
0x0208	0x490C    LDR	R1, [PC, #48]
0x020A	0x6809    LDR	R1, [R1, #0]
0x020C	0xF0410202  ORR	R2, R1, #2
0x0210	0x490A    LDR	R1, [PC, #40]
0x0212	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 194 :: 		
0x0214	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 195 :: 		
; ivt start address is: 0 (R0)
0x0216	0x2810    CMP	R0, #16
0x0218	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_101_102_103.c, 200 :: 		
0x021A	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x021E	0x0961    LSRS	R1, R4, #5
0x0220	0x008A    LSLS	R2, R1, #2
0x0222	0x4907    LDR	R1, [PC, #28]
0x0224	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 201 :: 		
0x0226	0xF004021F  AND	R2, R4, #31
0x022A	0xF04F0101  MOV	R1, #1
0x022E	0x4091    LSLS	R1, R2
0x0230	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 202 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_101_102_103.c, 203 :: 		
L_end_NVIC_IntEnable:
0x0232	0xB001    ADD	SP, SP, #4
0x0234	0x4770    BX	LR
0x0236	0xBF00    NOP
0x0238	0xED24E000  	NVIC_SHCSR+0
0x023C	0xE010E000  	NVIC_SYSTICKCSR+0
0x0240	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_101_102_103.c, 106 :: 		
0x01BC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 109 :: 		
0x01BE	0xF3EF8C10  MRS	R12, #16
0x01C2	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_101_102_103.c, 110 :: 		
0x01C4	0xB662    CPSIE	i
;__Lib_System_101_102_103.c, 112 :: 		
; result end address is: 0 (R0)
;__Lib_System_101_102_103.c, 113 :: 		
L_end_EnableInterrupts:
0x01C6	0xB001    ADD	SP, SP, #4
0x01C8	0x4770    BX	LR
; end of _EnableInterrupts
_setup_TIM3:
;Ex_6.c, 123 :: 		void setup_TIM3()
;Ex_6.c, 125 :: 		enable_TIM3(true);
0x0B48	0x2201    MOVS	R2, #1
0x0B4A	0x4813    LDR	R0, [PC, #76]
0x0B4C	0x6002    STR	R2, [R0, #0]
;Ex_6.c, 126 :: 		enable_TIM3_counter(false);
0x0B4E	0x2100    MOVS	R1, #0
0x0B50	0x4812    LDR	R0, [PC, #72]
0x0B52	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 127 :: 		set_TIM3_counting_direction(up_counting);
0x0B54	0x4812    LDR	R0, [PC, #72]
0x0B56	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 128 :: 		TIM3_ARR = 799;
0x0B58	0xF240311F  MOVW	R1, #799
0x0B5C	0x4811    LDR	R0, [PC, #68]
0x0B5E	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 129 :: 		TIM3_PSC = 0;
0x0B60	0x2100    MOVS	R1, #0
0x0B62	0x4811    LDR	R0, [PC, #68]
0x0B64	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 130 :: 		set_TIM3_OC1_compare_mode(PWM_mode_1);
0x0B66	0x4811    LDR	R0, [PC, #68]
0x0B68	0x6801    LDR	R1, [R0, #0]
0x0B6A	0xF06F0070  MVN	R0, #112
0x0B6E	0x4001    ANDS	R1, R0
0x0B70	0x480E    LDR	R0, [PC, #56]
0x0B72	0x6001    STR	R1, [R0, #0]
0x0B74	0x480D    LDR	R0, [PC, #52]
0x0B76	0x6800    LDR	R0, [R0, #0]
0x0B78	0xF0400160  ORR	R1, R0, #96
0x0B7C	0x480B    LDR	R0, [PC, #44]
0x0B7E	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 131 :: 		set_TIM3_CC1_state_and_polarity(enable, active_low);
0x0B80	0x480B    LDR	R0, [PC, #44]
0x0B82	0x6002    STR	R2, [R0, #0]
0x0B84	0x480B    LDR	R0, [PC, #44]
0x0B86	0x6002    STR	R2, [R0, #0]
;Ex_6.c, 132 :: 		enable_TIM3_counter(true);
0x0B88	0x4804    LDR	R0, [PC, #16]
0x0B8A	0x6002    STR	R2, [R0, #0]
;Ex_6.c, 133 :: 		TIM3_CCR1 = 400;
0x0B8C	0xF2401190  MOVW	R1, #400
0x0B90	0x4809    LDR	R0, [PC, #36]
0x0B92	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 134 :: 		}
L_end_setup_TIM3:
0x0B94	0x4770    BX	LR
0x0B96	0xBF00    NOP
0x0B98	0x03844242  	RCC_APB1ENRbits+0
0x0B9C	0x80004200  	TIM3_CR1bits+0
0x0BA0	0x80104200  	TIM3_CR1bits+0
0x0BA4	0x042C4000  	TIM3_ARR+0
0x0BA8	0x04284000  	TIM3_PSC+0
0x0BAC	0x04184000  	TIM3_CCMR1_Output+0
0x0BB0	0x84004200  	TIM3_CCERbits+0
0x0BB4	0x84044200  	TIM3_CCERbits+0
0x0BB8	0x04344000  	TIM3_CCR1+0
; end of _setup_TIM3
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x08FC	0xB086    SUB	SP, SP, #24
0x08FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x0902	0xF241400C  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x0906	0xF2C40001  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x090A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x090E	0xEA4F2141  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x0912	0x4A85    LDR	R2, [PC, #532]
0x0914	0xB289    UXTH	R1, R1
0x0916	0xF7FFFCAF  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x091A	0xF241400C  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x091E	0xF2C40001  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x0922	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x0926	0xEA4F2101  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x092A	0x4A7F    LDR	R2, [PC, #508]
0x092C	0xB289    UXTH	R1, R1
0x092E	0xF7FFFCA3  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x0932	0xF241400C  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x0936	0xF2C40001  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x093A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x093E	0xEA4F2181  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x0942	0x4A79    LDR	R2, [PC, #484]
0x0944	0xB289    UXTH	R1, R1
0x0946	0xF7FFFC97  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x094A	0xF241400C  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x094E	0xF2C40001  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x0952	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x0956	0xEA4F21C1  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x095A	0x4A73    LDR	R2, [PC, #460]
0x095C	0xB289    UXTH	R1, R1
0x095E	0xF7FFFC8B  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x0962	0xF241400C  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x0966	0xF2C40001  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x096A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x096E	0xEA4F3101  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x0972	0x4A6D    LDR	R2, [PC, #436]
0x0974	0xB289    UXTH	R1, R1
0x0976	0xF7FFFC7F  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x097A	0xF241400C  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x097E	0xF2C40001  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x0982	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x0986	0xEA4F3141  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x098A	0x4A67    LDR	R2, [PC, #412]
0x098C	0xB289    UXTH	R1, R1
0x098E	0xF7FFFC73  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x0992	0x2100    MOVS	R1, #0
0x0994	0xB249    SXTB	R1, R1
0x0996	0x4865    LDR	R0, [PC, #404]
0x0998	0x9005    STR	R0, [SP, #20]
0x099A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x099C	0x4864    LDR	R0, [PC, #400]
0x099E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x09A0	0x4864    LDR	R0, [PC, #400]
0x09A2	0x9004    STR	R0, [SP, #16]
0x09A4	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x09A6	0x4864    LDR	R0, [PC, #400]
0x09A8	0x9003    STR	R0, [SP, #12]
0x09AA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x09AC	0x4863    LDR	R0, [PC, #396]
0x09AE	0x9002    STR	R0, [SP, #8]
0x09B0	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x09B2	0x4863    LDR	R0, [PC, #396]
0x09B4	0x9001    STR	R0, [SP, #4]
0x09B6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x09B8	0xF7FFFC52  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x09BC	0xF7FFFC50  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x09C0	0xF7FFFC4E  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x09C4	0x2101    MOVS	R1, #1
0x09C6	0xB249    SXTB	R1, R1
0x09C8	0x485C    LDR	R0, [PC, #368]
0x09CA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x09CC	0x9801    LDR	R0, [SP, #4]
0x09CE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x09D0	0x9805    LDR	R0, [SP, #20]
0x09D2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x09D4	0xF7FFFC38  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x09D8	0x2100    MOVS	R1, #0
0x09DA	0xB249    SXTB	R1, R1
0x09DC	0x4853    LDR	R0, [PC, #332]
0x09DE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x09E0	0xF7FFFC3E  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x09E4	0x2101    MOVS	R1, #1
0x09E6	0xB249    SXTB	R1, R1
0x09E8	0x4850    LDR	R0, [PC, #320]
0x09EA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x09EC	0xF7FFFC2C  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x09F0	0x2100    MOVS	R1, #0
0x09F2	0xB249    SXTB	R1, R1
0x09F4	0x484D    LDR	R0, [PC, #308]
0x09F6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x09F8	0xF7FFFC32  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x09FC	0x2101    MOVS	R1, #1
0x09FE	0xB249    SXTB	R1, R1
0x0A00	0x484A    LDR	R0, [PC, #296]
0x0A02	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x0A04	0xF7FFFC20  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x0A08	0x2100    MOVS	R1, #0
0x0A0A	0xB249    SXTB	R1, R1
0x0A0C	0x4847    LDR	R0, [PC, #284]
0x0A0E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x0A10	0xF7FFFC26  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x0A14	0x2100    MOVS	R1, #0
0x0A16	0xB249    SXTB	R1, R1
0x0A18	0x4849    LDR	R0, [PC, #292]
0x0A1A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x0A1C	0x2101    MOVS	R1, #1
0x0A1E	0xB249    SXTB	R1, R1
0x0A20	0x9805    LDR	R0, [SP, #20]
0x0A22	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x0A24	0xF7FFFC10  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x0A28	0x2100    MOVS	R1, #0
0x0A2A	0xB249    SXTB	R1, R1
0x0A2C	0x483F    LDR	R0, [PC, #252]
0x0A2E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x0A30	0xF7FFFC16  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x0A34	0x2101    MOVS	R1, #1
0x0A36	0xB249    SXTB	R1, R1
0x0A38	0x483C    LDR	R0, [PC, #240]
0x0A3A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x0A3C	0xF7FFFC04  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x0A40	0x2100    MOVS	R1, #0
0x0A42	0xB249    SXTB	R1, R1
0x0A44	0x4839    LDR	R0, [PC, #228]
0x0A46	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x0A48	0x9802    LDR	R0, [SP, #8]
0x0A4A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x0A4C	0x2101    MOVS	R1, #1
0x0A4E	0xB249    SXTB	R1, R1
0x0A50	0x9804    LDR	R0, [SP, #16]
0x0A52	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x0A54	0x9805    LDR	R0, [SP, #20]
0x0A56	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x0A58	0xF7FFFBF6  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x0A5C	0x2100    MOVS	R1, #0
0x0A5E	0xB249    SXTB	R1, R1
0x0A60	0x4832    LDR	R0, [PC, #200]
0x0A62	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x0A64	0xF7FFFBFC  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x0A68	0x2100    MOVS	R1, #0
0x0A6A	0xB249    SXTB	R1, R1
0x0A6C	0x4831    LDR	R0, [PC, #196]
0x0A6E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x0A70	0x2101    MOVS	R1, #1
0x0A72	0xB249    SXTB	R1, R1
0x0A74	0x9801    LDR	R0, [SP, #4]
0x0A76	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x0A78	0x9805    LDR	R0, [SP, #20]
0x0A7A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x0A7C	0xF7FFFBE4  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x0A80	0x2100    MOVS	R1, #0
0x0A82	0xB249    SXTB	R1, R1
0x0A84	0x4829    LDR	R0, [PC, #164]
0x0A86	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x0A88	0x9801    LDR	R0, [SP, #4]
0x0A8A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x0A8C	0x2101    MOVS	R1, #1
0x0A8E	0xB249    SXTB	R1, R1
0x0A90	0x9805    LDR	R0, [SP, #20]
0x0A92	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x0A94	0xF7FFFBD8  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x0A98	0x2100    MOVS	R1, #0
0x0A9A	0xB249    SXTB	R1, R1
0x0A9C	0x4823    LDR	R0, [PC, #140]
0x0A9E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x0AA0	0xF7FFFBDE  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x0AA4	0x2101    MOVS	R1, #1
0x0AA6	0xB249    SXTB	R1, R1
0x0AA8	0x4820    LDR	R0, [PC, #128]
0x0AAA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x0AAC	0xF7FFFBCC  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x0AB0	0x2100    MOVS	R1, #0
0x0AB2	0xB249    SXTB	R1, R1
0x0AB4	0x481D    LDR	R0, [PC, #116]
0x0AB6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x0AB8	0x2101    MOVS	R1, #1
0x0ABA	0xB249    SXTB	R1, R1
0x0ABC	0x9801    LDR	R0, [SP, #4]
0x0ABE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x0AC0	0x9805    LDR	R0, [SP, #20]
0x0AC2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x0AC4	0xF7FFFBC0  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x0AC8	0x2100    MOVS	R1, #0
0x0ACA	0xB249    SXTB	R1, R1
0x0ACC	0x4817    LDR	R0, [PC, #92]
0x0ACE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x0AD0	0xF7FFFBC6  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x0AD4	0x2100    MOVS	R1, #0
0x0AD6	0xB249    SXTB	R1, R1
0x0AD8	0x4819    LDR	R0, [PC, #100]
0x0ADA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x0ADC	0x2101    MOVS	R1, #1
0x0ADE	0xB249    SXTB	R1, R1
0x0AE0	0x9805    LDR	R0, [SP, #20]
0x0AE2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x0AE4	0xF7FFFBB0  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x0AE8	0x2100    MOVS	R1, #0
0x0AEA	0xB249    SXTB	R1, R1
0x0AEC	0x480F    LDR	R0, [PC, #60]
0x0AEE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x0AF0	0x2101    MOVS	R1, #1
0x0AF2	0xB249    SXTB	R1, R1
0x0AF4	0x9804    LDR	R0, [SP, #16]
0x0AF6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x0AF8	0x9803    LDR	R0, [SP, #12]
0x0AFA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x0AFC	0x9802    LDR	R0, [SP, #8]
0x0AFE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x0B00	0x9801    LDR	R0, [SP, #4]
0x0B02	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x0B04	0x9805    LDR	R0, [SP, #20]
0x0B06	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x0B08	0xF7FFFB9E  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x0B0C	0x2100    MOVS	R1, #0
0x0B0E	0xB249    SXTB	R1, R1
0x0B10	0x4806    LDR	R0, [PC, #24]
0x0B12	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x0B14	0xF7FFFBA4  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x0B18	0x2101    MOVS	R1, #1
0x0B1A	0xB249    SXTB	R1, R1
0x0B1C	0x4809    LDR	R0, [PC, #36]
0x0B1E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x0B20	0xF8DDE000  LDR	LR, [SP, #0]
0x0B24	0xB006    ADD	SP, SP, #24
0x0B26	0x4770    BX	LR
0x0B28	0x00140008  	#524308
0x0B2C	0x81A44222  	LCD_EN+0
0x0B30	0x81A04222  	LCD_RS+0
0x0B34	0x81B44222  	LCD_D7+0
0x0B38	0x81B04222  	LCD_D6+0
0x0B3C	0x81AC4222  	LCD_D5+0
0x0B40	0x81A84222  	LCD_D4+0
0x0B44	0x03802200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0278	0xB081    SUB	SP, SP, #4
0x027A	0xF8CDE000  STR	LR, [SP, #0]
0x027E	0xB28C    UXTH	R4, R1
0x0280	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0282	0x4B77    LDR	R3, [PC, #476]
0x0284	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0288	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x028A	0x4618    MOV	R0, R3
0x028C	0xF7FFFF50  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0290	0xF1B40FFF  CMP	R4, #255
0x0294	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0296	0x4B73    LDR	R3, [PC, #460]
0x0298	0x429D    CMP	R5, R3
0x029A	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x029C	0xF04F3333  MOV	R3, #858993459
0x02A0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x02A2	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x02A4	0x2D42    CMP	R5, #66
0x02A6	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x02A8	0xF04F3344  MOV	R3, #1145324612
0x02AC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x02AE	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x02B0	0xF64F73FF  MOVW	R3, #65535
0x02B4	0x429C    CMP	R4, R3
0x02B6	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x02B8	0x4B6A    LDR	R3, [PC, #424]
0x02BA	0x429D    CMP	R5, R3
0x02BC	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x02BE	0xF04F3333  MOV	R3, #858993459
0x02C2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x02C4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02C6	0xF04F3333  MOV	R3, #858993459
0x02CA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x02CC	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x02CE	0x2D42    CMP	R5, #66
0x02D0	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x02D2	0xF04F3344  MOV	R3, #1145324612
0x02D6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x02D8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02DA	0xF04F3344  MOV	R3, #1145324612
0x02DE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x02E0	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x02E2	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x02E4	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x02E6	0xF0050301  AND	R3, R5, #1
0x02EA	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x02EC	0x2100    MOVS	R1, #0
0x02EE	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x02F0	0xF0050302  AND	R3, R5, #2
0x02F4	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x02F6	0xF40573C0  AND	R3, R5, #384
0x02FA	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x02FC	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x02FE	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0300	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0302	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0304	0xF0050304  AND	R3, R5, #4
0x0308	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x030A	0xF0050320  AND	R3, R5, #32
0x030E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0310	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0312	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0314	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0316	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0318	0xF0050308  AND	R3, R5, #8
0x031C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x031E	0xF0050320  AND	R3, R5, #32
0x0322	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0324	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0326	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0328	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x032A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x032C	0x4B4E    LDR	R3, [PC, #312]
0x032E	0xEA050303  AND	R3, R5, R3, LSL #0
0x0332	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0334	0x2003    MOVS	R0, #3
0x0336	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0338	0xF4057300  AND	R3, R5, #512
0x033C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x033E	0x2002    MOVS	R0, #2
0x0340	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0342	0xF4056380  AND	R3, R5, #1024
0x0346	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0348	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x034A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x034C	0xF005030C  AND	R3, R5, #12
0x0350	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0352	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0354	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0356	0xF00403FF  AND	R3, R4, #255
0x035A	0xB29B    UXTH	R3, R3
0x035C	0x2B00    CMP	R3, #0
0x035E	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0360	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0362	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0364	0xFA1FF884  UXTH	R8, R4
0x0368	0x4632    MOV	R2, R6
0x036A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x036C	0x2808    CMP	R0, #8
0x036E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0370	0xF04F0301  MOV	R3, #1
0x0374	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0378	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x037C	0x42A3    CMP	R3, R4
0x037E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0380	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0382	0xF04F030F  MOV	R3, #15
0x0386	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0388	0x43DB    MVN	R3, R3
0x038A	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x038E	0xFA01F305  LSL	R3, R1, R5
0x0392	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0396	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0398	0xF4067381  AND	R3, R6, #258
0x039C	0xF5B37F81  CMP	R3, #258
0x03A0	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x03A2	0xF2020414  ADDW	R4, R2, #20
0x03A6	0xF04F0301  MOV	R3, #1
0x03AA	0x4083    LSLS	R3, R0
0x03AC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x03AE	0xF0060382  AND	R3, R6, #130
0x03B2	0x2B82    CMP	R3, #130
0x03B4	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x03B6	0xF2020410  ADDW	R4, R2, #16
0x03BA	0xF04F0301  MOV	R3, #1
0x03BE	0x4083    LSLS	R3, R0
0x03C0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x03C2	0x462F    MOV	R7, R5
0x03C4	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x03C6	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x03C8	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x03CA	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x03CC	0xFA1FF088  UXTH	R0, R8
0x03D0	0x460F    MOV	R7, R1
0x03D2	0x4631    MOV	R1, R6
0x03D4	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x03D6	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x03D8	0x460F    MOV	R7, R1
0x03DA	0x4629    MOV	R1, R5
0x03DC	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03DE	0xF1B00FFF  CMP	R0, #255
0x03E2	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x03E4	0x1D33    ADDS	R3, R6, #4
0x03E6	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x03EA	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x03EC	0x2A08    CMP	R2, #8
0x03EE	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03F0	0xF2020408  ADDW	R4, R2, #8
0x03F4	0xF04F0301  MOV	R3, #1
0x03F8	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x03FC	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0400	0x42A3    CMP	R3, R4
0x0402	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0404	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0406	0xF04F030F  MOV	R3, #15
0x040A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x040C	0x43DB    MVN	R3, R3
0x040E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0412	0xFA07F305  LSL	R3, R7, R5
0x0416	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x041A	0xF4017381  AND	R3, R1, #258
0x041E	0xF5B37F81  CMP	R3, #258
0x0422	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0424	0xF2060514  ADDW	R5, R6, #20
0x0428	0xF2020408  ADDW	R4, R2, #8
0x042C	0xF04F0301  MOV	R3, #1
0x0430	0x40A3    LSLS	R3, R4
0x0432	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0434	0xF0010382  AND	R3, R1, #130
0x0438	0x2B82    CMP	R3, #130
0x043A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x043C	0xF2060510  ADDW	R5, R6, #16
0x0440	0xF2020408  ADDW	R4, R2, #8
0x0444	0xF04F0301  MOV	R3, #1
0x0448	0x40A3    LSLS	R3, R4
0x044A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x044C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x044E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0450	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0452	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0454	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0458	0xF8DDE000  LDR	LR, [SP, #0]
0x045C	0xB001    ADD	SP, SP, #4
0x045E	0x4770    BX	LR
0x0460	0xFC00FFFF  	#-1024
0x0464	0x00140008  	#524308
0x0468	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x0260	0xF24017CF  MOVW	R7, #463
0x0264	0xF2C00701  MOVT	R7, #1
L_Delay_5500us12:
0x0268	0x1E7F    SUBS	R7, R7, #1
0x026A	0xD1FD    BNE	L_Delay_5500us12
0x026C	0xBF00    NOP
0x026E	0xBF00    NOP
0x0270	0xBF00    NOP
0x0272	0xBF00    NOP
0x0274	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x0276	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0248	0xF240070B  MOVW	R7, #11
0x024C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0250	0x1E7F    SUBS	R7, R7, #1
0x0252	0xD1FD    BNE	L_Delay_1us0
0x0254	0xBF00    NOP
0x0256	0xBF00    NOP
0x0258	0xBF00    NOP
0x025A	0xBF00    NOP
0x025C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x025E	0x4770    BX	LR
; end of _Delay_1us
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x05CC	0xB088    SUB	SP, SP, #32
0x05CE	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x05D2	0xF3C012C0  UBFX	R2, R0, #7, #1
0x05D6	0x4929    LDR	R1, [PC, #164]
0x05D8	0x9107    STR	R1, [SP, #28]
0x05DA	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x05DC	0xF3C01280  UBFX	R2, R0, #6, #1
0x05E0	0x4927    LDR	R1, [PC, #156]
0x05E2	0x9106    STR	R1, [SP, #24]
0x05E4	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x05E6	0xF3C01240  UBFX	R2, R0, #5, #1
0x05EA	0x4926    LDR	R1, [PC, #152]
0x05EC	0x9105    STR	R1, [SP, #20]
0x05EE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x05F0	0xF3C01200  UBFX	R2, R0, #4, #1
0x05F4	0x4924    LDR	R1, [PC, #144]
0x05F6	0x9104    STR	R1, [SP, #16]
0x05F8	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x05FA	0x4A24    LDR	R2, [PC, #144]
0x05FC	0x9203    STR	R2, [SP, #12]
0x05FE	0x6811    LDR	R1, [R2, #0]
0x0600	0xF0810201  EOR	R2, R1, #1
0x0604	0x4922    LDR	R1, [PC, #136]
0x0606	0x9102    STR	R1, [SP, #8]
0x0608	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x060A	0x2201    MOVS	R2, #1
0x060C	0xB252    SXTB	R2, R2
0x060E	0x4921    LDR	R1, [PC, #132]
0x0610	0x9101    STR	R1, [SP, #4]
0x0612	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x0614	0xF7FFFE18  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x0618	0x2200    MOVS	R2, #0
0x061A	0xB252    SXTB	R2, R2
0x061C	0x491D    LDR	R1, [PC, #116]
0x061E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x0620	0xF3C002C0  UBFX	R2, R0, #3, #1
0x0624	0x9907    LDR	R1, [SP, #28]
0x0626	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x0628	0xF3C00280  UBFX	R2, R0, #2, #1
0x062C	0x9906    LDR	R1, [SP, #24]
0x062E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x0630	0xF3C00240  UBFX	R2, R0, #1, #1
0x0634	0x9905    LDR	R1, [SP, #20]
0x0636	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x0638	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x063C	0x9904    LDR	R1, [SP, #16]
0x063E	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x0640	0x9903    LDR	R1, [SP, #12]
0x0642	0x460A    MOV	R2, R1
0x0644	0x6811    LDR	R1, [R2, #0]
0x0646	0xF0810201  EOR	R2, R1, #1
0x064A	0x9902    LDR	R1, [SP, #8]
0x064C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x064E	0x2201    MOVS	R2, #1
0x0650	0xB252    SXTB	R2, R2
0x0652	0x9901    LDR	R1, [SP, #4]
0x0654	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x0656	0xF7FFFDF7  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x065A	0x2200    MOVS	R2, #0
0x065C	0xB252    SXTB	R2, R2
0x065E	0x490D    LDR	R1, [PC, #52]
0x0660	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x0662	0x9903    LDR	R1, [SP, #12]
0x0664	0x460A    MOV	R2, R1
0x0666	0x6811    LDR	R1, [R2, #0]
0x0668	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x066A	0xF7FFFDF9  BL	_Delay_5500us+0
0x066E	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x0670	0xF7FFFF12  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x0674	0xF8DDE000  LDR	LR, [SP, #0]
0x0678	0xB008    ADD	SP, SP, #32
0x067A	0x4770    BX	LR
0x067C	0x81B44222  	LCD_D7+0
0x0680	0x81B04222  	LCD_D6+0
0x0684	0x81AC4222  	LCD_D5+0
0x0688	0x81A84222  	LCD_D4+0
0x068C	0x03802200  	__Lib_Lcd_cmd_status+0
0x0690	0x81A04222  	LCD_RS+0
0x0694	0x81A44222  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x0498	0xF2402757  MOVW	R7, #599
0x049C	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x04A0	0x1E7F    SUBS	R7, R7, #1
0x04A2	0xD1FD    BNE	L_Delay_50us6
0x04A4	0xBF00    NOP
0x04A6	0xBF00    NOP
0x04A8	0xBF00    NOP
0x04AA	0xBF00    NOP
0x04AC	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x04AE	0x4770    BX	LR
; end of _Delay_50us
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x0698	0xB081    SUB	SP, SP, #4
0x069A	0xF8CDE000  STR	LR, [SP, #0]
0x069E	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x06A0	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x06A2	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x06A4	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x06A6	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x06A8	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x06AA	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x06AC	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x06AE	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x06B0	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x06B2	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x06B4	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x06B6	0x2801    CMP	R0, #1
0x06B8	0xD0F3    BEQ	L_Lcd_Out13
0x06BA	0x2802    CMP	R0, #2
0x06BC	0xD0F3    BEQ	L_Lcd_Out14
0x06BE	0x2803    CMP	R0, #3
0x06C0	0xD0F3    BEQ	L_Lcd_Out15
0x06C2	0x2804    CMP	R0, #4
0x06C4	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x06C6	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x06C8	0x1E4B    SUBS	R3, R1, #1
0x06CA	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x06CC	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x06CE	0xB2D8    UXTB	R0, R3
0x06D0	0xF7FFFF7C  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x06D4	0x2400    MOVS	R4, #0
0x06D6	0xB264    SXTB	R4, R4
0x06D8	0x4B0B    LDR	R3, [PC, #44]
0x06DA	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x06DC	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x06DE	0x462C    MOV	R4, R5
0x06E0	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x06E2	0x1963    ADDS	R3, R4, R5
0x06E4	0x781B    LDRB	R3, [R3, #0]
0x06E6	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x06E8	0x1963    ADDS	R3, R4, R5
0x06EA	0x781B    LDRB	R3, [R3, #0]
0x06EC	0xB2D8    UXTB	R0, R3
0x06EE	0xF7FFFEBD  BL	_Lcd_Chr_CP+0
0x06F2	0x1C6D    ADDS	R5, R5, #1
0x06F4	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x06F6	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x06F8	0x2401    MOVS	R4, #1
0x06FA	0xB264    SXTB	R4, R4
0x06FC	0x4B02    LDR	R3, [PC, #8]
0x06FE	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x0700	0xF8DDE000  LDR	LR, [SP, #0]
0x0704	0xB001    ADD	SP, SP, #4
0x0706	0x4770    BX	LR
0x0708	0x03802200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x046C	0xB081    SUB	SP, SP, #4
0x046E	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x0472	0x2200    MOVS	R2, #0
0x0474	0xB252    SXTB	R2, R2
0x0476	0x4906    LDR	R1, [PC, #24]
0x0478	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x047A	0xF000F8A7  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x047E	0x2201    MOVS	R2, #1
0x0480	0xB252    SXTB	R2, R2
0x0482	0x4903    LDR	R1, [PC, #12]
0x0484	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x0486	0xF8DDE000  LDR	LR, [SP, #0]
0x048A	0xB001    ADD	SP, SP, #4
0x048C	0x4770    BX	LR
0x048E	0xBF00    NOP
0x0490	0x03802200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x0E9C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x0E9E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0EA0	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x0EA2	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x0EA4	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x0EA6	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x0EAA	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x0EAC	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x0EAE	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x0EB0	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x0EB2	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x0EB4	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x0EB6	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x0EB8	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x0EBA	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x0EBC	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x0EC0	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x0EC4	0xB001    ADD	SP, SP, #4
0x0EC6	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x0EC8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x0ECA	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x0ECC	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x0ED0	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x0ED2	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x0ED6	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x0EDA	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x0EDC	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x0EDE	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x0EE0	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x0EE2	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x0EE6	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x0EEA	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x0EEC	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x0EEE	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x0EF0	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x0EF4	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x0EF8	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x0EFC	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x0EFE	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x0F02	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x0F06	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x0F08	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x0F0A	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x0F0C	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x0F0E	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x0F10	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x0F12	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x0F14	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x0F16	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x0F18	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x0F1A	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x0F1E	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x0F20	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x0F22	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x0F24	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x0F26	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x0F28	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x0F2A	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x0F2C	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x0F2E	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x0F30	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x0F34	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x0F36	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x0F38	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x0F3C	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x0F3E	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x0F40	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x0F42	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x0F44	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x0F46	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x0F48	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x0F4C	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x0F4E	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x0F50	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x0F52	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x0F54	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x0F58	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x0F5A	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x0F5C	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x0F5E	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x0F60	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x0F64	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x0F68	0xB001    ADD	SP, SP, #4
0x0F6A	0x4770    BX	LR
; end of __Div_FP
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 4 (R1)
; fnum start address is: 0 (R0)
0x0C5C	0xB082    SUB	SP, SP, #8
0x0C5E	0xF8CDE000  STR	LR, [SP, #0]
0x0C62	0x4602    MOV	R2, R0
0x0C64	0x460C    MOV	R4, R1
; str end address is: 4 (R1)
; fnum end address is: 0 (R0)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x0C66	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 4 (R1)
0x0C68	0x2100    MOVS	R1, #0
0x0C6A	0xB249    SXTB	R1, R1
;__Lib_Conversions.c, 638 :: 		
0x0C6C	0x9201    STR	R2, [SP, #4]
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 639 :: 		
0x0C6E	0x9A01    LDR	R2, [SP, #4]
0x0C70	0xF1B23FFF  CMP	R2, #-1
0x0C74	0xD106    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 640 :: 		
0x0C76	0x4A71    LDR	R2, [PC, #452]
0x0C78	0x4611    MOV	R1, R2
0x0C7A	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x0C7C	0xF7FFFC92  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x0C80	0x2003    MOVS	R0, #3
0x0C82	0xE0D7    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x0C84	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x0C86	0xAA01    ADD	R2, SP, #4
0x0C88	0x1CD2    ADDS	R2, R2, #3
0x0C8A	0x7812    LDRB	R2, [R2, #0]
0x0C8C	0xF0020280  AND	R2, R2, #128
0x0C90	0xB2D2    UXTB	R2, R2
0x0C92	0xB172    CBZ	R2, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x0C94	0xAA01    ADD	R2, SP, #4
0x0C96	0x1CD3    ADDS	R3, R2, #3
0x0C98	0x781A    LDRB	R2, [R3, #0]
0x0C9A	0xF0820280  EOR	R2, R2, #128
0x0C9E	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 646 :: 		
0x0CA0	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x0CA2	0xB2D3    UXTB	R3, R2
;__Lib_Conversions.c, 647 :: 		
0x0CA4	0x222D    MOVS	R2, #45
0x0CA6	0x7022    STRB	R2, [R4, #0]
0x0CA8	0x1C62    ADDS	R2, R4, #1
0x0CAA	0x4614    MOV	R4, R2
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x0CAC	0xB2DE    UXTB	R6, R3
0x0CAE	0x46A2    MOV	R10, R4
;__Lib_Conversions.c, 648 :: 		
0x0CB0	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x0CB2	0x46A2    MOV	R10, R4
0x0CB4	0xB2EE    UXTB	R6, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
0x0CB6	0x9A01    LDR	R2, [SP, #4]
0x0CB8	0xB932    CBNZ	R2, L_FloatToStr119
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 24 (R6)
;__Lib_Conversions.c, 650 :: 		
0x0CBA	0x4A61    LDR	R2, [PC, #388]
0x0CBC	0x4611    MOV	R1, R2
0x0CBE	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x0CC0	0xF7FFFC70  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x0CC4	0x2000    MOVS	R0, #0
0x0CC6	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x0CC8	0x9A01    LDR	R2, [SP, #4]
0x0CCA	0xF1B24FFF  CMP	R2, #2139095040
0x0CCE	0xD106    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 654 :: 		
0x0CD0	0x4A5C    LDR	R2, [PC, #368]
0x0CD2	0x4611    MOV	R1, R2
0x0CD4	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x0CD6	0xF7FFFC65  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x0CDA	0xB2F0    UXTB	R0, R6
; i end address is: 24 (R6)
0x0CDC	0xE0AA    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; str start address is: 40 (R10)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x0CDE	0xFA5FF980  UXTB	R9, R0
; dexpon end address is: 4 (R1)
; str end address is: 40 (R10)
0x0CE2	0xFA4FF881  SXTB	R8, R1
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 40 (R10)
; dexpon start address is: 32 (R8)
; bpoint start address is: 36 (R9)
0x0CE6	0x9A01    LDR	R2, [SP, #4]
0x0CE8	0xF04F507E  MOV	R0, #1065353216
0x0CEC	0xF7FFFBE0  BL	__Compare_FP+0
0x0CF0	0xF2400000  MOVW	R0, #0
0x0CF4	0xDD00    BLE	L__FloatToStr239
0x0CF6	0x2001    MOVS	R0, #1
L__FloatToStr239:
0x0CF8	0xB148    CBZ	R0, L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x0CFA	0x9A01    LDR	R2, [SP, #4]
0x0CFC	0x4852    LDR	R0, [PC, #328]
0x0CFE	0xF7FFFC0B  BL	__Mul_FP+0
0x0D02	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 666 :: 		
0x0D04	0xF1A80801  SUB	R8, R8, #1
0x0D08	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 667 :: 		
0x0D0C	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; str end address is: 40 (R10)
; dexpon end address is: 32 (R8)
L_FloatToStr123:
; bpoint end address is: 36 (R9)
; bpoint start address is: 36 (R9)
; dexpon start address is: 32 (R8)
; str start address is: 40 (R10)
0x0D0E	0x9A01    LDR	R2, [SP, #4]
0x0D10	0x484D    LDR	R0, [PC, #308]
0x0D12	0xF7FFFBCD  BL	__Compare_FP+0
0x0D16	0xF2400000  MOVW	R0, #0
0x0D1A	0xDC00    BGT	L__FloatToStr240
0x0D1C	0x2001    MOVS	R0, #1
L__FloatToStr240:
0x0D1E	0xB148    CBZ	R0, L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x0D20	0x9A01    LDR	R2, [SP, #4]
0x0D22	0x484A    LDR	R0, [PC, #296]
0x0D24	0xF7FFFBF8  BL	__Mul_FP+0
0x0D28	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 674 :: 		
0x0D2A	0xF1080801  ADD	R8, R8, #1
0x0D2E	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 675 :: 		
0x0D32	0xE7EC    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x0D34	0x9A01    LDR	R2, [SP, #4]
0x0D36	0x0052    LSLS	R2, R2, #1
0x0D38	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 689 :: 		
0x0D3A	0xAA01    ADD	R2, SP, #4
0x0D3C	0x1CD2    ADDS	R2, R2, #3
0x0D3E	0x7812    LDRB	R2, [R2, #0]
0x0D40	0x3A7F    SUBS	R2, #127
; d start address is: 0 (R0)
0x0D42	0xB2D0    UXTB	R0, R2
;__Lib_Conversions.c, 692 :: 		
0x0D44	0xAA01    ADD	R2, SP, #4
0x0D46	0x1CD3    ADDS	R3, R2, #3
0x0D48	0x2201    MOVS	R2, #1
0x0D4A	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 693 :: 		
0x0D4C	0x9A01    LDR	R2, [SP, #4]
0x0D4E	0x4082    LSLS	R2, R0
; d end address is: 0 (R0)
0x0D50	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 694 :: 		
0x0D52	0xAA01    ADD	R2, SP, #4
0x0D54	0x1CD2    ADDS	R2, R2, #3
0x0D56	0x7812    LDRB	R2, [R2, #0]
0x0D58	0x3230    ADDS	R2, #48
0x0D5A	0xF88A2000  STRB	R2, [R10, #0]
0x0D5E	0xF10A0001  ADD	R0, R10, #1
; str end address is: 40 (R10)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 695 :: 		
0x0D62	0xF1B80F01  CMP	R8, #1
0x0D66	0xDB06    BLT	L__FloatToStr178
0x0D68	0xF1B80F06  CMP	R8, #6
0x0D6C	0xDC03    BGT	L__FloatToStr177
0x0D6E	0x4605    MOV	R5, R0
; bpoint end address is: 36 (R9)
0x0D70	0xFA5FF189  UXTB	R1, R9
0x0D74	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x0D76	0x222E    MOVS	R2, #46
0x0D78	0x7002    STRB	R2, [R0, #0]
0x0D7A	0x1C45    ADDS	R5, R0, #1
; str end address is: 0 (R0)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 4 (R1)
0x0D7C	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
; d start address is: 0 (R0)
0x0D7E	0x2006    MOVS	R0, #6
; dexpon end address is: 32 (R8)
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x0D80	0xFA4FF488  SXTB	R4, R8
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x0D84	0xB300    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x0D86	0xAA01    ADD	R2, SP, #4
0x0D88	0x1CD3    ADDS	R3, R2, #3
0x0D8A	0x2200    MOVS	R2, #0
0x0D8C	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 701 :: 		
0x0D8E	0x9A01    LDR	R2, [SP, #4]
0x0D90	0x0093    LSLS	R3, R2, #2
0x0D92	0x9A01    LDR	R2, [SP, #4]
0x0D94	0x18D2    ADDS	R2, R2, R3
0x0D96	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 702 :: 		
0x0D98	0x9A01    LDR	R2, [SP, #4]
0x0D9A	0x0052    LSLS	R2, R2, #1
0x0D9C	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 703 :: 		
0x0D9E	0xAA01    ADD	R2, SP, #4
0x0DA0	0x1CD2    ADDS	R2, R2, #3
0x0DA2	0x7812    LDRB	R2, [R2, #0]
0x0DA4	0x3230    ADDS	R2, #48
0x0DA6	0x702A    STRB	R2, [R5, #0]
0x0DA8	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x0DAA	0xB951    CBNZ	R1, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x0DAC	0x1E62    SUBS	R2, R4, #1
0x0DAE	0xB252    SXTB	R2, R2
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x0DB0	0xB253    SXTB	R3, R2
0x0DB2	0xB922    CBNZ	R2, L__FloatToStr180
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 706 :: 		
0x0DB4	0x222E    MOVS	R2, #46
0x0DB6	0x702A    STRB	R2, [R5, #0]
0x0DB8	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x0DBA	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 708 :: 		
0x0DBC	0xE7FF    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x0DBE	0xB25C    SXTB	R4, R3
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x0DC0	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x0DC2	0x1E40    SUBS	R0, R0, #1
0x0DC4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x0DC6	0xE7DD    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x0DC8	0x4629    MOV	R1, R5
; dexpon end address is: 16 (R4)
0x0DCA	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x0DCC	0x1E4A    SUBS	R2, R1, #1
0x0DCE	0x7812    LDRB	R2, [R2, #0]
0x0DD0	0x2A30    CMP	R2, #48
0x0DD2	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x0DD4	0x1E49    SUBS	R1, R1, #1
0x0DD6	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x0DD8	0x1E4A    SUBS	R2, R1, #1
0x0DDA	0x7812    LDRB	R2, [R2, #0]
0x0DDC	0x2A2E    CMP	R2, #46
0x0DDE	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x0DE0	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x0DE2	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 4 (R1)
0x0DE4	0xB310    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x0DE6	0x2265    MOVS	R2, #101
0x0DE8	0x700A    STRB	R2, [R1, #0]
0x0DEA	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 716 :: 		
0x0DEC	0x2800    CMP	R0, #0
0x0DEE	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x0DF0	0x222D    MOVS	R2, #45
0x0DF2	0x700A    STRB	R2, [R1, #0]
0x0DF4	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 718 :: 		
0x0DF6	0x4242    RSBS	R2, R0, #0
0x0DF8	0xB250    SXTB	R0, R2
; dexpon end address is: 0 (R0)
; str end address is: 4 (R1)
0x0DFA	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x0DFC	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x0DFE	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x0E00	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x0E02	0xB2DA    UXTB	R2, R3
; dexpon end address is: 12 (R3)
0x0E04	0x2A09    CMP	R2, #9
0x0E06	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x0E08	0x220A    MOVS	R2, #10
0x0E0A	0xFBB0F2F2  UDIV	R2, R0, R2
0x0E0E	0xB2D2    UXTB	R2, R2
0x0E10	0x3230    ADDS	R2, #48
0x0E12	0x700A    STRB	R2, [R1, #0]
0x0E14	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
0x0E16	0xE7FF    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 4 (R1)
0x0E18	0x230A    MOVS	R3, #10
0x0E1A	0xFBB0F2F3  UDIV	R2, R0, R3
0x0E1E	0xFB030212  MLS	R2, R3, R2, R0
0x0E22	0xB2D2    UXTB	R2, R2
; d end address is: 0 (R0)
0x0E24	0x3230    ADDS	R2, #48
0x0E26	0x700A    STRB	R2, [R1, #0]
0x0E28	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x0E2A	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x0E2C	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x0E2E	0x2200    MOVS	R2, #0
0x0E30	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x0E32	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x0E34	0xF8DDE000  LDR	LR, [SP, #0]
0x0E38	0xB002    ADD	SP, SP, #8
0x0E3A	0x4770    BX	LR
0x0E3C	0x00082000  	?lstr1___Lib_Conversions+0
0x0E40	0x000C2000  	?lstr2___Lib_Conversions+0
0x0E44	0x000E2000  	?lstr3___Lib_Conversions+0
0x0E48	0x00004120  	#1092616192
0x0E4C	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x05A4	0xB081    SUB	SP, SP, #4
0x05A6	0x9100    STR	R1, [SP, #0]
0x05A8	0x4601    MOV	R1, R0
0x05AA	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x05AC	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x05AE	0x461C    MOV	R4, R3
0x05B0	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x05B2	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x05B4	0x4603    MOV	R3, R0
0x05B6	0x1C42    ADDS	R2, R0, #1
0x05B8	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x05BA	0x781A    LDRB	R2, [R3, #0]
0x05BC	0x7022    STRB	R2, [R4, #0]
0x05BE	0x7822    LDRB	R2, [R4, #0]
0x05C0	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x05C2	0x462B    MOV	R3, R5
0x05C4	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x05C6	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x05C8	0xB001    ADD	SP, SP, #4
0x05CA	0x4770    BX	LR
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x04B0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x04B2	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x04B4	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x04B6	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x04B8	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x04BA	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x04BE	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x04C2	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x04C4	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x04C6	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x04C8	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x04CA	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x04CC	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x04CE	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x04D0	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x04D2	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x04D4	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x04D6	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x04DA	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x04DE	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x04E0	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x04E2	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x04E6	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x04EA	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x04EC	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x04EE	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x04F2	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x04F6	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x04F8	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x04FA	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x04FC	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x04FE	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x0500	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x0502	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x0504	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x0506	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x0508	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x050A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x050C	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x050E	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x0510	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x0514	0xB001    ADD	SP, SP, #4
0x0516	0x4770    BX	LR
; end of __Compare_FP
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x0518	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x051A	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x051C	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x0520	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x0522	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x0526	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x052A	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x052E	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x0532	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x0534	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x0536	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x053A	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x053E	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x0540	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x0542	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x0544	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x0548	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x054C	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x054E	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x0550	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x0554	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x0558	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x055A	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x055C	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x055E	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x0560	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x0564	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x0566	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x0568	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x056A	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x056C	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x056E	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x0570	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x0572	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x0574	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x0576	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x0578	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x057C	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x057E	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x0580	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x0582	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x0586	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x058A	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x058E	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x0590	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x0592	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x0594	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x0596	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x059A	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x059E	0xB001    ADD	SP, SP, #4
0x05A0	0x4770    BX	LR
; end of __Mul_FP
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x108C	0xB082    SUB	SP, SP, #8
0x108E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1092	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1094	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1096	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x1098	0xF64B3080  MOVW	R0, #48000
0x109C	0x4281    CMP	R1, R0
0x109E	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x10A0	0x4832    LDR	R0, [PC, #200]
0x10A2	0x6800    LDR	R0, [R0, #0]
0x10A4	0xF0400102  ORR	R1, R0, #2
0x10A8	0x4830    LDR	R0, [PC, #192]
0x10AA	0x6001    STR	R1, [R0, #0]
0x10AC	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10AE	0xF64550C0  MOVW	R0, #24000
0x10B2	0x4281    CMP	R1, R0
0x10B4	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x10B6	0x482D    LDR	R0, [PC, #180]
0x10B8	0x6800    LDR	R0, [R0, #0]
0x10BA	0xF0400101  ORR	R1, R0, #1
0x10BE	0x482B    LDR	R0, [PC, #172]
0x10C0	0x6001    STR	R1, [R0, #0]
0x10C2	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x10C4	0x4829    LDR	R0, [PC, #164]
0x10C6	0x6801    LDR	R1, [R0, #0]
0x10C8	0xF06F0007  MVN	R0, #7
0x10CC	0x4001    ANDS	R1, R0
0x10CE	0x4827    LDR	R0, [PC, #156]
0x10D0	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x10D2	0xF7FFFD9B  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x10D6	0x4826    LDR	R0, [PC, #152]
0x10D8	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x10DA	0x4826    LDR	R0, [PC, #152]
0x10DC	0xEA020100  AND	R1, R2, R0, LSL #0
0x10E0	0x4825    LDR	R0, [PC, #148]
0x10E2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x10E4	0xF0020001  AND	R0, R2, #1
0x10E8	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x10EA	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x10EC	0x4822    LDR	R0, [PC, #136]
0x10EE	0x6800    LDR	R0, [R0, #0]
0x10F0	0xF0000002  AND	R0, R0, #2
0x10F4	0x2800    CMP	R0, #0
0x10F6	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x10F8	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x10FA	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x10FC	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x10FE	0xF4023080  AND	R0, R2, #65536
0x1102	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1104	0x481C    LDR	R0, [PC, #112]
0x1106	0x6800    LDR	R0, [R0, #0]
0x1108	0xF4003000  AND	R0, R0, #131072
0x110C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x110E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x1110	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1112	0x460A    MOV	R2, R1
0x1114	0x9901    LDR	R1, [SP, #4]
0x1116	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x1118	0x9101    STR	R1, [SP, #4]
0x111A	0x4611    MOV	R1, R2
0x111C	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x111E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1122	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x1124	0x4814    LDR	R0, [PC, #80]
0x1126	0x6800    LDR	R0, [R0, #0]
0x1128	0xF0407180  ORR	R1, R0, #16777216
0x112C	0x4812    LDR	R0, [PC, #72]
0x112E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1130	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x1132	0x4811    LDR	R0, [PC, #68]
0x1134	0x6800    LDR	R0, [R0, #0]
0x1136	0xF0007000  AND	R0, R0, #33554432
0x113A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x113C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x113E	0x460A    MOV	R2, R1
0x1140	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x1142	0x480B    LDR	R0, [PC, #44]
0x1144	0x6800    LDR	R0, [R0, #0]
0x1146	0xF000010C  AND	R1, R0, #12
0x114A	0x0090    LSLS	R0, R2, #2
0x114C	0xF000000C  AND	R0, R0, #12
0x1150	0x4281    CMP	R1, R0
0x1152	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1154	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x1156	0xF8DDE000  LDR	LR, [SP, #0]
0x115A	0xB002    ADD	SP, SP, #8
0x115C	0x4770    BX	LR
0x115E	0xBF00    NOP
0x1160	0x00810109  	#17367169
0x1164	0xC402001D  	#1950722
0x1168	0x19400001  	#72000
0x116C	0x20004002  	FLASH_ACR+0
0x1170	0x10044002  	RCC_CFGR+0
0x1174	0xFFFF000F  	#1048575
0x1178	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x0C0C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x0C0E	0x480F    LDR	R0, [PC, #60]
0x0C10	0x6800    LDR	R0, [R0, #0]
0x0C12	0xF0400101  ORR	R1, R0, #1
0x0C16	0x480D    LDR	R0, [PC, #52]
0x0C18	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x0C1A	0x490D    LDR	R1, [PC, #52]
0x0C1C	0x480D    LDR	R0, [PC, #52]
0x0C1E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0C20	0x480A    LDR	R0, [PC, #40]
0x0C22	0x6801    LDR	R1, [R0, #0]
0x0C24	0x480C    LDR	R0, [PC, #48]
0x0C26	0x4001    ANDS	R1, R0
0x0C28	0x4808    LDR	R0, [PC, #32]
0x0C2A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x0C2C	0x4807    LDR	R0, [PC, #28]
0x0C2E	0x6801    LDR	R1, [R0, #0]
0x0C30	0xF46F2080  MVN	R0, #262144
0x0C34	0x4001    ANDS	R1, R0
0x0C36	0x4805    LDR	R0, [PC, #20]
0x0C38	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x0C3A	0x4806    LDR	R0, [PC, #24]
0x0C3C	0x6801    LDR	R1, [R0, #0]
0x0C3E	0xF46F00FE  MVN	R0, #8323072
0x0C42	0x4001    ANDS	R1, R0
0x0C44	0x4803    LDR	R0, [PC, #12]
0x0C46	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x0C48	0xB001    ADD	SP, SP, #4
0x0C4A	0x4770    BX	LR
0x0C4C	0x10004002  	RCC_CR+0
0x0C50	0x0000F8FF  	#-117506048
0x0C54	0x10044002  	RCC_CFGR+0
0x0C58	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x0FD8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x0FDA	0x4902    LDR	R1, [PC, #8]
0x0FDC	0x4802    LDR	R0, [PC, #8]
0x0FDE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0FE0	0xB001    ADD	SP, SP, #4
0x0FE2	0x4770    BX	LR
0x0FE4	0x19400001  	#72000
0x0FE8	0x00202000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0F6C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x0F6E	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0F70	0xB001    ADD	SP, SP, #4
0x0F72	0x4770    BX	LR
; end of ___GenExcept
0x11B8	0xB500    PUSH	(R14)
0x11BA	0xF8DFB014  LDR	R11, [PC, #20]
0x11BE	0xF8DFA014  LDR	R10, [PC, #20]
0x11C2	0xF8DFC014  LDR	R12, [PC, #20]
0x11C6	0xF7FFFD17  BL	3064
0x11CA	0xBD00    POP	(R15)
0x11CC	0x4770    BX	LR
0x11CE	0xBF00    NOP
0x11D0	0x00002000  	#536870912
0x11D4	0x001C2000  	#536870940
0x11D8	0x117C0000  	#4476
0x1238	0xB500    PUSH	(R14)
0x123A	0xF8DFB010  LDR	R11, [PC, #16]
0x123E	0xF8DFA010  LDR	R10, [PC, #16]
0x1242	0xF7FFFCBB  BL	3004
0x1246	0xBD00    POP	(R15)
0x1248	0x4770    BX	LR
0x124A	0xBF00    NOP
0x124C	0x00002000  	#536870912
0x1250	0x00242000  	#536870948
_TIM2_ISR:
;Ex_6.c, 31 :: 		ics ICS_AUTO
;Ex_6.c, 33 :: 		if(TIM2_SRbits.UIF == 1)
0x0F74	0x4911    LDR	R1, [PC, #68]
0x0F76	0x6808    LDR	R0, [R1, #0]
0x0F78	0xB130    CBZ	R0, L_TIM2_ISR0
;Ex_6.c, 35 :: 		TIM2_SRbits.UIF = 0;
0x0F7A	0x2100    MOVS	R1, #0
0x0F7C	0x480F    LDR	R0, [PC, #60]
0x0F7E	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 36 :: 		overflow_count++;
0x0F80	0x490F    LDR	R1, [PC, #60]
0x0F82	0x8808    LDRH	R0, [R1, #0]
0x0F84	0x1C40    ADDS	R0, R0, #1
0x0F86	0x8008    STRH	R0, [R1, #0]
;Ex_6.c, 37 :: 		}
L_TIM2_ISR0:
;Ex_6.c, 39 :: 		if(TIM2_SRbits.CC1IF == 1)
0x0F88	0x490E    LDR	R1, [PC, #56]
0x0F8A	0x6808    LDR	R0, [R1, #0]
0x0F8C	0xB1A0    CBZ	R0, L_TIM2_ISR1
;Ex_6.c, 41 :: 		TIM2_SRbits.CC1IF = 0;
0x0F8E	0x2100    MOVS	R1, #0
0x0F90	0x480C    LDR	R0, [PC, #48]
0x0F92	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 42 :: 		end_time = TIM2_CCR1;
0x0F94	0x480C    LDR	R0, [PC, #48]
0x0F96	0x6800    LDR	R0, [R0, #0]
0x0F98	0x4B0C    LDR	R3, [PC, #48]
0x0F9A	0x6018    STR	R0, [R3, #0]
;Ex_6.c, 43 :: 		pulse_ticks = ((overflow_count << 16) - start_time + end_time);
0x0F9C	0x4A0C    LDR	R2, [PC, #48]
0x0F9E	0x6810    LDR	R0, [R2, #0]
0x0FA0	0x4241    RSBS	R1, R0, #0
0x0FA2	0x4618    MOV	R0, R3
0x0FA4	0x6800    LDR	R0, [R0, #0]
0x0FA6	0x1809    ADDS	R1, R1, R0
0x0FA8	0x480A    LDR	R0, [PC, #40]
0x0FAA	0x6001    STR	R1, [R0, #0]
;Ex_6.c, 44 :: 		start_time = end_time;
0x0FAC	0x4618    MOV	R0, R3
0x0FAE	0x6800    LDR	R0, [R0, #0]
0x0FB0	0x6010    STR	R0, [R2, #0]
;Ex_6.c, 45 :: 		overflow_count = 0;
0x0FB2	0x2100    MOVS	R1, #0
0x0FB4	0x4802    LDR	R0, [PC, #8]
0x0FB6	0x8001    STRH	R1, [R0, #0]
;Ex_6.c, 46 :: 		}
L_TIM2_ISR1:
;Ex_6.c, 47 :: 		}
L_end_TIM2_ISR:
0x0FB8	0x4770    BX	LR
0x0FBA	0xBF00    NOP
0x0FBC	0x02004200  	TIM2_SRbits+0
0x0FC0	0x00122000  	_overflow_count+0
0x0FC4	0x02044200  	TIM2_SRbits+0
0x0FC8	0x00344000  	TIM2_CCR1+0
0x0FCC	0x00142000  	_end_time+0
0x0FD0	0x00182000  	_start_time+0
0x0FD4	0x00042000  	_pulse_ticks+0
; end of _TIM2_ISR
;Ex_6.c,0 :: ?ICS_f [4]
0x117C	0x00000000 ;?ICS_f+0
; end of ?ICS_f
;Ex_6.c,0 :: ?ICS_pulse_ticks [4]
0x1180	0x00000000 ;?ICS_pulse_ticks+0
; end of ?ICS_pulse_ticks
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x1184	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x1188	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x118A	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;Ex_6.c,0 :: ?ICS_overflow_count [2]
0x118E	0x0000 ;?ICS_overflow_count+0
; end of ?ICS_overflow_count
;Ex_6.c,0 :: ?ICS_end_time [4]
0x1190	0x00000000 ;?ICS_end_time+0
; end of ?ICS_end_time
;Ex_6.c,0 :: ?ICS_start_time [4]
0x1194	0x00000000 ;?ICS_start_time+0
; end of ?ICS_start_time
;Ex_6.c,0 :: ?ICS?lstr1_Ex_6 [16]
0x1198	0x20202020 ;?ICS?lstr1_Ex_6+0
0x119C	0x20202020 ;?ICS?lstr1_Ex_6+4
0x11A0	0x20202020 ;?ICS?lstr1_Ex_6+8
0x11A4	0x00202020 ;?ICS?lstr1_Ex_6+12
; end of ?ICS?lstr1_Ex_6
;Ex_6.c,0 :: ?ICS?lstr2_Ex_6 [14]
0x11A8	0x71657246 ;?ICS?lstr2_Ex_6+0
0x11AC	0x636E6575 ;?ICS?lstr2_Ex_6+4
0x11B0	0x7A482F79 ;?ICS?lstr2_Ex_6+8
0x11B4	0x003A ;?ICS?lstr2_Ex_6+12
; end of ?ICS?lstr2_Ex_6
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC      [14]    _EnableInterrupts
0x01CC     [120]    _NVIC_IntEnable
0x0248      [24]    _Delay_1us
0x0260      [24]    _Delay_5500us
0x0278     [500]    _GPIO_Config
0x046C      [40]    _Lcd_Chr_CP
0x0498      [24]    _Delay_50us
0x04B0     [104]    __Compare_FP
0x0518     [138]    __Mul_FP
0x05A4      [40]    _strcpy
0x05CC     [204]    _Lcd_Cmd
0x0698     [116]    _Lcd_Out
0x070C     [216]    _setup_TIM2
0x07E4     [280]    _setup_IO
0x08FC     [588]    _Lcd_Init
0x0B48     [116]    _setup_TIM3
0x0BBC      [58]    ___FillZeros
0x0BF8      [20]    ___CC2DW
0x0C0C      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0C5C     [500]    _FloatToStr
0x0E50      [76]    _setup
0x0E9C      [44]    __UnsignedIntegralToFloat
0x0EC8     [164]    __Div_FP
0x0F6C       [8]    ___GenExcept
0x0F74     [100]    _TIM2_ISR
0x0FD8      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0FF0     [156]    _main
0x108C     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _f
0x20000004       [4]    _pulse_ticks
0x20000008       [4]    ?lstr1___Lib_Conversions
0x2000000C       [2]    ?lstr2___Lib_Conversions
0x2000000E       [4]    ?lstr3___Lib_Conversions
0x20000012       [2]    _overflow_count
0x20000014       [4]    _end_time
0x20000018       [4]    _start_time
0x2000001C       [0]    __Lib_Lcd_cmd_status
0x20000020       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x117C       [4]    ?ICS_f
0x1180       [4]    ?ICS_pulse_ticks
0x1184       [4]    ?ICS?lstr1___Lib_Conversions
0x1188       [2]    ?ICS?lstr2___Lib_Conversions
0x118A       [4]    ?ICS?lstr3___Lib_Conversions
0x118E       [2]    ?ICS_overflow_count
0x1190       [4]    ?ICS_end_time
0x1194       [4]    ?ICS_start_time
0x1198      [16]    ?ICS?lstr1_Ex_6
0x11A8      [14]    ?ICS?lstr2_Ex_6
