# VSD_RISC-V_based_internship
1-month Research Internship on VSD Squadron Mini based on RISC-V, the board is powered by a CH32V003F4U6 chip with a 32-bit RISC-V core

### Intern: Vijith S
### **College**: SJB Institute of Technology, Bengaluru
### **LinkedIn**: https://www.linkedin.com/in/vijithsatish/
### **Course Instructor**: Kunal Ghosh

---

<details>
<summary><b>Task 1:</b> Install the RISC-V toolchain using the VDI. Write a simple C program to calculate the sum of numbers from 1 to n, compile it using the GCC compiler, and check the output. Then, compile the same code using the RISC-V GCC compiler to analyze its generated instructions.</summary> 
  
<be>

## 1. Download the Virtual Disk Image and Install it using Oracle VM Box
![Alt text](images/VirtualBox_workshop_05_12_2024_12_59_00.png)

## 2. Write a simple C program to calculate the sum of numbers from 1 to n
Clone this GitHub repository in terminal and navigate the file

```
git clone https://github.com/vijiths2003/VSD_RISC-V_based_internship.git
```
```
cd VSD_RISC-V_Vijith-S
```
```
cd Task-1
```
![Alt text](images/lab1_code.png)

## 3. Compile the C code using the GCC compiler, and check the output

open the sum1ton.c code 
```

leafpad sum1ton.c
```
compile it using gcc compiler 
```
gcc sum1ton.c
```
run the code using the ./a.out
```
./a.out
```

![Alt text](images/lab1_terminal.png)

## 4. Compile the C code using the RISC V Processor, and check the output

  the below command compiles the c program using risc v compiler
  
    riscv64-unknown-elf-gcc -o1 -mabi=lp64 -march=rv64i -o 1ton.o 1ton.c

  This command generates an assembly code for the program

    riscv64-unknown-elf-objdump -d 1ton.o | less
![Alt text](images/riscv_compiler.png)

  now we have to locate the main section

    /main

![Alt text](images/01_riscv.png)

Observations in Assembly Instructions

          The byte address for the main was found to be 10184.
          There were 15 instructions (in hexadecimal: E) when compiled with the -O1 optimization level.
          The address of each consecutive instruction increments by 4 bytes, as observed in the disassembled output.
          
The same commands were run with the -Ofast optimization level instead of -O1, resulting in a reduced number of instructionsâ€”12.

     o This demonstrates that the number and type of assembly instructions generated depend on the compilation optimization level used.
     o The higher optimization (-Ofast) produces a more compact and efficient assembly.

![Alt text](images/ofast_riscv.png)

</details>

<details>
<summary><b>Task 2:</b> Write a C code to find the lcm of 2 numbers. Compile it using the RISC compiler and simulate it using the spike simulation. Observe the -o1 and -ofast response and debug the assembly level code using spike</summary> 
  
## 1. Simple C Program to find LCM of 2 numbers
![Alt text](images/spike_code.png)

## 2. Running the code using GCC and compile it using the risc-v compiler and simulate the output using the SPIKE
the below command is used to run to spike simulation

    spike -d pk lcm.o
![Alt text](images/spike_output.png)

## 3. Observe the -o1 and -0fast instruction response using the RISC-V gcc/ SPIKE
-o1 assembly Code

![Alt text](images/o1_spike.png)

-ofast assembly Code

![Alt text](images/ofast_spike.png)

## 4. Debug the code by using the spike instruction

The below command is used to debug the assembly code using the SPIKE

    spike -d pk lcm.o
    
![Alt text](images/spike_debug.png)

</details>

<details>
<summary><b>Task 3:</b> Understanding Various RISC V Instructions type. Identify 15 unique RISC-V instructions from riscv-objdmp and Identify exact 32-bit instruction code in the instruction type format for 15 unique instructions</summary> 

## What is RISC-V

  It is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles.

  Base Instruction Formats

  ![image](https://github.com/user-attachments/assets/7c7d53f2-c2fc-47f4-aad3-1f2467df30d3)

1. **R-Type (Register-to-Register)**  
- **Purpose**: Used for arithmetic and logical operations involving only registers.  
- **Fields**: `opcode`, `rd` (destination register), `funct3`, `rs1` (source register 1), `rs2` (source register 2), `funct7`.  
- **Example**: `add rd, rs1, rs2`.
  
2. **I-Type (Immediate)**  
- **Purpose**: Instructions involving immediate values, such as arithmetic with a constant or memory load.  
- **Fields**: `opcode`, `rd`, `funct3`, `rs1`, `imm` (immediate value).  
- **Example**: `addi rd, rs1, imm`.

3. **S-Type (Store)**  
- **Purpose**: Used for store operations (writing data to memory).  
- **Fields**: `opcode`, `imm` (split into two parts), `rs1`, `rs2`, `funct3`.  
- **Example**: `sw rs2, imm(rs1)`.

4. **B-Type (Branch)**  
- **Purpose**: Used for conditional branch instructions.  
- **Fields**: `opcode`, `imm` (split into multiple parts), `rs1`, `rs2`, `funct3`.  
- **Example**: `beq rs1, rs2, imm`.

5. **U-Type (Upper Immediate)**  
- **Purpose**: Used to load a 20-bit upper immediate value into the destination register.  
- **Fields**: `opcode`, `rd`, `imm` (20 bits).  
- **Example**: `lui rd, imm`

6. **J-Type (Jump)**  
- **Purpose**: Used for jump instructions.  
- **Fields**: `opcode`, `rd`, `imm` (split into multiple parts).  
- **Example**: `jal rd, imm`.

## The unique RISC-V instructions between the addresses 10184 to 10204

![Alt text](images/ofast_spike.png)

### 1. **addi - Add immediate**
   - **Description:** Adds an immediate value to a register.
   - **Example:** `addi sp, sp, -32`
   - Instruction 10184:   addi sp, sp, -32
     Adjusts the stack pointer.

### 2. **sd - Store double word**
   - **Description:** Stores a double word from a register into memory.
   - **Example:** `sd ra, 24(sp)`
   - Instruction 10188:   sd   ra, 24(sp)
     Stores the return address on the stack.

### 3. **lui - Load upper immediate**
   - **Description:** Loads an immediate value into the upper 20 bits of a register.
   - **Example:** `lui a0, 0x2b`
   - Instruction 10198:   lui  a5, 0x2b
     Loads the upper 20 bits of a value into `a0`.

### 4. **jal - Jump and link**
   - **Description:** Jumps to a target address and stores the return address in a register.
   - **Example:** `jal ra, 10460 <printf>`
   - Instruction    101a0:   jal  ra, 105f0
     Calls the `printf` function and stores the return address in `ra`.

### 5. **ld - Load double word**
   - **Description:** Loads a double word from memory into a register.
   - **Example:** `ld ra, 24(sp)`
     Loads the return address from the stack.

### 6. **li - Load immediate (pseudo-instruction)**
   - **Description:** Loads an immediate value into a register.
   - **Example:** `li a0, 0`  
     Loads the value `0` into `a0`.

### 7. **lw - Load word**
   - **Description:** Loads a word from memory into a register.
   - **Example:** `lw a1, 12(sp)`  
     Loads a word from the stack into `a1`.

### 8. **sw - Store word**
   - **Description:** Stores a word from a register into memory.
   - **Example:** `sw a1, 12(sp)`  
     Stores a word from `a1` onto the stack.

### 9. **ret - Return from subroutine (pseudo-instruction)**
   - **Description:** Returns control to the caller.
   - **Example:** `ret`  
     Returns from a subroutine.

### 10. **mv - Move (pseudo-instruction)**
   - **Description:** Copies a value from one register to another.
   - **Example:** `mv s1, a0`  
     Copies the value of `a0` into `s1`.

### 11. **sub - Subtract**
   - **Description:** Subtracts one register's value from another.
   - **Example:** `sub a0, a0, s0`  
     Subtracts `s0` from `a0` and stores the result in `a0`.

### 12. **bne - Branch if not equal**
   - **Description:** Branches to a target address if two registers are not equal.
   - **Example:** `bne a5, a4, 17abc`  
     Branches to address `17abc` if `a5` is not equal to `a4`.

### 13. **slt - Set less than**
   - **Description:** Compares two registers and sets the destination to 1 if the first is less than the second.
   - **Example:** `slt a0, a0, a1`  
     Sets `a0` to 1 if `a0` is less than `a1`, otherwise sets it to 0.

### 14. **andi - AND immediate**
   - **Description:** Performs a bitwise AND operation between a register and an immediate value.
   - **Example:** `andi s0, s0, 0xFF`  
     Performs a bitwise AND operation between `s0` and `0xFF`.

### 15. **xor - Exclusive OR**
   - **Description:** Performs a bitwise XOR operation between two registers.
   - **Example:** `xor s1, s2, s3`  
     Performs a bitwise XOR between `s2` and `s3`, storing the result in `s1`.
</details>
<details>
<summary><b>Task 4:</b>  Verilog Netlist and Testbench, perform an experiment of Functional Simulation and observe the waveforms </summary> 
  
## 1. Cloning the repository and downloading the netlist files for simulation.
Clone this GitHub repository in the terminal and navigate the file

```
git clone https://github.com/vijiths2003/VSD_RISC-V_based_internship.git
```
```
cd VSD_RISC-V_Vijith-S
```
```
cd Task-4
```
## 2. Compiling the netlist files and Simulate the output

To run and simulate the verilog code, enter the following command:
```
iverilog -o iiitb_rv32i iiitb_rv32i.v iiitb_rv32i_tb.v
```
```
./iiitb_rv32i
```
To see the simulation waveform in GTKWave, enter the following command:
```
gtkwave iiitb_rv32i.vcd
```
![Alt text](images/netlist_terminal.png)

## 3. Observe and Understand the output

![Alt text](images/verilog_output.png)

**```Instruction 1: ADD R6, R2, R1```**

**```Instruction 2: SUB R7, R1, R2```**  

**```Instruction 3: AND R8, R1, R3```**

**```Instruction 4: OR R9, R2, R5```**  

**```Instruction 5: XOR R10, R1, R4```**  

**```Instruction 6: SLT R1, R2, R4```**  

**```Instruction 7: ADDI R12, R4, 5```**  

**```Instruction 8: BEQ R0, R0, 15```**  

**```Instruction 9: BNE R0, R1, 20```**

**```Instruction 10: SLL R15, R1, R2```**  

</details>  

<details>
<summary><b>Project: Implementing 8x1 mux using VSQSquadron mini board </b> </summary> 
A 8x1 multiplexer (MUX) is a combinational circuit that selects one of eight input lines based on three selection lines and routes it to a single output.
Inputs: Eight data inputs (I0, I1, I2, I3, I4, I5, I6, I7) and three selection lines (S2,S1, S0).
Output: The selected data input is routed to the output (Y).

