
*** Running vivado
    with args -log fir_filter_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_filter_test.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fir_filter_test.tcl -notrace
Command: synth_design -top fir_filter_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 957 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.699 ; gain = 86.898 ; free physical = 138 ; free virtual = 2581
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir_filter_test' [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/sources_1/imports/Lab4/fir_filter_test.sv:22]
INFO: [Synth 8-6157] synthesizing module 'sig_gen' [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/sources_1/imports/Lab4/sig_gen.sv:23]
	Parameter W_SINE bound to: 16 - type: integer 
	Parameter W_PHASE bound to: 16 - type: integer 
	Parameter W_CORDIC_IN bound to: 24 - type: integer 
	Parameter W_CORDIC_OUT bound to: 24 - type: integer 
	Parameter MAX_POS bound to: 32767 - type: integer 
	Parameter MIN_NEG bound to: -32768 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.runs/synth_1/.Xil/Vivado-936-noodle-box/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (1#1) [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.runs/synth_1/.Xil/Vivado-936-noodle-box/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sig_gen' (2#1) [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/sources_1/imports/Lab4/sig_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.runs/synth_1/.Xil/Vivado-936-noodle-box/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.runs/synth_1/.Xil/Vivado-936-noodle-box/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'measure_sine_peak' [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/sources_1/imports/Lab4/measure_sine_peak.sv:23]
	Parameter W_SINE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'measure_sine_peak' (4#1) [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/sources_1/imports/Lab4/measure_sine_peak.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter_test' (5#1) [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/sources_1/imports/Lab4/fir_filter_test.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.449 ; gain = 131.648 ; free physical = 181 ; free virtual = 2566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.449 ; gain = 131.648 ; free physical = 183 ; free virtual = 2568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.449 ; gain = 131.648 ; free physical = 183 ; free virtual = 2568
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'sine_generator/test_sig_gen'
Finished Parsing XDC File [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'sine_generator/test_sig_gen'
Parsing XDC File [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/sources_1/ip/fir_compiler_0_1/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'fir'
Finished Parsing XDC File [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/sources_1/ip/fir_compiler_0_1/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'fir'
Parsing XDC File [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.srcs/constrs_1/imports/Lab3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fir_filter_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fir_filter_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.848 ; gain = 0.000 ; free physical = 125 ; free virtual = 2249
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.848 ; gain = 0.000 ; free physical = 125 ; free virtual = 2249
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.848 ; gain = 0.000 ; free physical = 125 ; free virtual = 2249
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.848 ; gain = 0.000 ; free physical = 125 ; free virtual = 2249
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'sine_generator/test_sig_gen' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 192 ; free virtual = 2320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 192 ; free virtual = 2320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sine_generator/test_sig_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fir. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 194 ; free virtual = 2322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 184 ; free virtual = 2314
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sig_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module measure_sine_peak 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 171 ; free virtual = 2304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 137 ; free virtual = 2140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 136 ; free virtual = 2139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 135 ; free virtual = 2139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 126 ; free virtual = 2139
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 126 ; free virtual = 2139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 126 ; free virtual = 2139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 126 ; free virtual = 2139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 125 ; free virtual = 2139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 125 ; free virtual = 2139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |fir_compiler_0 |         1|
|2     |cordic_0       |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |cordic_0       |     1|
|2     |fir_compiler_0 |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    16|
|5     |LUT1           |     1|
|6     |LUT2           |    52|
|7     |LUT3           |    17|
|8     |LUT4           |    32|
|9     |FDRE           |    63|
|10    |FDSE           |     1|
|11    |IBUF           |    19|
|12    |OBUF           |    48|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------------+------------------+------+
|      |Instance               |Module            |Cells |
+------+-----------------------+------------------+------+
|1     |top                    |                  |   317|
|2     |  simple_peak_detector |measure_sine_peak |    51|
|3     |  sine_generator       |sig_gen           |   180|
+------+-----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.848 ; gain = 441.047 ; free physical = 125 ; free virtual = 2139
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1744.848 ; gain = 131.648 ; free physical = 173 ; free virtual = 2193
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.855 ; gain = 441.047 ; free physical = 173 ; free virtual = 2193
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.855 ; gain = 0.000 ; free physical = 133 ; free virtual = 2129
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1744.855 ; gain = 452.609 ; free physical = 188 ; free virtual = 2185
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.855 ; gain = 0.000 ; free physical = 188 ; free virtual = 2185
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/FIR_Filter_Implimentation/FIR_Filter/FIR_Filter.runs/synth_1/fir_filter_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_filter_test_utilization_synth.rpt -pb fir_filter_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 22:16:29 2021...
