################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2024/09/01 09:07:33)
# requested at line 3 in /student/zschab/Desktop/Projekt_UEC2/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

rtl/draw_player_ctl.sv
rtl/top_vga.sv
fpga/rtl/clk_wiz_0.v
fpga/rtl/clk_wiz_0_clk_wiz.v
fpga/rtl/top_vga_basys3.sv
rtl/draw_mouse.sv
rtl/draw_rect_ctl.sv
rtl/image_rom.sv
rtl/mouse_to_gpio.sv
rtl/state_pkg.sv
rtl/vga_if.sv
sim/common/tiff_writer.sv
sim/top_fpga/top_fpga_tb.sv
sim/top_vga/top_vga_tb.sv
rtl/vga_pkg.sv
sim/vga_timing/vga_timing_tb.sv
rtl/vga_timing.sv
rtl/draw_rect.sv
rtl/draw_player2.sv
rtl/draw_player1.sv
rtl/draw_buttons.sv
rtl/draw_bg.sv
sim/common/glbl.v
tools/sim/common/glbl.v

