<?xml version="1.0" encoding="UTF-8"?>
<module version="1" open_brace="&lt;" hierarchy_delimiter="." root_context_id="vsl: group8 sram_6t_tb schematic vl: hspice hspiceD schematic spice veriloga" name="" close_brace="&gt;">
    <scope name="ModuleDir">
        <forward>
            <mapping src="vsl: group8 sram_6t_tb schematic vl: hspice hspiceD schematic spice veriloga" dst="sram_6t_tb"/>
            <mapping src="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga" dst="sram_6t"/>
            <mapping src="vsl: analogLib vpwl hspice" dst="vpwl"/>
            <mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
            <mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
        </forward>
        <reverse>
            <mapping src="sram_6t_tb" dst="vsl: group8 sram_6t_tb schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="sram_6t" dst="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
            <mapping src="vpwl" dst="vsl: analogLib vpwl hspice"/>
            <mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
            <mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
        </reverse>
    </scope>
    <scope name="ModuleName">
        <forward>
            <mapping src="vsl: group8 sram_6t_tb schematic vl: hspice hspiceD schematic spice veriloga" dst="sram_6t_tb"/>
            <mapping src="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga" dst="sram_6t"/>
            <mapping src="vsl: analogLib vpwl hspice" dst="vpwl"/>
            <mapping src="vsl: analogLib vpulse hspice" dst="vpulse"/>
            <mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
            <mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
        </forward>
        <reverse>
            <mapping src="sram_6t_tb" dst="vsl: group8 sram_6t_tb schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="sram_6t" dst="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping src="vpulse" dst="vsl: analogLib vpulse hspice"/>
            <mapping src="vpwl" dst="vsl: analogLib vpwl hspice"/>
            <mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
            <mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <root_context version="1">
        <top_cell_view>
            <lib>group8</lib>
            <cell>sram_6t_tb</cell>
            <view>schematic</view>
        </top_cell_view>
        <view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
        <view_stop_list>hspice hspiceD</view_stop_list>
    </root_context>
</module>
