
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038316                       # Number of seconds simulated
sim_ticks                                 38315799387                       # Number of ticks simulated
final_tick                               567880179324                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 258754                       # Simulator instruction rate (inst/s)
host_op_rate                                   326527                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2242304                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923756                       # Number of bytes of host memory used
host_seconds                                 17087.69                       # Real time elapsed on the host
sim_insts                                  4421500440                       # Number of instructions simulated
sim_ops                                    5579590520                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3947392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4159616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1079552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2337664                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11531136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3237376                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3237376                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30839                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        32497                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8434                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18263                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 90087                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           25292                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                25292                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    103022567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    108561379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28175114                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     61010446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               300949900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36747                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56791                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             180396                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84491934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84491934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84491934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    103022567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    108561379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28175114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     61010446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              385441834                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91884412                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31002012                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25438353                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019247                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13130644                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093054                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159354                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87236                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32057087                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170415464                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31002012                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15252408                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36617400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10828911                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9218702                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15679126                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       803236                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86670074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.416058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.311712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50052674     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655780      4.22%     61.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3201712      3.69%     65.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3447527      3.98%     69.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2997658      3.46%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1577667      1.82%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1032235      1.19%     76.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2712844      3.13%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17991977     20.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86670074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.337402                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.854672                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33718654                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8801356                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34835119                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544514                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8770422                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5073600                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6505                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202086073                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51132                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8770422                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35391442                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4728794                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1361738                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33672458                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2745212                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195237456                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13478                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715569                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751654                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          150                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271226276                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910446089                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910446089                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102967017                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34131                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18095                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7288471                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19247255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10036499                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240063                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3155585                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184054754                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34098                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147855219                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290277                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61134500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186799764                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2054                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86670074                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.705955                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.903219                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32388283     37.37%     37.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17902457     20.66%     58.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11988874     13.83%     71.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7635812      8.81%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7538481      8.70%     89.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435657      5.12%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382533      3.90%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743645      0.86%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654332      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86670074                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082348     70.03%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203493     13.17%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259571     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121620896     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018687      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15758788     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8440826      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147855219                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.609144                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545453                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010452                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384216238                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245224409                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143709991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149400672                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260923                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7035126                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          504                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1071                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2294826                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8770422                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3912450                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       167355                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184088852                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19247255                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10036499                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18076                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120151                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6719                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1071                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128010                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365176                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145278974                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14807085                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576241                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23006894                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587300                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8199809                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.581106                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143854186                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143709991                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93753023                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261843831                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.564030                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358049                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61671272                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044810                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77899652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571534                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154779                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32575499     41.82%     41.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20460358     26.27%     68.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8393145     10.77%     78.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290512      5.51%     84.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3678586      4.72%     89.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1803447      2.32%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2002180      2.57%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008323      1.29%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687602      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77899652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687602                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           258305242                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376965068                       # The number of ROB writes
system.switch_cpus0.timesIdled                  48629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5214338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.918844                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.918844                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.088324                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.088324                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655965925                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197132048                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189550463                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91884412                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30365390                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24678535                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2072994                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12830744                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11849164                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3206320                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87755                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30494249                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168449792                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30365390                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15055484                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37045314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11141965                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8225471                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14932494                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       889323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84787431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.454389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.288673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47742117     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3256402      3.84%     60.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2623892      3.09%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6397992      7.55%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1728003      2.04%     72.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2229796      2.63%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1613098      1.90%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          905426      1.07%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18290705     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84787431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.330474                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.833279                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31900159                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8038382                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35623199                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       244206                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8981476                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5186931                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201390045                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79190                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8981476                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34233168                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1693995                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2881639                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33475943                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3521202                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194304627                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41080                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1459371                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1088111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5384                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272033629                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    907128227                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    907128227                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166652317                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105381299                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40154                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22748                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9624460                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18117900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9231384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145174                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3034983                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183729113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38735                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145948411                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       289906                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63526461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193892234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6451                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84787431                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.721345                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882013                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30639183     36.14%     36.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17884132     21.09%     57.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11721847     13.82%     71.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8650437     10.20%     81.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7428116      8.76%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3849490      4.54%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3293079      3.88%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       618290      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       702857      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84787431                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         854328     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172554     14.39%     85.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172157     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121606721     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2077454      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16142      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14493200      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7754894      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145948411                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.588391                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1199045                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008216                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378173202                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247294950                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142228233                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147147456                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       548989                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7150046                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2775                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          641                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2372088                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8981476                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         727476                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        83205                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183767850                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       396998                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18117900                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9231384                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22593                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          641                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1241097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1164146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2405243                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143627082                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13596619                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2321327                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21148881                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20258041                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7552262                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.563128                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142322626                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142228233                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92686332                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261670358                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.547904                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354210                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97630916                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119900184                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63868796                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2078289                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75805955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.581672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.127391                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30676957     40.47%     40.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20459618     26.99%     67.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8320278     10.98%     78.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4679098      6.17%     84.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3827447      5.05%     89.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1554066      2.05%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1848963      2.44%     94.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       927404      1.22%     95.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3512124      4.63%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75805955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97630916                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119900184                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17827141                       # Number of memory references committed
system.switch_cpus1.commit.loads             10967845                       # Number of loads committed
system.switch_cpus1.commit.membars              16142                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17227427                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108034354                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2440980                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3512124                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256062811                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          376525190                       # The number of ROB writes
system.switch_cpus1.timesIdled                  53433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                7096981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97630916                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119900184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97630916                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.941141                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.941141                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.062541                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.062541                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       646150240                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196586585                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185829008                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32284                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91884412                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33747770                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27536120                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2254046                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14324280                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13298078                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3492301                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99029                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34985531                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             183357061                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33747770                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16790379                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39745075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11755106                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7320714                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17034343                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       871206                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     91533782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.477166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        51788707     56.58%     56.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3263745      3.57%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4867730      5.32%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3387386      3.70%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2367157      2.59%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2314076      2.53%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1409498      1.54%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2996846      3.27%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        19138637     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     91533782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367285                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.995519                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35973914                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7568329                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37955624                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       553742                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9482167                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5682303                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     219625480                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1666                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9482167                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37988300                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         525633                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4130099                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36453908                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2953670                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     213103885                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1234328                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1003206                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    298943541                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    992010049                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    992010049                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184038840                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       114904607                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38376                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18346                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8759907                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19539303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9999793                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119067                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3326430                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         198597468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        158656225                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       314915                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66194020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202598842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     91533782                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.733308                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.911354                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     34064681     37.22%     37.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17776936     19.42%     56.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13127399     14.34%     70.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8596549      9.39%     80.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8592547      9.39%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4159155      4.54%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3687363      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       688513      0.75%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       840639      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     91533782                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         864532     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        171324     14.13%     85.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176914     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    132723470     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2002870      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18282      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15595029      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8316574      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     158656225                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.726694                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1212770                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007644                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    410373909                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    264828522                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    154268720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     159868995                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       497563                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7580768                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6724                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2395347                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9482167                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         272416                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51826                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    198634098                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       688847                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19539303                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9999793                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18346                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43908                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1375001                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1224457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2599458                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    155740795                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14570639                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2915422                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22688843                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22130487                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8118204                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.694964                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             154335014                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            154268720                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         99958808                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        284031100                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.678943                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351929                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107004783                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    131898375                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66735876                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2272109                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     82051615                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.607505                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.161913                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     32683361     39.83%     39.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22891546     27.90%     67.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8646755     10.54%     78.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4843240      5.90%     84.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4115708      5.02%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1840768      2.24%     91.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1763450      2.15%     93.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1198069      1.46%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4068718      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     82051615                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107004783                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131898375                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19562968                       # Number of memory references committed
system.switch_cpus2.commit.loads             11958527                       # Number of loads committed
system.switch_cpus2.commit.membars              18282                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19137049                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118742461                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2728010                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4068718                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           276617148                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          406756758                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 350630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107004783                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131898375                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107004783                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858694                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858694                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.164559                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.164559                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       699464342                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      214627006                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      201838469                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36564                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91884412                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31763756                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25853697                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2122685                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13555248                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12526173                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3272438                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93501                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35120547                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173446893                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31763756                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15798611                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36454141                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10891941                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7257891                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17167209                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       851524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     87565381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.439644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.284091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        51111240     58.37%     58.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1970254      2.25%     60.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2570035      2.93%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3863447      4.41%     67.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3749395      4.28%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2848296      3.25%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1697912      1.94%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2537286      2.90%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17217516     19.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     87565381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345693                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.887664                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36276803                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7137978                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35143931                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       274141                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8732527                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5376157                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207527581                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8732527                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38201152                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1142288                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3194715                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33448604                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2846089                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201492662                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1701                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1230203                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       892836                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          638                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280765917                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    938392304                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    938392304                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174564029                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106201723                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42712                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24081                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8033339                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18679332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9891762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191802                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3125681                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187270827                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150857435                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       282250                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60895801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    185158054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6479                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     87565381                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.722798                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894932                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31555818     36.04%     36.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18873337     21.55%     57.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12153011     13.88%     71.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8316732      9.50%     80.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7782890      8.89%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4146910      4.74%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3058287      3.49%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       915120      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       763276      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87565381                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         742022     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152816     14.23%     83.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       178850     16.66%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125523076     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2131803      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17040      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14894617      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8290899      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150857435                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.641817                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1073694                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007117                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    390636195                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    248208029                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146621236                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151931129                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       511994                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7160199                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2388                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          880                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2508527                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          625                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8732527                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         703827                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       101806                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187311391                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1285575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18679332                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9891762                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23519                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         77141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          880                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1301261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1194916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2496177                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147969359                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14019922                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2888076                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22125307                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20724198                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8105385                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.610386                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146659977                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146621236                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94208397                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264566083                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.595714                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356086                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102232882                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125648335                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61663294                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34080                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2157716                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     78832854                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.593857                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142893                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     31448218     39.89%     39.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22152532     28.10%     67.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8170585     10.36%     78.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4675879      5.93%     84.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3897563      4.94%     89.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1905528      2.42%     91.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1917178      2.43%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       816932      1.04%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3848439      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     78832854                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102232882                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125648335                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18902348                       # Number of memory references committed
system.switch_cpus3.commit.loads             11519124                       # Number of loads committed
system.switch_cpus3.commit.membars              17040                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18020928                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113254844                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2563714                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3848439                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           262296044                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          383360489                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4319031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102232882                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125648335                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102232882                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.898776                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.898776                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.112625                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.112625                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       665882844                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202508952                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191659868                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34080                       # number of misc regfile writes
system.l20.replacements                         30850                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          357344                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32898                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.862180                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.173458                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.453989                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1695.632155                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           349.740398                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827945                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.170772                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65378                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65378                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10598                       # number of Writeback hits
system.l20.Writeback_hits::total                10598                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65378                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65378                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65378                       # number of overall hits
system.l20.overall_hits::total                  65378                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30839                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30850                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30839                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30850                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30839                       # number of overall misses
system.l20.overall_misses::total                30850                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1430468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5229199212                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5230629680                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1430468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5229199212                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5230629680                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1430468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5229199212                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5230629680                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96217                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96228                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10598                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10598                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96217                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96228                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96217                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96228                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.320515                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.320593                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320515                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.320593                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320515                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.320593                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169564.486916                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169550.394814                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169564.486916                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169550.394814                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169564.486916                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169550.394814                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5360                       # number of writebacks
system.l20.writebacks::total                     5360                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30839                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30850                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30839                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30850                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30839                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30850                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4877917419                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4879223257                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4877917419                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4879223257                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4877917419                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4879223257                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320515                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.320593                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320515                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.320593                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320515                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.320593                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158173.657349                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158159.586937                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158173.657349                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158159.586937                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158173.657349                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158159.586937                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         32511                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          148039                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34559                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.283660                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.035018                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.814338                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1681.409813                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           360.740831                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002459                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000398                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.821001                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.176143                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38471                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38471                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8340                       # number of Writeback hits
system.l21.Writeback_hits::total                 8340                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38471                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38471                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38471                       # number of overall hits
system.l21.overall_hits::total                  38471                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        32497                       # number of ReadReq misses
system.l21.ReadReq_misses::total                32510                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        32497                       # number of demand (read+write) misses
system.l21.demand_misses::total                 32510                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        32497                       # number of overall misses
system.l21.overall_misses::total                32510                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1724174                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5739269261                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5740993435                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1724174                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5739269261                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5740993435                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1724174                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5739269261                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5740993435                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        70968                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              70981                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8340                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8340                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        70968                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               70981                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        70968                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              70981                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.457911                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.458010                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.457911                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.458010                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.457911                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.458010                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 176609.202726                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 176591.615964                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 176609.202726                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 176591.615964                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 176609.202726                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 176591.615964                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4728                       # number of writebacks
system.l21.writebacks::total                     4728                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        32497                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           32510                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        32497                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            32510                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        32497                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           32510                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5361832421                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5363403305                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5361832421                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5363403305                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5361832421                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5363403305                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.457911                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.458010                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.457911                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.458010                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.457911                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.458010                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164994.689387                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 164977.031836                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 164994.689387                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 164977.031836                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 164994.689387                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 164977.031836                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8451                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          200862                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10499                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.131536                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           35.558176                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.388934                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1400.262102                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           609.790788                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017362                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001166                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.683722                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.297749                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        26912                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  26912                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8634                       # number of Writeback hits
system.l22.Writeback_hits::total                 8634                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        26912                       # number of demand (read+write) hits
system.l22.demand_hits::total                   26912                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        26912                       # number of overall hits
system.l22.overall_hits::total                  26912                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8434                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8451                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8434                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8451                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8434                       # number of overall misses
system.l22.overall_misses::total                 8451                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3604003                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1394157500                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1397761503                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3604003                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1394157500                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1397761503                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3604003                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1394157500                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1397761503                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35346                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35363                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8634                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8634                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35346                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35363                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35346                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35363                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.238613                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.238979                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.238613                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.238979                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.238613                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.238979                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 212000.176471                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165302.051221                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165395.988995                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 212000.176471                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165302.051221                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165395.988995                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 212000.176471                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165302.051221                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165395.988995                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4584                       # number of writebacks
system.l22.writebacks::total                     4584                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8434                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8451                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8434                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8451                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8434                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8451                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3410160                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1297957896                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1301368056                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3410160                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1297957896                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1301368056                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3410160                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1297957896                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1301368056                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238613                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.238979                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.238613                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.238979                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.238613                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.238979                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 200597.647059                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153895.885226                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153989.830316                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 200597.647059                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153895.885226                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153989.830316                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 200597.647059                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153895.885226                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153989.830316                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         18282                       # number of replacements
system.l23.tagsinuse                      2047.987142                       # Cycle average of tags in use
system.l23.total_refs                          208984                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20330                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.279587                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.393391                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.079510                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1659.002226                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           370.512015                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008493                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000527                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.810060                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.180914                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35212                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35212                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19878                       # number of Writeback hits
system.l23.Writeback_hits::total                19878                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35212                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35212                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35212                       # number of overall hits
system.l23.overall_hits::total                  35212                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        18260                       # number of ReadReq misses
system.l23.ReadReq_misses::total                18273                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        18263                       # number of demand (read+write) misses
system.l23.demand_misses::total                 18276                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        18263                       # number of overall misses
system.l23.overall_misses::total                18276                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3180514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2760966800                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2764147314                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       229532                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       229532                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3180514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2761196332                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2764376846                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3180514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2761196332                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2764376846                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53472                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53485                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19878                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19878                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53475                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53488                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53475                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53488                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341487                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341647                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341524                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341684                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341524                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341684                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151203.001095                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151269.485799                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 76510.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 76510.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151190.731643                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151257.214161                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151190.731643                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151257.214161                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10620                       # number of writebacks
system.l23.writebacks::total                    10620                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        18260                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           18273                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        18263                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            18276                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        18263                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           18276                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2552537036                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2555569602                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       195542                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       195542                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2552732578                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2555765144                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2552732578                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2555765144                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341487                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341647                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341524                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341684                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341524                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341684                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139788.446659                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139854.955508                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 65180.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 65180.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139776.191097                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139842.697746                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139776.191097                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139842.697746                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996514                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015686776                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843351.680581                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996514                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15679115                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15679115                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15679115                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15679115                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15679115                       # number of overall hits
system.cpu0.icache.overall_hits::total       15679115                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1481838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1481838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15679126                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15679126                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15679126                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15679126                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15679126                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15679126                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96217                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191901861                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96473                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1989.176879                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494589                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505411                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11637385                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11637385                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17227                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17227                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19346790                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19346790                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19346790                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19346790                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       364280                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       364280                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       364400                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        364400                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       364400                       # number of overall misses
system.cpu0.dcache.overall_misses::total       364400                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23880194694                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23880194694                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10086854                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10086854                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23890281548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23890281548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23890281548                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23890281548                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12001665                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12001665                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19711190                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19711190                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19711190                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19711190                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030352                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030352                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018487                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018487                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018487                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018487                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65554.503937                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65554.503937                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84057.116667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84057.116667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65560.597003                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65560.597003                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65560.597003                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65560.597003                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10598                       # number of writebacks
system.cpu0.dcache.writebacks::total            10598                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       268063                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       268063                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       268183                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       268183                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       268183                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       268183                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96217                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96217                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96217                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96217                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96217                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96217                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5741641421                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5741641421                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5741641421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5741641421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5741641421                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5741641421                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004881                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004881                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004881                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004881                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59673.876976                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59673.876976                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59673.876976                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59673.876976                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59673.876976                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59673.876976                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996983                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020013233                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056478.292339                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996983                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14932478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14932478                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14932478                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14932478                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14932478                       # number of overall hits
system.cpu1.icache.overall_hits::total       14932478                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2092572                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2092572                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2092572                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2092572                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2092572                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2092572                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14932494                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14932494                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14932494                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14932494                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14932494                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14932494                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 130785.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 130785.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 130785.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1737174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1737174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1737174                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 133628.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70968                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180920216                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71224                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2540.158037                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.695757                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.304243                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901155                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098845                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10321289                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10321289                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6827012                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6827012                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22213                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22213                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16142                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16142                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17148301                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17148301                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17148301                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17148301                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       158704                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       158704                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       158704                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        158704                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       158704                       # number of overall misses
system.cpu1.dcache.overall_misses::total       158704                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15478095685                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15478095685                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15478095685                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15478095685                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15478095685                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15478095685                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10479993                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10479993                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6827012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6827012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17307005                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17307005                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17307005                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17307005                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015144                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015144                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009170                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009170                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009170                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009170                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97528.075442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97528.075442                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97528.075442                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97528.075442                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97528.075442                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97528.075442                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8340                       # number of writebacks
system.cpu1.dcache.writebacks::total             8340                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        87736                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        87736                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        87736                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        87736                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        87736                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        87736                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70968                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70968                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70968                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70968                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6042344943                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6042344943                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6042344943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6042344943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6042344943                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6042344943                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85141.823681                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85141.823681                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 85141.823681                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85141.823681                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 85141.823681                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85141.823681                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.060804                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1023384889                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2210334.533477                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.060804                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025738                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740482                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17034324                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17034324                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17034324                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17034324                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17034324                       # number of overall hits
system.cpu2.icache.overall_hits::total       17034324                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3971837                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3971837                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3971837                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3971837                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3971837                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3971837                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17034343                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17034343                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17034343                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17034343                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17034343                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17034343                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 209044.052632                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 209044.052632                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 209044.052632                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 209044.052632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 209044.052632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 209044.052632                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3621324                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3621324                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3621324                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3621324                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3621324                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3621324                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 213019.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 213019.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 213019.058824                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 213019.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 213019.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 213019.058824                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35346                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165835559                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35602                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4658.040531                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.104967                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.895033                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902754                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097246                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11090385                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11090385                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7567877                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7567877                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18313                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18313                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18282                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18282                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18658262                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18658262                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18658262                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18658262                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        71302                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        71302                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        71302                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         71302                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        71302                       # number of overall misses
system.cpu2.dcache.overall_misses::total        71302                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3937868345                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3937868345                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3937868345                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3937868345                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3937868345                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3937868345                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11161687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11161687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7567877                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7567877                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18282                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18282                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18729564                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18729564                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18729564                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18729564                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006388                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003807                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003807                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003807                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003807                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55228.020883                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55228.020883                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55228.020883                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55228.020883                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55228.020883                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55228.020883                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8634                       # number of writebacks
system.cpu2.dcache.writebacks::total             8634                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35956                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35956                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35956                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35956                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35956                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35956                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35346                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35346                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35346                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35346                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1599624106                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1599624106                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1599624106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1599624106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1599624106                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1599624106                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45256.156453                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45256.156453                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45256.156453                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45256.156453                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45256.156453                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45256.156453                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997124                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020390613                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057239.139113                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997124                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17167192                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17167192                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17167192                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17167192                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17167192                       # number of overall hits
system.cpu3.icache.overall_hits::total       17167192                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4287513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4287513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17167209                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17167209                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17167209                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17167209                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17167209                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17167209                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53475                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174514579                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53731                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3247.930971                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.239464                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.760536                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911092                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088908                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10666317                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10666317                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7344077                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7344077                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17984                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17984                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17040                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17040                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18010394                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18010394                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18010394                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18010394                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135416                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135416                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4033                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4033                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       139449                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        139449                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       139449                       # number of overall misses
system.cpu3.dcache.overall_misses::total       139449                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11201752402                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11201752402                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    550343679                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    550343679                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11752096081                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11752096081                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11752096081                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11752096081                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10801733                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10801733                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7348110                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7348110                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17040                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17040                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18149843                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18149843                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18149843                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18149843                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012537                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012537                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000549                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000549                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007683                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007683                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007683                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007683                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 82721.040365                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82721.040365                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 136460.123729                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 136460.123729                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 84275.226649                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84275.226649                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 84275.226649                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84275.226649                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2870955                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 106331.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19878                       # number of writebacks
system.cpu3.dcache.writebacks::total            19878                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81944                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81944                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4030                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4030                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85974                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85974                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85974                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85974                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53472                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53472                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53475                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53475                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53475                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53475                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3065185099                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3065185099                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       232532                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       232532                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3065417631                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3065417631                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3065417631                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3065417631                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57323.180337                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57323.180337                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 77510.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 77510.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57324.312875                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57324.312875                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57324.312875                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57324.312875                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
