[
	{
		"original_line": " *  Copyright (c) 1998", 
		"bug_line": " *  Copyright (c) 1998;",
		"error_description": "Added semicolon inside comment block - semicolons are invalid syntax within multi-line comments and break comment parsing"
	},
	{
		"original_line": "   parameters that are described by the gain(s21), isolation(s12), and", 
		"bug_line": "   parameters that are described by the gain(s21), isolation(s12), and */ $",
		"error_description": "Prematurely terminated multi-line comment with '*/' followed by an invalid '$' token, causing syntax error due to unterminated comment and illegal character"
	},
	{
		"original_line": "a1 = -sqrt(s21/(3*c3));", 
		"bug_line": "a1 = -sqrt(s21/(3*c3))",
		"error_description": "Missing semicolon at statement termination"
	},
	{
		"original_line": "   part of the input and output impedances. An equivalent circuit is built", 
		"bug_line": "   part of the input and output impedances. An equivalent circuit is built */",
		"error_description": "Prematurely terminates the block comment with '*/', causing subsequent lines (which are non-code text) to be interpreted as invalid Verilog-A syntax."
	},
	{
		"original_line": "module lna(in, out);", 
		"bug_line": "moduel lna(in, out);",
		"error_description": "Misspelled keyword 'moduel' instead of 'module', causing unrecognized declaration"
	},
	{
		"original_line": "`define db20_real(x)  (pow(10, (x)/20))", 
		"bug_line": "`define db20_real(x)  (pow(10, (x)/20)",
		"error_description": "Unmatched parentheses: missing closing parenthesis for the outer expression group in the macro definition, causing a syntax error."
	},
	{
		"original_line": "        a1 = sqrt(s21/(3*c3));", 
		"bug_line": "        a1 = sqrt(s21/(3*c3))",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "   parameter real ip3 = -10;", 
		"bug_line": "   parameter real ip3 = -10",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "   inout in, out;", 
		"bug_line": "   inout in: out;",
		"error_description": "Using colon instead of comma to separate port identifiers is invalid syntax. VerilogA requires commas to separate multiple ports in the declaration list."
	},
	{
		"original_line": "`CAPG(in_int, cin*1e-9);", 
		"bug_line": "CAPG(in_int, cin*1e-9);",
		"error_description": "Missing backtick (`) before macro name, causing the compiler to interpret 'CAPG' as an undefined function instead of a macro."
	},
	{
		"original_line": "   parameter real rout = 50 from (0:inf);", 
		"bug_line": "   parameter real rout = 50 from (0:inf;",
		"error_description": "Unmatched parenthesis in parameter range expression. The closing parenthesis is missing, causing a syntax error due to unbalanced parentheses."
	},
	{
		"original_line": "      if(a1 > sqrt(s21/(3*c3)) ) ", 
		"bug_line": "      if a1 > sqrt(s21/(3*c3)) ) ",
		"error_description": "Missing opening parenthesis after 'if' keyword. VerilogA requires conditions to be enclosed in parentheses."
	},
	{
		"original_line": " *  $Date: 2003/10/06 06:41:18 $", 
		"bug_line": " *  $Date: 2003/10/06 06:41:18 $ */",
		"error_description": "Prematurely closes multi-line comment with '*/', causing subsequent lines (including ' *  $Revision: 1.1 $' and ' */') to be interpreted as invalid code outside comment block."
	},
	{
		"original_line": "   real      rnf;           // real NF", 
		"bug_line": "   real      rnf           // real NF",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "      @(initial_step) begin", 
		"bug_line": "      @(initial_step begin",
		"error_description": "Missing closing parenthesis ')' in event control expression. The parentheses around 'initial_step' are unclosed, causing a syntax error."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analg begin",
		"error_description": "Misspelled keyword 'analg' instead of correct 'analog'"
	},
	{
		"original_line": "endmodule // lna", 
		"bug_line": "endmodul // lna",
		"error_description": "Misspelled 'endmodule' keyword as 'endmodul' (missing 'e'), causing a syntax error due to unrecognized module termination keyword."
	},
	{
		"original_line": "   parameter real cout = 0 from [0:100];", 
		"bug_line": "   parameter real cout = 0 from [0,100];",
		"error_description": "Used comma instead of colon in range constraint [0,100], violating VerilogA syntax which requires colon (:) as range separator."
	},
	{
		"original_line": "In this model, the linear network is contructed from the S", 
		"bug_line": "In this model, the linear network is contructed from the S */",
		"error_description": "Added '*/' at the end of the comment line, prematurely terminating the block comment. This causes subsequent lines (originally within the comment) to be interpreted as invalid Verilog-A code."
	},
	{
		"original_line": "         s11 = `db20_real(gammain);", 
		"bug_line": "         s11 = `db20_real(gammain)",
		"error_description": "Missing semicolon at the end of the statement"
	}
]