clock_16MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../Eje_4_Ahora_Si.gen/sources_1/ip/clock_16MHz/clock_16MHz_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clock_16MHz.v,verilog,xil_defaultlib,../../../../Eje_4_Ahora_Si.gen/sources_1/ip/clock_16MHz/clock_16MHz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
