{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 20 22:06:40 2017 " "Info: Processing started: Sun Aug 20 22:06:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off First_project -c First_project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off First_project -c First_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info (12023): Found entity 1: PWM" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frqdiv.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file frqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 frqdiv " "Info (12023): Found entity 1: frqdiv" {  } { { "frqdiv.v" "" { Text "V:/Altera project/Altera-PWM-Driver/frqdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Info (12023): Found entity 1: SPI_slave" {  } { { "spi_slave.v" "" { Text "V:/Altera project/Altera-PWM-Driver/spi_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_project.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file first_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 First_project " "Info (12023): Found entity 1: First_project" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepdirdriver.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file stepdirdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepdirdriver " "Info (12023): Found entity 1: stepdirdriver" {  } { { "stepdirdriver.v" "" { Text "V:/Altera project/Altera-PWM-Driver/stepdirdriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SETPOS.v(18) " "Warning (10268): Verilog HDL information at SETPOS.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "SETPOS.v" "" { Text "V:/Altera project/Altera-PWM-Driver/SETPOS.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setpos.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file setpos.v" { { "Info" "ISGN_ENTITY_NAME" "1 SETPOS " "Info (12023): Found entity 1: SETPOS" {  } { { "SETPOS.v" "" { Text "V:/Altera project/Altera-PWM-Driver/SETPOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relay.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file relay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RELAY " "Info (12023): Found entity 1: RELAY" {  } { { "relay.v" "" { Text "V:/Altera project/Altera-PWM-Driver/relay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "energy_saver.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file energy_saver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Energy_saver " "Info (12023): Found entity 1: Energy_saver" {  } { { "Energy_saver.v" "" { Text "V:/Altera project/Altera-PWM-Driver/Energy_saver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "humidity.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file humidity.v" { { "Info" "ISGN_ENTITY_NAME" "1 Humidity " "Info (12023): Found entity 1: Humidity" {  } { { "Humidity.v" "" { Text "V:/Altera project/Altera-PWM-Driver/Humidity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "five_sec.v(11) " "Warning (10268): Verilog HDL information at five_sec.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "five_sec.v" "" { Text "V:/Altera project/Altera-PWM-Driver/five_sec.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_sec.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file five_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_sec " "Info (12023): Found entity 1: five_sec" {  } { { "five_sec.v" "" { Text "V:/Altera project/Altera-PWM-Driver/five_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "First_project " "Info (12127): Elaborating entity \"First_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slave SPI_slave:SPI_MODULE " "Info (12128): Elaborating entity \"SPI_slave\" for hierarchy \"SPI_slave:SPI_MODULE\"" {  } { { "First_project.v" "SPI_MODULE" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED spi_slave.v(6) " "Warning (10034): Output port \"LED\" at spi_slave.v(6) has no driver" {  } { { "spi_slave.v" "" { Text "V:/Altera project/Altera-PWM-Driver/spi_slave.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frqdiv frqdiv:FGD " "Info (12128): Elaborating entity \"frqdiv\" for hierarchy \"frqdiv:FGD\"" {  } { { "First_project.v" "FGD" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SETPOS SETPOS:STPS " "Info (12128): Elaborating entity \"SETPOS\" for hierarchy \"SETPOS:STPS\"" {  } { { "First_project.v" "STPS" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELAY RELAY:RL " "Info (12128): Elaborating entity \"RELAY\" for hierarchy \"RELAY:RL\"" {  } { { "First_project.v" "RL" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepdirdriver stepdirdriver:SDRV " "Info (12128): Elaborating entity \"stepdirdriver\" for hierarchy \"stepdirdriver:SDRV\"" {  } { { "First_project.v" "SDRV" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Energy_saver Energy_saver:E_s " "Info (12128): Elaborating entity \"Energy_saver\" for hierarchy \"Energy_saver:E_s\"" {  } { { "First_project.v" "E_s" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:p_w_m " "Info (12128): Elaborating entity \"PWM\" for hierarchy \"PWM:p_w_m\"" {  } { { "First_project.v" "p_w_m" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out3 PWM.v(6) " "Warning (10034): Output port \"PWM_out3\" at PWM.v(6) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out4 PWM.v(7) " "Warning (10034): Output port \"PWM_out4\" at PWM.v(7) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out5 PWM.v(8) " "Warning (10034): Output port \"PWM_out5\" at PWM.v(8) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out6 PWM.v(9) " "Warning (10034): Output port \"PWM_out6\" at PWM.v(9) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out7 PWM.v(10) " "Warning (10034): Output port \"PWM_out7\" at PWM.v(10) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out8 PWM.v(11) " "Warning (10034): Output port \"PWM_out8\" at PWM.v(11) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_out9 PWM.v(12) " "Warning (10034): Output port \"PWM_out9\" at PWM.v(12) has no driver" {  } { { "PWM.v" "" { Text "V:/Altera project/Altera-PWM-Driver/PWM.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Humidity Humidity:Hum " "Info (12128): Elaborating entity \"Humidity\" for hierarchy \"Humidity:Hum\"" {  } { { "First_project.v" "Hum" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_sec five_sec:F_S " "Info (12128): Elaborating entity \"five_sec\" for hierarchy \"five_sec:F_S\"" {  } { { "First_project.v" "F_S" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qp14.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qp14 " "Info (12023): Found entity 1: altsyncram_qp14" {  } { { "db/altsyncram_qp14.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_qp14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2eq1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2eq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2eq1 " "Info (12023): Found entity 1: altsyncram_2eq1" {  } { { "db/altsyncram_2eq1.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/altsyncram_2eq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info (12023): Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iib " "Info (12023): Found entity 1: mux_iib" {  } { { "db/mux_iib.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/mux_iib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Info (12023): Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/mux_doc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info (12023): Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fai.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fai " "Info (12023): Found entity 1: cntr_fai" {  } { { "db/cntr_fai.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cntr_fai.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info (12023): Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_65j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_65j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_65j " "Info (12023): Found entity 1: cntr_65j" {  } { { "db/cntr_65j.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cntr_65j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Info (12023): Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cntr_0ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info (12023): Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info (12023): Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info (12023): Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "V:/Altera project/Altera-PWM-Driver/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "Info (12205): 1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Info (12211): Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "" 0 -1}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "Info (12208): 2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Info (12229): Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Info (12229): Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_out3 GND " "Warning (13410): Pin \"PWM_out3\" is stuck at GND" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_out4 GND " "Warning (13410): Pin \"PWM_out4\" is stuck at GND" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_out5 GND " "Warning (13410): Pin \"PWM_out5\" is stuck at GND" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_out6 GND " "Warning (13410): Pin \"PWM_out6\" is stuck at GND" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_out7 GND " "Warning (13410): Pin \"PWM_out7\" is stuck at GND" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_out8 GND " "Warning (13410): Pin \"PWM_out8\" is stuck at GND" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_out9 GND " "Warning (13410): Pin \"PWM_out9\" is stuck at GND" {  } { { "First_project.v" "" { Text "V:/Altera project/Altera-PWM-Driver/First_project.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info (17049): 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Humidity:Hum\|mstate~4 " "Info (17050): Register \"Humidity:Hum\|mstate~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Humidity:Hum\|mstate~5 " "Info (17050): Register \"Humidity:Hum\|mstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Humidity:Hum\|mstate~6 " "Info (17050): Register \"Humidity:Hum\|mstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Humidity:Hum\|mstate.000 " "Info (17050): Register \"Humidity:Hum\|mstate.000\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Humidity:Hum\|mstate.011 " "Info (17050): Register \"Humidity:Hum\|mstate.011\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "505 " "Info (21057): Implemented 505 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info (21058): Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info (21059): Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info (21060): Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "477 " "Info (21061): Implemented 477 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "V:/Altera project/Altera-PWM-Driver/First_project.map.smsg " "Info (144001): Generated suppressed messages file V:/Altera project/Altera-PWM-Driver/First_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Info: Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 20 22:06:51 2017 " "Info: Processing ended: Sun Aug 20 22:06:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
