This system behaves like a simplified pipelined processor core with deterministic timing and clean stage separation.

Processor Model

![Image](image_1.png)

Output Signals

![Image](image_2.png)
