// Seed: 1540078704
module module_0 (
    id_1
);
  input wire id_1;
  assign module_1.id_2 = 0;
  logic [1 : 1] id_2;
  ;
  logic id_3, id_4;
  supply0 id_5 = -1'b0;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wire  id_3,
    input  wor   id_4,
    output logic id_5,
    output wand  id_6,
    input  wand  id_7,
    input  tri   id_8,
    output wand  id_9
);
  wand id_11;
  assign id_11 = 1;
  assign id_5  = 1'd0 + -1;
  always_latch begin : LABEL_0
    @(posedge -1) id_2 <= -1;
    id_0 <= 1;
    $signed(29);
    ;
  end
  module_0 modCall_1 (id_11);
  initial id_5 <= id_3;
  assign id_9 = -1;
  assign id_9 = id_3;
  assign id_5 = id_4;
endmodule
