// Seed: 4197112402
module module_0 (
    input wor id_0#(
        .id_18(1),
        .id_19(1)
    ),
    input wor id_1,
    input wand id_2,
    input wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wire id_7,
    output tri1 id_8,
    input tri1 id_9,
    output tri id_10,
    input tri0 id_11,
    input wor id_12
    , id_20,
    input tri id_13,
    input tri id_14,
    input uwire id_15,
    output wand id_16
);
  always @(posedge id_3) begin : LABEL_0
    $unsigned(25);
    ;
  end
  wire id_21;
  assign module_1.id_8 = 0;
  wire id_22;
  ;
  parameter id_23 = -1;
  wire id_24;
  assign id_10 = id_20;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_1 = 32'd92
) (
    input supply1 _id_0,
    output wand _id_1,
    input uwire id_2,
    input wand id_3,
    output tri0 id_4,
    output wand id_5,
    input wor id_6,
    output tri0 id_7,
    input wand id_8
);
  logic id_10;
  ;
  localparam id_11 = 1 | !1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_8,
      id_8,
      id_3,
      id_3,
      id_5,
      id_6,
      id_7,
      id_2,
      id_4,
      id_8,
      id_2,
      id_6,
      id_3,
      id_6,
      id_7
  );
  integer [id_1 : id_0] id_12;
  ;
  wire [-1 : -1 'b0] id_13;
  assign id_7 = 1;
endmodule
