{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624275660203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624275660212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 19:41:00 2021 " "Processing started: Mon Jun 21 19:41:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624275660212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275660212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera " "Command: quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275660212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624275662047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624275662047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275671850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275671850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275671864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275671864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275671887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275671887 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1624275671906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275671910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275671910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275671932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275671932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275671955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275671955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275671969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275671969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275671984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275671984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275672002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275672002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275672017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275672017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "V/RAW2RGB.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275672032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275672032 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ltp_controller ltp_controller.v(59) " "Verilog Module Declaration warning at ltp_controller.v(59): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ltp_controller\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 59 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ltp_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ltp_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltp_controller " "Found entity 1: ltp_controller" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275672055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275672055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "V/Line_Buffer.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275672070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275672070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275672085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275672085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_CCD_Config.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275672101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275672101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/CCD_Capture.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275672117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275672117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "if_face_color ltp_controller.v(147) " "Verilog HDL Implicit Net warning at ltp_controller.v(147): created implicit net for \"if_face_color\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_circle ltp_controller.v(151) " "Verilog HDL Implicit Net warning at ltp_controller.v(151): created implicit net for \"draw_circle\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_circle_1 ltp_controller.v(155) " "Verilog HDL Implicit Net warning at ltp_controller.v(155): created implicit net for \"draw_circle_1\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_circle_2 ltp_controller.v(156) " "Verilog HDL Implicit Net warning at ltp_controller.v(156): created implicit net for \"draw_circle_2\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_circle_3 ltp_controller.v(157) " "Verilog HDL Implicit Net warning at ltp_controller.v(157): created implicit net for \"draw_circle_3\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_circle_4 ltp_controller.v(158) " "Verilog HDL Implicit Net warning at ltp_controller.v(158): created implicit net for \"draw_circle_4\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_circle_5 ltp_controller.v(159) " "Verilog HDL Implicit Net warning at ltp_controller.v(159): created implicit net for \"draw_circle_5\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_circle_1_edge ltp_controller.v(161) " "Verilog HDL Implicit Net warning at ltp_controller.v(161): created implicit net for \"draw_circle_1_edge\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_circle_2_edge ltp_controller.v(162) " "Verilog HDL Implicit Net warning at ltp_controller.v(162): created implicit net for \"draw_circle_2_edge\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_circle_3_edge ltp_controller.v(163) " "Verilog HDL Implicit Net warning at ltp_controller.v(163): created implicit net for \"draw_circle_3_edge\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_yes ltp_controller.v(165) " "Verilog HDL Implicit Net warning at ltp_controller.v(165): created implicit net for \"draw_yes\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_no ltp_controller.v(170) " "Verilog HDL Implicit Net warning at ltp_controller.v(170): created implicit net for \"draw_no\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_papper ltp_controller.v(356) " "Verilog HDL Implicit Net warning at ltp_controller.v(356): created implicit net for \"pixel_papper\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 356 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_scissor ltp_controller.v(357) " "Verilog HDL Implicit Net warning at ltp_controller.v(357): created implicit net for \"pixel_scissor\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_rock ltp_controller.v(358) " "Verilog HDL Implicit Net warning at ltp_controller.v(358): created implicit net for \"pixel_rock\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_SAFE ltp_controller.v(359) " "Verilog HDL Implicit Net warning at ltp_controller.v(359): created implicit net for \"draw_SAFE\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 359 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_R lcd_r camera.v(458) " "Verilog HDL Declaration information at camera.v(458): object \"LCD_R\" differs only in case from object \"lcd_r\" in the same scope" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 458 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624275672556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_G lcd_g camera.v(453) " "Verilog HDL Declaration information at camera.v(453): object \"LCD_G\" differs only in case from object \"lcd_g\" in the same scope" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 453 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624275672557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_B lcd_b camera.v(451) " "Verilog HDL Declaration information at camera.v(451): object \"LCD_B\" differs only in case from object \"lcd_b\" in the same scope" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 451 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624275672557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "camera.v 1 1 " "Using design file camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Camera " "Found entity 1: Camera" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275672563 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1624275672563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SHLR camera.v(542) " "Verilog HDL Implicit Net warning at camera.v(542): created implicit net for \"SHLR\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 542 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UPDN camera.v(543) " "Verilog HDL Implicit Net warning at camera.v(543): created implicit net for \"UPDN\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 543 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Camera " "Elaborating entity \"Camera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624275672574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SHLR camera.v(542) " "Verilog HDL or VHDL warning at camera.v(542): object \"SHLR\" assigned a value but never read" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624275672578 "|Camera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UPDN camera.v(543) " "Verilog HDL or VHDL warning at camera.v(543): object \"UPDN\" assigned a value but never read" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 543 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624275672578 "|Camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 camera.v(554) " "Verilog HDL assignment warning at camera.v(554): truncated value with size 16 to match size of target (9)" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275672578 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B camera.v(333) " "Output port \"VGA_B\" at camera.v(333) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672578 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G camera.v(336) " "Output port \"VGA_G\" at camera.v(336) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672578 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R camera.v(338) " "Output port \"VGA_R\" at camera.v(338) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672578 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA camera.v(372) " "Output port \"ENET0_TX_DATA\" at camera.v(372) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672578 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA camera.v(391) " "Output port \"ENET1_TX_DATA\" at camera.v(391) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672578 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR camera.v(403) " "Output port \"OTG_ADDR\" at camera.v(403) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672578 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N camera.v(405) " "Output port \"OTG_DACK_N\" at camera.v(405) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672578 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR camera.v(431) " "Output port \"SRAM_ADDR\" at camera.v(431) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR camera.v(440) " "Output port \"FL_ADDR\" at camera.v(440) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT camera.v(281) " "Output port \"SMA_CLKOUT\" at camera.v(281) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON camera.v(307) " "Output port \"LCD_BLON\" at camera.v(307) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 307 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN camera.v(309) " "Output port \"LCD_EN\" at camera.v(309) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON camera.v(310) " "Output port \"LCD_ON\" at camera.v(310) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS camera.v(311) " "Output port \"LCD_RS\" at camera.v(311) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW camera.v(312) " "Output port \"LCD_RW\" at camera.v(312) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 312 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS camera.v(315) " "Output port \"UART_CTS\" at camera.v(315) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK camera.v(327) " "Output port \"SD_CLK\" at camera.v(327) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 327 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N camera.v(334) " "Output port \"VGA_BLANK_N\" at camera.v(334) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 334 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK camera.v(335) " "Output port \"VGA_CLK\" at camera.v(335) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 335 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS camera.v(337) " "Output port \"VGA_HS\" at camera.v(337) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N camera.v(339) " "Output port \"VGA_SYNC_N\" at camera.v(339) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 339 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS camera.v(340) " "Output port \"VGA_VS\" at camera.v(340) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT camera.v(346) " "Output port \"AUD_DACDAT\" at camera.v(346) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 346 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK camera.v(348) " "Output port \"AUD_XCK\" at camera.v(348) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK camera.v(351) " "Output port \"EEP_I2C_SCLK\" at camera.v(351) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK camera.v(355) " "Output port \"I2C_SCLK\" at camera.v(355) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK camera.v(359) " "Output port \"ENET0_GTX_CLK\" at camera.v(359) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC camera.v(362) " "Output port \"ENET0_MDC\" at camera.v(362) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N camera.v(364) " "Output port \"ENET0_RST_N\" at camera.v(364) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN camera.v(373) " "Output port \"ENET0_TX_EN\" at camera.v(373) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER camera.v(374) " "Output port \"ENET0_TX_ER\" at camera.v(374) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK camera.v(378) " "Output port \"ENET1_GTX_CLK\" at camera.v(378) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 378 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC camera.v(381) " "Output port \"ENET1_MDC\" at camera.v(381) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N camera.v(383) " "Output port \"ENET1_RST_N\" at camera.v(383) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672579 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN camera.v(392) " "Output port \"ENET1_TX_EN\" at camera.v(392) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER camera.v(393) " "Output port \"ENET1_TX_ER\" at camera.v(393) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 393 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N camera.v(399) " "Output port \"TD_RESET_N\" at camera.v(399) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N camera.v(404) " "Output port \"OTG_CS_N\" at camera.v(404) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N camera.v(411) " "Output port \"OTG_RD_N\" at camera.v(411) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 411 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N camera.v(412) " "Output port \"OTG_RST_N\" at camera.v(412) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 412 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N camera.v(413) " "Output port \"OTG_WE_N\" at camera.v(413) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 413 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N camera.v(432) " "Output port \"SRAM_CE_N\" at camera.v(432) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 432 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N camera.v(434) " "Output port \"SRAM_LB_N\" at camera.v(434) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 434 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N camera.v(435) " "Output port \"SRAM_OE_N\" at camera.v(435) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 435 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N camera.v(436) " "Output port \"SRAM_UB_N\" at camera.v(436) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 436 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N camera.v(437) " "Output port \"SRAM_WE_N\" at camera.v(437) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 437 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N camera.v(441) " "Output port \"FL_CE_N\" at camera.v(441) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 441 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N camera.v(443) " "Output port \"FL_OE_N\" at camera.v(443) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 443 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N camera.v(444) " "Output port \"FL_RST_N\" at camera.v(444) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 444 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N camera.v(446) " "Output port \"FL_WE_N\" at camera.v(446) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 446 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N camera.v(447) " "Output port \"FL_WP_N\" at camera.v(447) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 447 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TOUCH_I2C_SCL camera.v(455) " "Output port \"TOUCH_I2C_SCL\" at camera.v(455) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 455 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_DITH camera.v(461) " "Output port \"LCD_DITH\" at camera.v(461) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 461 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_UPDN camera.v(464) " "Output port \"LCD_UPDN\" at camera.v(464) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 464 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_DE camera.v(466) " "Output port \"LCD_DE\" at camera.v(466) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 466 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_SHLR camera.v(467) " "Output port \"LCD_SHLR\" at camera.v(467) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 467 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LSENSOR_ADDR_SEL camera.v(482) " "Output port \"LSENSOR_ADDR_SEL\" at camera.v(482) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 482 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LSENSOR_SCL camera.v(483) " "Output port \"LSENSOR_SCL\" at camera.v(483) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 483 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_n camera.v(487) " "Output port \"GSENSOR_CS_n\" at camera.v(487) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 487 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_ALT_ADDR camera.v(490) " "Output port \"GSENSOR_ALT_ADDR\" at camera.v(490) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 490 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCL_SCLK camera.v(492) " "Output port \"GSENSOR_SCL_SCLK\" at camera.v(492) has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 492 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624275672580 "|Camera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "camera.v" "u2" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "camera.v" "u3" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672593 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(161) " "Verilog HDL or VHDL warning at CCD_Capture.v(161): object \"ifval_fedge\" assigned a value but never read" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/CCD_Capture.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624275672595 "|Camera|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(162) " "Verilog HDL or VHDL warning at CCD_Capture.v(162): object \"y_cnt_d\" assigned a value but never read" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/CCD_Capture.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624275672595 "|Camera|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(122) " "Verilog HDL assignment warning at CCD_Capture.v(122): truncated value with size 32 to match size of target (16)" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/CCD_Capture.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275672595 "|Camera|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(126) " "Verilog HDL assignment warning at CCD_Capture.v(126): truncated value with size 32 to match size of target (16)" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/CCD_Capture.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275672595 "|Camera|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(182) " "Verilog HDL assignment warning at CCD_Capture.v(182): truncated value with size 32 to match size of target (1)" {  } { { "V/CCD_Capture.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/CCD_Capture.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275672595 "|Camera|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "camera.v" "u4" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:L1 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\"" {  } { { "V/RAW2RGB.v" "L1" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/RAW2RGB.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "V/Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/Line_Buffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "V/Line_Buffer.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/Line_Buffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275672825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275672825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275672825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275672825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275672825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275672825 ""}  } { { "V/Line_Buffer.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/Line_Buffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624275672825 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_rmu.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/shift_taps_rmu.tdf" 49 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275672925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rmu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rmu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rmu " "Found entity 1: shift_taps_rmu" {  } { { "db/shift_taps_rmu.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/shift_taps_rmu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275672928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275672928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_rmu RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_rmu:auto_generated " "Elaborating entity \"shift_taps_rmu\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_rmu:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275672932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ka1 " "Found entity 1: altsyncram_0ka1" {  } { { "db/altsyncram_0ka1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_0ka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275673038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ka1 RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_rmu:auto_generated\|altsyncram_0ka1:altsyncram2 " "Elaborating entity \"altsyncram_0ka1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_rmu:auto_generated\|altsyncram_0ka1:altsyncram2\"" {  } { { "db/shift_taps_rmu.tdf" "altsyncram2" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/shift_taps_rmu.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_auf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_auf " "Found entity 1: cntr_auf" {  } { { "db/cntr_auf.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/cntr_auf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275673143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_auf RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_rmu:auto_generated\|cntr_auf:cntr1 " "Elaborating entity \"cntr_auf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_rmu:auto_generated\|cntr_auf:cntr1\"" {  } { { "db/shift_taps_rmu.tdf" "cntr1" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/shift_taps_rmu.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275673245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_rmu:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_rmu:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_auf.tdf" "cmpr4" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/cntr_auf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "camera.v" "u5" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "V/SEG7_LUT_8.v" "u0" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/SEG7_LUT_8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "camera.v" "u6" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/sdram_pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/sdram_pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2917 " "Parameter \"clk1_phase_shift\" = \"-2917\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5000 " "Parameter \"clk3_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 3333 " "Parameter \"clk3_multiply_by\" = \"3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275673465 ""}  } { { "V/sdram_pll.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/sdram_pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624275673465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_qsr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_qsr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_qsr2 " "Found entity 1: altpll_qsr2" {  } { { "db/altpll_qsr2.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altpll_qsr2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275673579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_qsr2 sdram_pll:u6\|altpll:altpll_component\|altpll_qsr2:auto_generated " "Elaborating entity \"altpll_qsr2\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|altpll_qsr2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "camera.v" "u7" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673617 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(385) " "Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275673623 "|Camera|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673623 "|Camera|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673623 "|Camera|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673623 "|Camera|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673623 "|Camera|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673623 "|Camera|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673623 "|Camera|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673624 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673625 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673626 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673627 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275673628 "|Camera|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275673635 "|Camera|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275673635 "|Camera|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275673635 "|Camera|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673641 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673643 "|Camera|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673644 "|Camera|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275673644 "|Camera|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275673652 "|Camera|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275673658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275674033 ""}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624275674033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_neh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_neh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_neh1 " "Found entity 1: dcfifo_neh1" {  } { { "db/dcfifo_neh1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275674131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275674131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_neh1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated " "Elaborating entity \"dcfifo_neh1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275674207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275674207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_neh1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275674347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275674347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_neh1.tdf" "rdptr_g1p" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275674462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275674462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_neh1.tdf" "wrptr_g1p" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_rj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275674590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275674590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_neh1.tdf" "fifo_ram" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275674667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275674667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_neh1.tdf" "rs_brp" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275674759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275674759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_neh1.tdf" "rs_dgwp" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275674835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275674835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275674918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275674918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_neh1.tdf" "wraclr" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275674927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275674995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275674995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_neh1.tdf" "ws_dgrp" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275675004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275675066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275675066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe18 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe18\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe18" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275675078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275675182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275675182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_neh1.tdf" "rdempty_eq_comp" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275675190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275675303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275675303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_neh1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_neh1.tdf" "cntr_b" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_neh1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275675312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275675813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275676117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275676119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275676119 ""}  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624275676119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ffh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ffh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ffh1 " "Found entity 1: dcfifo_ffh1" {  } { { "db/dcfifo_ffh1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275676221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275676221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ffh1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated " "Elaborating entity \"dcfifo_ffh1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275676227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275676360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275676360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_ffh1.tdf" "rdptr_g1p" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275676370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275676487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275676487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_ffh1.tdf" "wrptr_g1p" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275676497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_sj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275676617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275676617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram " "Elaborating entity \"altsyncram_sj31\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_ffh1.tdf" "fifo_ram" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275676628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/alt_synch_pipe_2ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275676699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275676699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_ffh1.tdf" "rs_dgwp" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275676708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275676772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275676772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe12" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/alt_synch_pipe_2ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275676785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/alt_synch_pipe_3ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275676890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275676890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_ffh1.tdf" "ws_dgrp" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275676900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275676968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275676968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe15" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/alt_synch_pipe_3ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275676982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "camera.v" "u8" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275677535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(123) " "Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_CCD_Config.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677539 "|Camera|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(124) " "Verilog HDL assignment warning at I2C_CCD_Config.v(124): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_CCD_Config.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677539 "|Camera|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(146) " "Verilog HDL assignment warning at I2C_CCD_Config.v(146): truncated value with size 32 to match size of target (25)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_CCD_Config.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677539 "|Camera|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(151) " "Verilog HDL assignment warning at I2C_CCD_Config.v(151): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_CCD_Config.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677539 "|Camera|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(176) " "Verilog HDL assignment warning at I2C_CCD_Config.v(176): truncated value with size 32 to match size of target (16)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_CCD_Config.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677539 "|Camera|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(226) " "Verilog HDL assignment warning at I2C_CCD_Config.v(226): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_CCD_Config.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_CCD_Config.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677539 "|Camera|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "V/I2C_CCD_Config.v" "u0" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_CCD_Config.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275677543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677546 "|Camera|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(69) " "Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677546 "|Camera|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(82) " "Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677546 "|Camera|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltp_controller ltp_controller:u1 " "Elaborating entity \"ltp_controller\" for hierarchy \"ltp_controller:u1\"" {  } { { "camera.v" "u1" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275677552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_circle ltp_controller.v(151) " "Verilog HDL or VHDL warning at ltp_controller.v(151): object \"draw_circle\" assigned a value but never read" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_circle_4 ltp_controller.v(158) " "Verilog HDL or VHDL warning at ltp_controller.v(158): object \"draw_circle_4\" assigned a value but never read" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_circle_5 ltp_controller.v(159) " "Verilog HDL or VHDL warning at ltp_controller.v(159): object \"draw_circle_5\" assigned a value but never read" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 ltp_controller.v(307) " "Verilog HDL assignment warning at ltp_controller.v(307): truncated value with size 32 to match size of target (18)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ltp_controller.v(337) " "Verilog HDL assignment warning at ltp_controller.v(337): truncated value with size 32 to match size of target (10)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 ltp_controller.v(339) " "Verilog HDL assignment warning at ltp_controller.v(339): truncated value with size 32 to match size of target (28)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ltp_controller.v(341) " "Verilog HDL assignment warning at ltp_controller.v(341): truncated value with size 32 to match size of target (3)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ltp_controller.v(346) " "Verilog HDL assignment warning at ltp_controller.v(346): truncated value with size 32 to match size of target (1)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ltp_controller.v(348) " "Verilog HDL assignment warning at ltp_controller.v(348): truncated value with size 32 to match size of target (9)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 ltp_controller.v(352) " "Verilog HDL assignment warning at ltp_controller.v(352): truncated value with size 32 to match size of target (28)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ltp_controller.v(368) " "Verilog HDL Case Statement warning at ltp_controller.v(368): can't check case statement for completeness because the case expression has too many possible states" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 368 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1624275677591 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ltp_controller.v(368) " "Verilog HDL Case Statement warning at ltp_controller.v(368): incomplete case statement has no default case item" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 368 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ltp_controller.v(626) " "Verilog HDL Case Statement warning at ltp_controller.v(626): can't check case statement for completeness because the case expression has too many possible states" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 626 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ltp_controller.v(626) " "Verilog HDL Case Statement warning at ltp_controller.v(626): incomplete case statement has no default case item" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 626 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ltp_controller.v(884) " "Verilog HDL Case Statement warning at ltp_controller.v(884): can't check case statement for completeness because the case expression has too many possible states" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 884 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ltp_controller.v(884) " "Verilog HDL Case Statement warning at ltp_controller.v(884): incomplete case statement has no default case item" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 884 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line_papper ltp_controller.v(367) " "Verilog HDL Always Construct warning at ltp_controller.v(367): inferring latch(es) for variable \"line_papper\", which holds its previous value in one or more paths through the always construct" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line_rock ltp_controller.v(367) " "Verilog HDL Always Construct warning at ltp_controller.v(367): inferring latch(es) for variable \"line_rock\", which holds its previous value in one or more paths through the always construct" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line_scissor ltp_controller.v(367) " "Verilog HDL Always Construct warning at ltp_controller.v(367): inferring latch(es) for variable \"line_scissor\", which holds its previous value in one or more paths through the always construct" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[0\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[0\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[1\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[1\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[2\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[2\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[3\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[3\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[4\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[4\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[5\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[5\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[6\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[6\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[7\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[7\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[8\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[8\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[9\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[9\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[10\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[10\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[11\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[11\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[12\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[12\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[13\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[13\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[14\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[14\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[15\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[15\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677592 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[16\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[16\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[17\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[17\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[18\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[18\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[19\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[19\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[20\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[20\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[21\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[21\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[22\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[22\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[23\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[23\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[24\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[24\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[25\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[25\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[26\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[26\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[27\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[27\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[28\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[28\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[29\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[29\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[30\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[30\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[31\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[31\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[32\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[32\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[33\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[33\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[34\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[34\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[35\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[35\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[36\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[36\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[37\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[37\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[38\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[38\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[39\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[39\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[40\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[40\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[41\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[41\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[42\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[42\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[43\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[43\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677593 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[44\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[44\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[45\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[45\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[46\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[46\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[47\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[47\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[48\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[48\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[49\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[49\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[50\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[50\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[51\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[51\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[52\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[52\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[53\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[53\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[54\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[54\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[55\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[55\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[56\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[56\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[57\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[57\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[58\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[58\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[59\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[59\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[60\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[60\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[61\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[61\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[62\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[62\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[63\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[63\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[64\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[64\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[65\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[65\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[66\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[66\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[67\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[67\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[68\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[68\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[69\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[69\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[70\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[70\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677594 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[71\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[71\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[72\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[72\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[73\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[73\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[74\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[74\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[75\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[75\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[76\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[76\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[77\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[77\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[78\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[78\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[79\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[79\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[80\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[80\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[81\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[81\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[82\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[82\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[83\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[83\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[84\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[84\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[85\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[85\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[86\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[86\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[87\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[87\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[88\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[88\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[89\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[89\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[90\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[90\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[91\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[91\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[92\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[92\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[93\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[93\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[94\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[94\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[95\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[95\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[96\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[96\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[97\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[97\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[98\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[98\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677595 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[99\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[99\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[100\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[100\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[101\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[101\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[102\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[102\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[103\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[103\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[104\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[104\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[105\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[105\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[106\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[106\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[107\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[107\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[108\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[108\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[109\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[109\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[110\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[110\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[111\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[111\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[112\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[112\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[113\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[113\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[114\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[114\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[115\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[115\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[116\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[116\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[117\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[117\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[118\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[118\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[119\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[119\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[120\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[120\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[121\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[121\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[122\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[122\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[123\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[123\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677596 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[124\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[124\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[125\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[125\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[126\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[126\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[127\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[127\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[128\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[128\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[129\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[129\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[130\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[130\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[131\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[131\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[132\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[132\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[133\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[133\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[134\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[134\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[135\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[135\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[136\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[136\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[137\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[137\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[138\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[138\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[139\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[139\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[140\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[140\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[141\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[141\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[142\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[142\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677597 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[143\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[143\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[144\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[144\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[145\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[145\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[146\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[146\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[147\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[147\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[148\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[148\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[149\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[149\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[150\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[150\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[151\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[151\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[152\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[152\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[153\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[153\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[154\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[154\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[155\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[155\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[156\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[156\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[157\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[157\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[158\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[158\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[159\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[159\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[160\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[160\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[161\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[161\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[162\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[162\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[163\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[163\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[164\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[164\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[165\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[165\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[166\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[166\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[167\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[167\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677598 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[168\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[168\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[169\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[169\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[170\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[170\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[171\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[171\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[172\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[172\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[173\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[173\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[174\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[174\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[175\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[175\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[176\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[176\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[177\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[177\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[178\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[178\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[179\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[179\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[180\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[180\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[181\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[181\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[182\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[182\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[183\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[183\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[184\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[184\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[185\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[185\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[186\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[186\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[187\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[187\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[188\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[188\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[189\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[189\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[190\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[190\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[191\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[191\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[192\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[192\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[193\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[193\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[194\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[194\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677599 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[195\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[195\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[196\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[196\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[197\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[197\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[198\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[198\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[199\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[199\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[200\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[200\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[201\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[201\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[202\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[202\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[203\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[203\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[204\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[204\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[205\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[205\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[206\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[206\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[207\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[207\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[208\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[208\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[209\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[209\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[210\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[210\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[211\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[211\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[212\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[212\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[213\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[213\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[214\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[214\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[215\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[215\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[216\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[216\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[217\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[217\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[218\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[218\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[219\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[219\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[220\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[220\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[221\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[221\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677600 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[222\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[222\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[223\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[223\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[224\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[224\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[225\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[225\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[226\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[226\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[227\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[227\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[228\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[228\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[229\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[229\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[230\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[230\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[231\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[231\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[232\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[232\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[233\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[233\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[234\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[234\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[235\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[235\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[236\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[236\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[237\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[237\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[238\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[238\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[239\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[239\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[240\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[240\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[241\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[241\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[242\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[242\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[243\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[243\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[244\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[244\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[245\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[245\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[246\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[246\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[247\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[247\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[248\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[248\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[249\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[249\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677601 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[250\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[250\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[251\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[251\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[252\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[252\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[253\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[253\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[254\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[254\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_scissor\[255\] ltp_controller.v(367) " "Inferred latch for \"line_scissor\[255\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[0\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[0\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[1\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[1\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[2\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[2\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[3\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[3\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[4\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[4\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[5\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[5\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[6\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[6\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[7\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[7\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[8\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[8\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[9\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[9\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[10\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[10\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[11\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[11\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[12\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[12\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[13\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[13\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[14\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[14\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[15\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[15\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[16\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[16\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[17\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[17\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[18\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[18\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677602 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[19\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[19\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[20\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[20\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[21\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[21\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[22\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[22\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[23\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[23\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[24\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[24\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[25\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[25\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[26\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[26\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[27\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[27\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[28\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[28\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[29\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[29\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[30\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[30\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[31\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[31\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[32\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[32\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[33\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[33\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[34\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[34\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[35\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[35\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[36\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[36\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[37\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[37\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[38\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[38\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[39\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[39\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[40\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[40\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[41\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[41\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[42\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[42\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[43\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[43\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677603 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[44\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[44\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[45\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[45\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[46\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[46\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[47\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[47\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[48\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[48\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[49\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[49\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[50\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[50\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[51\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[51\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[52\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[52\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[53\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[53\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[54\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[54\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[55\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[55\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[56\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[56\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[57\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[57\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[58\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[58\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[59\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[59\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[60\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[60\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[61\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[61\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[62\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[62\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[63\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[63\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[64\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[64\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[65\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[65\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[66\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[66\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[67\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[67\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[68\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[68\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677604 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[69\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[69\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[70\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[70\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[71\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[71\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[72\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[72\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[73\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[73\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[74\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[74\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[75\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[75\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[76\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[76\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[77\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[77\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[78\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[78\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[79\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[79\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[80\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[80\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[81\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[81\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[82\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[82\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[83\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[83\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[84\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[84\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[85\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[85\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[86\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[86\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[87\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[87\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[88\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[88\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[89\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[89\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[90\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[90\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[91\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[91\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[92\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[92\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[93\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[93\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[94\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[94\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[95\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[95\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677605 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[96\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[96\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[97\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[97\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[98\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[98\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[99\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[99\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[100\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[100\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[101\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[101\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[102\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[102\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[103\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[103\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[104\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[104\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[105\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[105\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[106\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[106\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[107\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[107\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[108\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[108\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[109\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[109\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[110\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[110\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[111\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[111\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[112\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[112\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[113\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[113\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[114\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[114\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[115\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[115\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[116\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[116\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[117\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[117\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[118\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[118\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[119\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[119\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[120\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[120\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[121\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[121\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[122\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[122\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[123\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[123\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677606 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[124\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[124\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[125\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[125\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[126\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[126\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[127\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[127\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[128\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[128\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[129\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[129\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[130\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[130\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[131\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[131\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[132\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[132\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[133\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[133\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[134\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[134\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[135\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[135\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[136\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[136\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[137\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[137\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[138\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[138\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[139\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[139\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[140\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[140\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[141\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[141\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[142\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[142\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[143\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[143\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[144\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[144\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[145\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[145\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[146\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[146\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[147\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[147\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[148\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[148\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[149\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[149\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[150\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[150\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677607 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[151\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[151\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[152\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[152\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[153\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[153\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[154\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[154\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[155\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[155\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[156\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[156\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[157\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[157\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[158\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[158\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[159\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[159\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[160\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[160\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[161\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[161\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[162\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[162\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[163\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[163\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[164\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[164\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[165\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[165\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[166\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[166\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[167\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[167\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[168\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[168\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[169\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[169\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[170\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[170\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[171\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[171\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[172\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[172\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[173\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[173\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[174\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[174\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[175\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[175\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[176\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[176\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677608 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[177\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[177\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[178\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[178\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[179\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[179\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[180\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[180\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[181\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[181\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[182\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[182\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[183\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[183\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[184\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[184\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[185\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[185\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[186\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[186\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[187\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[187\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[188\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[188\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[189\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[189\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[190\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[190\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[191\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[191\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[192\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[192\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[193\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[193\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[194\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[194\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[195\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[195\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[196\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[196\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[197\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[197\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[198\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[198\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[199\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[199\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[200\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[200\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[201\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[201\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[202\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[202\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[203\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[203\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677609 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[204\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[204\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[205\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[205\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[206\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[206\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[207\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[207\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[208\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[208\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[209\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[209\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[210\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[210\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[211\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[211\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[212\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[212\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[213\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[213\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[214\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[214\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[215\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[215\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[216\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[216\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[217\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[217\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[218\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[218\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[219\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[219\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[220\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[220\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[221\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[221\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[222\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[222\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[223\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[223\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[224\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[224\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[225\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[225\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[226\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[226\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[227\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[227\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[228\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[228\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[229\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[229\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[230\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[230\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677610 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[231\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[231\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[232\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[232\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[233\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[233\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[234\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[234\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[235\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[235\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[236\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[236\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[237\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[237\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[238\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[238\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[239\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[239\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[240\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[240\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[241\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[241\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[242\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[242\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[243\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[243\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[244\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[244\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[245\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[245\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[246\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[246\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[247\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[247\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[248\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[248\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[249\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[249\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[250\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[250\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[251\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[251\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[252\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[252\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[253\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[253\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[254\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[254\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_rock\[255\] ltp_controller.v(367) " "Inferred latch for \"line_rock\[255\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677611 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[0\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[0\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[1\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[1\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[2\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[2\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[3\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[3\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[4\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[4\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[5\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[5\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[6\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[6\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[7\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[7\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[8\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[8\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[9\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[9\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[10\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[10\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[11\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[11\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[12\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[12\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[13\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[13\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[14\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[14\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[15\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[15\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[16\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[16\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677612 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[17\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[17\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[18\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[18\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[19\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[19\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[20\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[20\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[21\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[21\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[22\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[22\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[23\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[23\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[24\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[24\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[25\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[25\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[26\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[26\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[27\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[27\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[28\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[28\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[29\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[29\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[30\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[30\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[31\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[31\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[32\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[32\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[33\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[33\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[34\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[34\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[35\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[35\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[36\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[36\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[37\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[37\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[38\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[38\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[39\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[39\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[40\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[40\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[41\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[41\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[42\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[42\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[43\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[43\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677613 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[44\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[44\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[45\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[45\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[46\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[46\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[47\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[47\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[48\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[48\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[49\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[49\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[50\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[50\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[51\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[51\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[52\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[52\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[53\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[53\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[54\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[54\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[55\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[55\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[56\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[56\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[57\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[57\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[58\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[58\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[59\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[59\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[60\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[60\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[61\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[61\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[62\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[62\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[63\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[63\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[64\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[64\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[65\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[65\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[66\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[66\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[67\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[67\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[68\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[68\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[69\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[69\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677614 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[70\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[70\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[71\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[71\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[72\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[72\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[73\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[73\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[74\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[74\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[75\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[75\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[76\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[76\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[77\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[77\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[78\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[78\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[79\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[79\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[80\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[80\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[81\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[81\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[82\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[82\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[83\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[83\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[84\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[84\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[85\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[85\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[86\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[86\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[87\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[87\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[88\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[88\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[89\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[89\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[90\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[90\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[91\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[91\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[92\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[92\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[93\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[93\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[94\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[94\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[95\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[95\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[96\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[96\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[97\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[97\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677615 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[98\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[98\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[99\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[99\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[100\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[100\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[101\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[101\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[102\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[102\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[103\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[103\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[104\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[104\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[105\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[105\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[106\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[106\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[107\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[107\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[108\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[108\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[109\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[109\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[110\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[110\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[111\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[111\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[112\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[112\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[113\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[113\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[114\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[114\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[115\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[115\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[116\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[116\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[117\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[117\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[118\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[118\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[119\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[119\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[120\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[120\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[121\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[121\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[122\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[122\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[123\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[123\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[124\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[124\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677616 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[125\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[125\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[126\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[126\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[127\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[127\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[128\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[128\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[129\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[129\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[130\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[130\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[131\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[131\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[132\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[132\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[133\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[133\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[134\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[134\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[135\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[135\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[136\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[136\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[137\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[137\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[138\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[138\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[139\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[139\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[140\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[140\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[141\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[141\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[142\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[142\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[143\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[143\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[144\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[144\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[145\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[145\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[146\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[146\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[147\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[147\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[148\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[148\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[149\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[149\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[150\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[150\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[151\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[151\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[152\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[152\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677617 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[153\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[153\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[154\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[154\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[155\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[155\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[156\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[156\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[157\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[157\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[158\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[158\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[159\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[159\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[160\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[160\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[161\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[161\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[162\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[162\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[163\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[163\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[164\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[164\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[165\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[165\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[166\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[166\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[167\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[167\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[168\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[168\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[169\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[169\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[170\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[170\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[171\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[171\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[172\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[172\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[173\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[173\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[174\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[174\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[175\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[175\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[176\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[176\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[177\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[177\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[178\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[178\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[179\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[179\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677618 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[180\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[180\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[181\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[181\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[182\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[182\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[183\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[183\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[184\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[184\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[185\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[185\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[186\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[186\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[187\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[187\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[188\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[188\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[189\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[189\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[190\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[190\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[191\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[191\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[192\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[192\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[193\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[193\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[194\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[194\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[195\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[195\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[196\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[196\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[197\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[197\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[198\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[198\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[199\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[199\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[200\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[200\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[201\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[201\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[202\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[202\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[203\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[203\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[204\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[204\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[205\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[205\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[206\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[206\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677619 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[207\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[207\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[208\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[208\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[209\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[209\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[210\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[210\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[211\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[211\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[212\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[212\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[213\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[213\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[214\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[214\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[215\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[215\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[216\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[216\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[217\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[217\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[218\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[218\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[219\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[219\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[220\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[220\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[221\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[221\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[222\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[222\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[223\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[223\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[224\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[224\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[225\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[225\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[226\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[226\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[227\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[227\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[228\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[228\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[229\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[229\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677620 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[230\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[230\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[231\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[231\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[232\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[232\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[233\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[233\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[234\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[234\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[235\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[235\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[236\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[236\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[237\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[237\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[238\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[238\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[239\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[239\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[240\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[240\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[241\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[241\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[242\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[242\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[243\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[243\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[244\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[244\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[245\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[245\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[246\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[246\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[247\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[247\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[248\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[248\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[249\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[249\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[250\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[250\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[251\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[251\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[252\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[252\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[253\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[253\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[254\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[254\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line_papper\[255\] ltp_controller.v(367) " "Inferred latch for \"line_papper\[255\]\" at ltp_controller.v(367)" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275677621 "|Camera|ltp_controller:u1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_sj31.tdf" 41 2 0 } } { "db/dcfifo_ffh1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 60 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 675 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275678024 "|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_sj31.tdf" 75 2 0 } } { "db/dcfifo_ffh1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 60 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 675 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275678024 "|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_sj31.tdf" 381 2 0 } } { "db/dcfifo_ffh1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 60 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 675 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275678024 "|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_sj31.tdf" 415 2 0 } } { "db/dcfifo_ffh1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 60 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 675 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275678024 "|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_sj31.tdf" 551 2 0 } } { "db/dcfifo_ffh1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 60 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 675 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275678024 "|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_sj31.tdf" 41 2 0 } } { "db/dcfifo_ffh1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 60 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 675 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275678024 "|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_sj31.tdf" 75 2 0 } } { "db/dcfifo_ffh1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 60 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 675 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275678024 "|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ffh1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/altsyncram_sj31.tdf" 551 2 0 } } { "db/dcfifo_ffh1.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/dcfifo_ffh1.tdf" 60 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/program_files/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 675 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275678024 "|Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1624275678024 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1624275678024 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ltp_controller:u1\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ltp_controller:u1\|Mult16\"" {  } { { "V/ltp_controller.v" "Mult16" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275816257 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ltp_controller:u1\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ltp_controller:u1\|Mult17\"" {  } { { "V/ltp_controller.v" "Mult17" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275816257 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ltp_controller:u1\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ltp_controller:u1\|Mult6\"" {  } { { "V/ltp_controller.v" "Mult6" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275816257 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ltp_controller:u1\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ltp_controller:u1\|Mult11\"" {  } { { "V/ltp_controller.v" "Mult11" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275816257 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ltp_controller:u1\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ltp_controller:u1\|Mult8\"" {  } { { "V/ltp_controller.v" "Mult8" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275816257 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ltp_controller:u1\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ltp_controller:u1\|Mult10\"" {  } { { "V/ltp_controller.v" "Mult10" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275816257 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624275816257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltp_controller:u1\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"ltp_controller:u1\|lpm_mult:Mult16\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275816490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltp_controller:u1\|lpm_mult:Mult16 " "Instantiated megafunction \"ltp_controller:u1\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816490 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624275816490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/mult_16t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275816612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275816612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ltp_controller:u1\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"ltp_controller:u1\|lpm_mult:Mult17\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275816657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ltp_controller:u1\|lpm_mult:Mult17 " "Instantiated megafunction \"ltp_controller:u1\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275816657 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624275816657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624275816782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275816782 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624275817839 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 291 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 291 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 291 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 291 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 291 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 291 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 291 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 321 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 322 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 323 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 324 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 328 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 329 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 329 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 329 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 329 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 352 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 356 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 363 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 382 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 406 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "bidirectional pin \"OTG_FSPEED\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 408 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "bidirectional pin \"OTG_LSPEED\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 410 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 433 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 442 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 442 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 442 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 442 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 442 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 442 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 442 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 442 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TOUCH_I2C_SDA " "bidirectional pin \"TOUCH_I2C_SDA\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 456 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LSENSOR_SDA " "bidirectional pin \"LSENSOR_SDA\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 484 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDA_SDI_SDIO " "bidirectional pin \"GSENSOR_SDA_SDI_SDIO\" has no driver" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 491 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624275817910 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1624275817910 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[201\] ltp_controller:u1\|line_rock\[200\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[201\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[200\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[193\] ltp_controller:u1\|line_rock\[192\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[193\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[192\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[190\] ltp_controller:u1\|line_rock\[191\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[190\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[191\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[49\] ltp_controller:u1\|line_rock\[50\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[49\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[50\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[112\] ltp_controller:u1\|line_rock\[97\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[112\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[97\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[64\] ltp_controller:u1\|line_rock\[65\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[64\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[65\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[115\] ltp_controller:u1\|line_rock\[113\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[115\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[113\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[114\] ltp_controller:u1\|line_rock\[113\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[114\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[113\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[96\] ltp_controller:u1\|line_rock\[113\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[96\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[113\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[95\] ltp_controller:u1\|line_rock\[113\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[95\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[113\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[94\] ltp_controller:u1\|line_rock\[113\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[94\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[113\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[108\] ltp_controller:u1\|line_rock\[99\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[108\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[99\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[144\] ltp_controller:u1\|line_rock\[83\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[144\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[83\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[143\] ltp_controller:u1\|line_rock\[83\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[143\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[83\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[71\] ltp_controller:u1\|line_rock\[67\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[71\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[67\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[70\] ltp_controller:u1\|line_rock\[67\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[70\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[67\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[69\] ltp_controller:u1\|line_rock\[67\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[69\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[67\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[68\] ltp_controller:u1\|line_rock\[67\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[68\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[67\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[66\] ltp_controller:u1\|line_rock\[67\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[66\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[67\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[110\] ltp_controller:u1\|line_rock\[111\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[110\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[111\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[109\] ltp_controller:u1\|line_rock\[111\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[109\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[111\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[98\] ltp_controller:u1\|line_rock\[111\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[98\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[111\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[107\] ltp_controller:u1\|line_rock\[101\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[107\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[101\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[106\] ltp_controller:u1\|line_rock\[101\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[106\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[101\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[105\] ltp_controller:u1\|line_rock\[101\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[105\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[101\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[104\] ltp_controller:u1\|line_rock\[101\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[104\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[101\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[103\] ltp_controller:u1\|line_rock\[101\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[103\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[101\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[102\] ltp_controller:u1\|line_rock\[101\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[102\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[101\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[100\] ltp_controller:u1\|line_rock\[101\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[100\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[101\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[142\] ltp_controller:u1\|line_rock\[85\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[142\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[85\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[141\] ltp_controller:u1\|line_rock\[85\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[141\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[85\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[140\] ltp_controller:u1\|line_rock\[85\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[140\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[85\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[139\] ltp_controller:u1\|line_rock\[85\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[139\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[85\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[84\] ltp_controller:u1\|line_rock\[85\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[84\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[85\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[130\] ltp_controller:u1\|line_rock\[90\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[130\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[90\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[129\] ltp_controller:u1\|line_rock\[90\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[129\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[90\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[124\] ltp_controller:u1\|line_rock\[90\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[124\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[90\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[123\] ltp_controller:u1\|line_rock\[90\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[123\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[90\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[89\] ltp_controller:u1\|line_rock\[90\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[89\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[90\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[76\] ltp_controller:u1\|line_rock\[74\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[76\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[74\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[75\] ltp_controller:u1\|line_rock\[74\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[75\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[74\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[73\] ltp_controller:u1\|line_rock\[74\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[73\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[74\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[88\] ltp_controller:u1\|line_rock\[122\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[88\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[122\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[137\] ltp_controller:u1\|line_rock\[86\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[137\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[86\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[136\] ltp_controller:u1\|line_rock\[86\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[136\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[86\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[135\] ltp_controller:u1\|line_rock\[86\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[135\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[86\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[87\] ltp_controller:u1\|line_rock\[86\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[87\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[86\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[119\] ltp_controller:u1\|line_rock\[92\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[119\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[92\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[156\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[156\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[155\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[155\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[154\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[154\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[153\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[153\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[152\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[152\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[151\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[151\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[150\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[150\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[149\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[149\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[148\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[148\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[147\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[147\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[146\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[146\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[145\] ltp_controller:u1\|line_rock\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[145\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[93\] ltp_controller:u1\|line_rock\[116\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[93\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[116\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[126\] ltp_controller:u1\|line_rock\[125\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[126\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[125\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[187\] ltp_controller:u1\|line_rock\[186\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[187\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[186\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[132\] ltp_controller:u1\|line_rock\[131\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[132\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[131\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[178\] ltp_controller:u1\|line_rock\[179\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[178\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[179\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[161\] ltp_controller:u1\|line_rock\[162\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[161\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[162\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[185\] ltp_controller:u1\|line_rock\[184\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[185\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[184\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[183\] ltp_controller:u1\|line_rock\[184\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[183\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[184\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[159\] ltp_controller:u1\|line_rock\[160\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[159\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[160\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[127\] ltp_controller:u1\|line_rock\[128\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[127\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[128\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[174\] ltp_controller:u1\|line_rock\[175\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[174\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[175\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[165\] ltp_controller:u1\|line_rock\[166\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[165\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[166\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[164\] ltp_controller:u1\|line_rock\[166\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[164\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[166\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[133\] ltp_controller:u1\|line_rock\[134\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[133\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[134\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[181\] ltp_controller:u1\|line_rock\[182\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[181\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[182\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_rock\[189\] ltp_controller:u1\|line_rock\[188\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_rock\[189\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[188\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[89\] ltp_controller:u1\|line_scissor\[90\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[89\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[90\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[84\] ltp_controller:u1\|line_scissor\[83\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[84\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[83\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[93\] ltp_controller:u1\|line_scissor\[94\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[93\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[94\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[129\] ltp_controller:u1\|line_scissor\[125\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[129\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[125\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[126\] ltp_controller:u1\|line_scissor\[128\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[126\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[128\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[105\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[105\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[103\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[103\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[102\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[102\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[101\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[101\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[100\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[100\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[99\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[99\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[98\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[98\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[97\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[97\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[96\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[96\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[95\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[95\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[94\] ltp_controller:u1\|line_papper\[104\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[94\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[104\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[108\] ltp_controller:u1\|line_papper\[106\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[108\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[106\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[107\] ltp_controller:u1\|line_papper\[106\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[107\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[106\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[93\] ltp_controller:u1\|line_papper\[106\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[93\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[106\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[92\] ltp_controller:u1\|line_papper\[106\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[92\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[106\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[91\] ltp_controller:u1\|line_papper\[106\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[91\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[106\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[90\] ltp_controller:u1\|line_papper\[106\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[90\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[106\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[89\] ltp_controller:u1\|line_papper\[106\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[89\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[106\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[110\] ltp_controller:u1\|line_papper\[109\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[110\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[109\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[88\] ltp_controller:u1\|line_papper\[109\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[88\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[109\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[169\] ltp_controller:u1\|line_papper\[170\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[169\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[170\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[165\] ltp_controller:u1\|line_papper\[166\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[165\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[166\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[162\] ltp_controller:u1\|line_papper\[163\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[162\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[163\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[81\] ltp_controller:u1\|line_papper\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[81\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[87\] ltp_controller:u1\|line_papper\[86\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[87\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[86\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[85\] ltp_controller:u1\|line_papper\[86\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[85\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[86\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[155\] ltp_controller:u1\|line_papper\[154\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[155\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[154\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[157\] ltp_controller:u1\|line_papper\[156\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[157\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[156\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[190\] ltp_controller:u1\|line_papper\[191\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[190\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[191\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[111\] ltp_controller:u1\|line_papper\[112\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[111\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[112\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[119\] ltp_controller:u1\|line_papper\[118\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[119\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[118\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[178\] ltp_controller:u1\|line_papper\[177\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[178\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[177\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[185\] ltp_controller:u1\|line_papper\[184\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[185\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[184\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[187\] ltp_controller:u1\|line_papper\[186\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[187\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[186\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[180\] ltp_controller:u1\|line_papper\[179\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[180\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[179\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[174\] ltp_controller:u1\|line_papper\[175\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[174\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[175\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[181\] ltp_controller:u1\|line_papper\[182\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[181\]\" merged with LATCH primitive \"ltp_controller:u1\|line_papper\[182\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275817946 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1624275817946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[46\] " "Latch ltp_controller:u1\|line_rock\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal414~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal414~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 769 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817970 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[54\] " "Latch ltp_controller:u1\|line_rock\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal407~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal407~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 762 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817970 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[211\] " "Latch ltp_controller:u1\|line_rock\[211\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal397~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal397~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 752 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817970 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[212\] " "Latch ltp_controller:u1\|line_rock\[212\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal400~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal400~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 755 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817970 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[210\] " "Latch ltp_controller:u1\|line_rock\[210\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal393~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal393~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 748 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817971 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[213\] " "Latch ltp_controller:u1\|line_rock\[213\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal402~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal402~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 757 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817971 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[208\] " "Latch ltp_controller:u1\|line_rock\[208\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal389~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal389~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 744 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817971 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[207\] " "Latch ltp_controller:u1\|line_rock\[207\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal388~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal388~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 743 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817971 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[206\] " "Latch ltp_controller:u1\|line_rock\[206\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal386~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal386~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 741 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817971 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[209\] " "Latch ltp_controller:u1\|line_rock\[209\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal392~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal392~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 747 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817971 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[215\] " "Latch ltp_controller:u1\|line_rock\[215\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal412~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal412~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 767 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817971 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[216\] " "Latch ltp_controller:u1\|line_rock\[216\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal422~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal422~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 777 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817972 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[214\] " "Latch ltp_controller:u1\|line_rock\[214\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal404~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal404~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 759 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817972 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[217\] " "Latch ltp_controller:u1\|line_rock\[217\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal429~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal429~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 784 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817972 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[200\] " "Latch ltp_controller:u1\|line_rock\[200\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal381~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal381~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 736 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817972 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[196\] " "Latch ltp_controller:u1\|line_rock\[196\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal378~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal378~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 733 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817972 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[192\] " "Latch ltp_controller:u1\|line_rock\[192\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817972 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[204\] " "Latch ltp_controller:u1\|line_rock\[204\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal385~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal385~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 740 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817972 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[195\] " "Latch ltp_controller:u1\|line_rock\[195\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817973 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[199\] " "Latch ltp_controller:u1\|line_rock\[199\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal380~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal380~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 735 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817973 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[191\] " "Latch ltp_controller:u1\|line_rock\[191\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817973 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[203\] " "Latch ltp_controller:u1\|line_rock\[203\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal384~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal384~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 739 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817973 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[194\] " "Latch ltp_controller:u1\|line_rock\[194\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817973 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[198\] " "Latch ltp_controller:u1\|line_rock\[198\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal380~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal380~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 735 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817973 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[202\] " "Latch ltp_controller:u1\|line_rock\[202\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal382~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal382~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817973 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[197\] " "Latch ltp_controller:u1\|line_rock\[197\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal379~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal379~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 734 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817974 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[205\] " "Latch ltp_controller:u1\|line_rock\[205\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal385~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal385~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 740 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817974 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[50\] " "Latch ltp_controller:u1\|line_rock\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal411~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal411~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 766 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817974 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[58\] " "Latch ltp_controller:u1\|line_rock\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal371~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal371~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 726 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817974 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[48\] " "Latch ltp_controller:u1\|line_rock\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal412~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal412~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 767 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817974 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[56\] " "Latch ltp_controller:u1\|line_rock\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal374~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal374~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817974 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[47\] " "Latch ltp_controller:u1\|line_rock\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal412~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal412~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 767 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817974 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[55\] " "Latch ltp_controller:u1\|line_rock\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817975 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[38\] " "Latch ltp_controller:u1\|line_rock\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal423~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal423~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 778 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817975 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[39\] " "Latch ltp_controller:u1\|line_rock\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal420~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal420~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 775 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817975 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[57\] " "Latch ltp_controller:u1\|line_rock\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal372~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal372~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 727 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817975 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[40\] " "Latch ltp_controller:u1\|line_rock\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal419~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal419~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 774 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817975 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[41\] " "Latch ltp_controller:u1\|line_rock\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal417~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal417~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817975 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[52\] " "Latch ltp_controller:u1\|line_rock\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal409~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal409~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 764 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817975 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[60\] " "Latch ltp_controller:u1\|line_rock\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal368~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal368~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 723 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817976 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[51\] " "Latch ltp_controller:u1\|line_rock\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal410~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal410~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 765 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817976 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[59\] " "Latch ltp_controller:u1\|line_rock\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal369~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal369~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 724 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817976 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[42\] " "Latch ltp_controller:u1\|line_rock\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal416~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal416~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 771 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817976 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[43\] " "Latch ltp_controller:u1\|line_rock\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal416~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal416~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 771 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817976 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[53\] " "Latch ltp_controller:u1\|line_rock\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal409~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal409~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 764 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817976 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[61\] " "Latch ltp_controller:u1\|line_rock\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal367~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal367~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 722 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817976 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[44\] " "Latch ltp_controller:u1\|line_rock\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal415~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal415~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 770 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817976 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[45\] " "Latch ltp_controller:u1\|line_rock\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal414~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal414~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 769 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817977 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[81\] " "Latch ltp_controller:u1\|line_rock\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal371~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal371~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 726 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817977 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[97\] " "Latch ltp_controller:u1\|line_rock\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal367~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal367~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 722 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817977 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[65\] " "Latch ltp_controller:u1\|line_rock\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal367~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal367~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 722 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817977 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[113\] " "Latch ltp_controller:u1\|line_rock\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal368~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal368~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 723 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817977 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[99\] " "Latch ltp_controller:u1\|line_rock\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal365~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal365~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 720 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817977 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[83\] " "Latch ltp_controller:u1\|line_rock\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal372~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal372~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 727 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817978 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[67\] " "Latch ltp_controller:u1\|line_rock\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal367~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal367~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 722 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817978 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[79\] " "Latch ltp_controller:u1\|line_rock\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal369~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal369~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 724 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817978 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[63\] " "Latch ltp_controller:u1\|line_rock\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal367~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal367~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 722 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817978 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[111\] " "Latch ltp_controller:u1\|line_rock\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal366~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal366~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 721 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817978 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[101\] " "Latch ltp_controller:u1\|line_rock\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal364~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal364~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 719 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817978 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[85\] " "Latch ltp_controller:u1\|line_rock\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal373~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal373~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 728 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817978 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[117\] " "Latch ltp_controller:u1\|line_rock\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal370~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal370~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 725 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817979 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[90\] " "Latch ltp_controller:u1\|line_rock\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817979 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[74\] " "Latch ltp_controller:u1\|line_rock\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal368~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal368~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 723 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817979 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[122\] " "Latch ltp_controller:u1\|line_rock\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal376~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal376~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 731 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817979 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[72\] " "Latch ltp_controller:u1\|line_rock\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal368~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal368~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 723 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817979 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[120\] " "Latch ltp_controller:u1\|line_rock\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal373~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal373~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 728 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817979 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[86\] " "Latch ltp_controller:u1\|line_rock\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal375~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal375~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 730 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817980 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[118\] " "Latch ltp_controller:u1\|line_rock\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal371~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal371~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 726 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817980 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[92\] " "Latch ltp_controller:u1\|line_rock\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal372~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal372~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 727 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817980 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[82\] " "Latch ltp_controller:u1\|line_rock\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal372~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal372~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 727 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817980 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[80\] " "Latch ltp_controller:u1\|line_rock\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal370~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal370~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 725 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817980 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[78\] " "Latch ltp_controller:u1\|line_rock\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal369~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal369~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 724 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817980 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[62\] " "Latch ltp_controller:u1\|line_rock\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal367~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal367~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 722 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817981 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[116\] " "Latch ltp_controller:u1\|line_rock\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal369~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal369~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 724 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817981 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[121\] " "Latch ltp_controller:u1\|line_rock\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal374~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal374~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817981 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[91\] " "Latch ltp_controller:u1\|line_rock\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal375~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal375~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 730 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817981 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[77\] " "Latch ltp_controller:u1\|line_rock\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal369~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal369~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 724 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817981 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[125\] " "Latch ltp_controller:u1\|line_rock\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal379~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal379~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 734 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817981 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[170\] " "Latch ltp_controller:u1\|line_rock\[170\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal380~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal380~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 735 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817981 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[138\] " "Latch ltp_controller:u1\|line_rock\[138\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal374~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal374~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817982 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[186\] " "Latch ltp_controller:u1\|line_rock\[186\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817982 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[163\] " "Latch ltp_controller:u1\|line_rock\[163\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal376~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal376~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 731 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817982 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[131\] " "Latch ltp_controller:u1\|line_rock\[131\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817982 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[179\] " "Latch ltp_controller:u1\|line_rock\[179\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal378~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal378~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 733 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817982 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[162\] " "Latch ltp_controller:u1\|line_rock\[162\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal375~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal375~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 730 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817982 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[171\] " "Latch ltp_controller:u1\|line_rock\[171\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal381~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal381~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 736 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817983 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[177\] " "Latch ltp_controller:u1\|line_rock\[177\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal379~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal379~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 734 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817983 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[168\] " "Latch ltp_controller:u1\|line_rock\[168\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal378~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal378~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 733 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817983 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[184\] " "Latch ltp_controller:u1\|line_rock\[184\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817983 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[160\] " "Latch ltp_controller:u1\|line_rock\[160\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal374~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal374~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817983 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[128\] " "Latch ltp_controller:u1\|line_rock\[128\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal378~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal378~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 733 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817983 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[176\] " "Latch ltp_controller:u1\|line_rock\[176\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal380~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal380~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 735 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817983 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[169\] " "Latch ltp_controller:u1\|line_rock\[169\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal379~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal379~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 734 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817984 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[175\] " "Latch ltp_controller:u1\|line_rock\[175\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal381~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal381~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 736 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817984 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[166\] " "Latch ltp_controller:u1\|line_rock\[166\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817984 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[134\] " "Latch ltp_controller:u1\|line_rock\[134\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal376~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal376~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 731 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817984 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[182\] " "Latch ltp_controller:u1\|line_rock\[182\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817984 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[158\] " "Latch ltp_controller:u1\|line_rock\[158\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal374~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal374~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 729 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817984 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[167\] " "Latch ltp_controller:u1\|line_rock\[167\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal378~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal378~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 733 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817985 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[172\] " "Latch ltp_controller:u1\|line_rock\[172\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal381~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal381~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 736 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817985 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[188\] " "Latch ltp_controller:u1\|line_rock\[188\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817985 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[180\] " "Latch ltp_controller:u1\|line_rock\[180\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal377~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal377~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817985 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[173\] " "Latch ltp_controller:u1\|line_rock\[173\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal382~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal382~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 737 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817985 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_rock\[157\] " "Latch ltp_controller:u1\|line_rock\[157\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal373~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal373~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 728 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817985 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[46\] " "Latch ltp_controller:u1\|line_scissor\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal542~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal542~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 899 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817986 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[54\] " "Latch ltp_controller:u1\|line_scissor\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal545~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal545~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 902 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817986 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[212\] " "Latch ltp_controller:u1\|line_scissor\[212\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal656~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal656~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1013 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817986 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[211\] " "Latch ltp_controller:u1\|line_scissor\[211\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal653~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal653~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1010 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817986 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[210\] " "Latch ltp_controller:u1\|line_scissor\[210\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal649~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal649~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1006 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817986 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[213\] " "Latch ltp_controller:u1\|line_scissor\[213\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal658~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal658~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1015 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817986 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[207\] " "Latch ltp_controller:u1\|line_scissor\[207\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal644~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal644~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1001 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817986 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[208\] " "Latch ltp_controller:u1\|line_scissor\[208\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal645~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal645~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1002 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817987 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[206\] " "Latch ltp_controller:u1\|line_scissor\[206\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal642~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal642~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 999 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817987 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[209\] " "Latch ltp_controller:u1\|line_scissor\[209\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal648~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal648~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1005 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817987 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[216\] " "Latch ltp_controller:u1\|line_scissor\[216\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal678~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal678~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1035 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817987 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[215\] " "Latch ltp_controller:u1\|line_scissor\[215\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal668~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal668~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1025 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817987 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[214\] " "Latch ltp_controller:u1\|line_scissor\[214\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal660~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal660~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1017 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817987 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[217\] " "Latch ltp_controller:u1\|line_scissor\[217\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal685~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal685~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1042 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817988 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[195\] " "Latch ltp_controller:u1\|line_scissor\[195\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817988 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[199\] " "Latch ltp_controller:u1\|line_scissor\[199\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal544~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal544~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 901 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817988 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[191\] " "Latch ltp_controller:u1\|line_scissor\[191\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817988 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[203\] " "Latch ltp_controller:u1\|line_scissor\[203\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal546~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal546~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 903 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817988 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[200\] " "Latch ltp_controller:u1\|line_scissor\[200\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal544~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal544~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 901 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817988 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[196\] " "Latch ltp_controller:u1\|line_scissor\[196\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817988 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[192\] " "Latch ltp_controller:u1\|line_scissor\[192\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817989 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[204\] " "Latch ltp_controller:u1\|line_scissor\[204\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal641~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal641~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 998 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817989 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[194\] " "Latch ltp_controller:u1\|line_scissor\[194\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817989 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[198\] " "Latch ltp_controller:u1\|line_scissor\[198\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal544~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal544~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 901 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817989 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[190\] " "Latch ltp_controller:u1\|line_scissor\[190\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817989 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[202\] " "Latch ltp_controller:u1\|line_scissor\[202\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal545~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal545~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 902 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817989 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[201\] " "Latch ltp_controller:u1\|line_scissor\[201\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal544~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal544~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 901 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817990 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[197\] " "Latch ltp_controller:u1\|line_scissor\[197\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817990 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[193\] " "Latch ltp_controller:u1\|line_scissor\[193\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817990 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[205\] " "Latch ltp_controller:u1\|line_scissor\[205\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal641~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal641~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 998 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817990 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[50\] " "Latch ltp_controller:u1\|line_scissor\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817990 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[58\] " "Latch ltp_controller:u1\|line_scissor\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal547~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal547~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 904 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817990 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[48\] " "Latch ltp_controller:u1\|line_scissor\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal542~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal542~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 899 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817990 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[56\] " "Latch ltp_controller:u1\|line_scissor\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal546~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal546~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 903 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817991 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[47\] " "Latch ltp_controller:u1\|line_scissor\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal542~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal542~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 899 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817991 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[55\] " "Latch ltp_controller:u1\|line_scissor\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal545~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal545~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 902 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817991 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[38\] " "Latch ltp_controller:u1\|line_scissor\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal679~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal679~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1036 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817991 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[39\] " "Latch ltp_controller:u1\|line_scissor\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal676~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal676~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1033 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817991 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[49\] " "Latch ltp_controller:u1\|line_scissor\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal542~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal542~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 899 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817991 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[57\] " "Latch ltp_controller:u1\|line_scissor\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal547~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal547~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 904 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817991 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[40\] " "Latch ltp_controller:u1\|line_scissor\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal675~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal675~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 1032 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817992 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[41\] " "Latch ltp_controller:u1\|line_scissor\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal550~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal550~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 907 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817992 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[52\] " "Latch ltp_controller:u1\|line_scissor\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal544~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal544~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 901 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817992 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[60\] " "Latch ltp_controller:u1\|line_scissor\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal549~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal549~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 906 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817992 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[51\] " "Latch ltp_controller:u1\|line_scissor\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817992 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[59\] " "Latch ltp_controller:u1\|line_scissor\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal548~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal548~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 905 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817992 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[42\] " "Latch ltp_controller:u1\|line_scissor\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal544~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal544~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 901 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817992 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[43\] " "Latch ltp_controller:u1\|line_scissor\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817992 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[53\] " "Latch ltp_controller:u1\|line_scissor\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal544~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal544~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 901 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817993 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[61\] " "Latch ltp_controller:u1\|line_scissor\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal550~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal550~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 907 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817993 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[44\] " "Latch ltp_controller:u1\|line_scissor\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal542~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal542~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 899 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817993 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[45\] " "Latch ltp_controller:u1\|line_scissor\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal542~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal542~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 899 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817993 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[106\] " "Latch ltp_controller:u1\|line_scissor\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal586~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal586~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 943 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817993 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[90\] " "Latch ltp_controller:u1\|line_scissor\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal571~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal571~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 928 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817993 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[74\] " "Latch ltp_controller:u1\|line_scissor\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal559~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal559~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 916 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817994 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[122\] " "Latch ltp_controller:u1\|line_scissor\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal608~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal608~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 965 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817994 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[88\] " "Latch ltp_controller:u1\|line_scissor\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal570~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal570~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 927 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817994 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[104\] " "Latch ltp_controller:u1\|line_scissor\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal584~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal584~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 941 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817994 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[72\] " "Latch ltp_controller:u1\|line_scissor\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal558~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal558~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 915 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817994 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[120\] " "Latch ltp_controller:u1\|line_scissor\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal604~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal604~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 961 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817994 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[86\] " "Latch ltp_controller:u1\|line_scissor\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal568~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal568~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 925 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817995 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[102\] " "Latch ltp_controller:u1\|line_scissor\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal582~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal582~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 939 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817995 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[70\] " "Latch ltp_controller:u1\|line_scissor\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal556~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal556~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 913 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817995 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[118\] " "Latch ltp_controller:u1\|line_scissor\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal602~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal602~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 959 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817995 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[108\] " "Latch ltp_controller:u1\|line_scissor\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal589~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal589~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 946 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817995 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[92\] " "Latch ltp_controller:u1\|line_scissor\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal573~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal573~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 930 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817995 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[76\] " "Latch ltp_controller:u1\|line_scissor\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal561~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal561~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 918 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817996 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[124\] " "Latch ltp_controller:u1\|line_scissor\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal611~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal611~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 968 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817996 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[81\] " "Latch ltp_controller:u1\|line_scissor\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal564~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal564~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 921 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817996 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[97\] " "Latch ltp_controller:u1\|line_scissor\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal577~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal577~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 934 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817996 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[65\] " "Latch ltp_controller:u1\|line_scissor\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal552~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal552~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 909 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817996 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[113\] " "Latch ltp_controller:u1\|line_scissor\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal595~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal595~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 952 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817996 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[99\] " "Latch ltp_controller:u1\|line_scissor\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal579~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal579~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 936 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817996 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[83\] " "Latch ltp_controller:u1\|line_scissor\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal566~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal566~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 923 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817997 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[67\] " "Latch ltp_controller:u1\|line_scissor\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal554~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal554~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 911 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817997 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[115\] " "Latch ltp_controller:u1\|line_scissor\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal598~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal598~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 955 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817997 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[79\] " "Latch ltp_controller:u1\|line_scissor\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal563~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal563~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 920 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817997 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[95\] " "Latch ltp_controller:u1\|line_scissor\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal575~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal575~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 932 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817997 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[63\] " "Latch ltp_controller:u1\|line_scissor\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal551~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal551~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 908 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817997 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[111\] " "Latch ltp_controller:u1\|line_scissor\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal593~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal593~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 950 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817998 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[101\] " "Latch ltp_controller:u1\|line_scissor\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal581~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal581~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 938 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817998 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[85\] " "Latch ltp_controller:u1\|line_scissor\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal567~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal567~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 924 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817998 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[69\] " "Latch ltp_controller:u1\|line_scissor\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal555~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal555~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 912 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817998 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[117\] " "Latch ltp_controller:u1\|line_scissor\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal600~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal600~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 957 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817998 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[98\] " "Latch ltp_controller:u1\|line_scissor\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal578~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal578~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 935 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817998 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[82\] " "Latch ltp_controller:u1\|line_scissor\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal565~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal565~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 922 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817999 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[66\] " "Latch ltp_controller:u1\|line_scissor\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal553~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal553~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 910 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817999 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[114\] " "Latch ltp_controller:u1\|line_scissor\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal596~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal596~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 953 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817999 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[80\] " "Latch ltp_controller:u1\|line_scissor\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal563~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal563~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 920 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817999 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[96\] " "Latch ltp_controller:u1\|line_scissor\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal576~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal576~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 933 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817999 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[64\] " "Latch ltp_controller:u1\|line_scissor\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal551~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal551~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 908 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275817999 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275817999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[112\] " "Latch ltp_controller:u1\|line_scissor\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal594~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal594~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 951 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818000 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[78\] " "Latch ltp_controller:u1\|line_scissor\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal562~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal562~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 919 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818000 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[94\] " "Latch ltp_controller:u1\|line_scissor\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal574~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal574~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 931 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818000 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[62\] " "Latch ltp_controller:u1\|line_scissor\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal550~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal550~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 907 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818000 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[110\] " "Latch ltp_controller:u1\|line_scissor\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal592~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal592~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 949 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818000 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[100\] " "Latch ltp_controller:u1\|line_scissor\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal580~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal580~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 937 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818000 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[68\] " "Latch ltp_controller:u1\|line_scissor\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal555~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal555~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 912 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818000 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[116\] " "Latch ltp_controller:u1\|line_scissor\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal599~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal599~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 956 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818001 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[105\] " "Latch ltp_controller:u1\|line_scissor\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal585~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal585~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 942 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818001 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[73\] " "Latch ltp_controller:u1\|line_scissor\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal558~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal558~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 915 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818001 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[121\] " "Latch ltp_controller:u1\|line_scissor\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal606~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal606~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 963 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818001 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[107\] " "Latch ltp_controller:u1\|line_scissor\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal588~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal588~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 945 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818001 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[91\] " "Latch ltp_controller:u1\|line_scissor\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal572~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal572~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 929 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818001 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[75\] " "Latch ltp_controller:u1\|line_scissor\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal560~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal560~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 917 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818002 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[123\] " "Latch ltp_controller:u1\|line_scissor\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal610~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal610~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 967 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818002 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[87\] " "Latch ltp_controller:u1\|line_scissor\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal569~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal569~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 926 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818002 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[103\] " "Latch ltp_controller:u1\|line_scissor\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal583~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal583~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 940 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818002 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[71\] " "Latch ltp_controller:u1\|line_scissor\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal557~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal557~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 914 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818002 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[119\] " "Latch ltp_controller:u1\|line_scissor\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal603~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal603~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 960 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818002 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[109\] " "Latch ltp_controller:u1\|line_scissor\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal590~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal590~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 947 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818003 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[77\] " "Latch ltp_controller:u1\|line_scissor\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal561~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal561~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 918 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818003 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[125\] " "Latch ltp_controller:u1\|line_scissor\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal613~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal613~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 970 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818003 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[161\] " "Latch ltp_controller:u1\|line_scissor\[161\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal571~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal571~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 928 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818003 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[145\] " "Latch ltp_controller:u1\|line_scissor\[145\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal591~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal591~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 948 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818003 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[177\] " "Latch ltp_controller:u1\|line_scissor\[177\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal550~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal550~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 907 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818003 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[152\] " "Latch ltp_controller:u1\|line_scissor\[152\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal582~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal582~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 939 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818004 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[168\] " "Latch ltp_controller:u1\|line_scissor\[168\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal561~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal561~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 918 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818004 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[136\] " "Latch ltp_controller:u1\|line_scissor\[136\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal603~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal603~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 960 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818004 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[184\] " "Latch ltp_controller:u1\|line_scissor\[184\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal545~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal545~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 902 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818004 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[144\] " "Latch ltp_controller:u1\|line_scissor\[144\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal592~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal592~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 949 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818004 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[160\] " "Latch ltp_controller:u1\|line_scissor\[160\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal572~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal572~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 929 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818004 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[128\] " "Latch ltp_controller:u1\|line_scissor\[128\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal615~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal615~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 972 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818005 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[176\] " "Latch ltp_controller:u1\|line_scissor\[176\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal551~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal551~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 908 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818005 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[169\] " "Latch ltp_controller:u1\|line_scissor\[169\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal560~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal560~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 917 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818005 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[153\] " "Latch ltp_controller:u1\|line_scissor\[153\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal581~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal581~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 938 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818005 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[137\] " "Latch ltp_controller:u1\|line_scissor\[137\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal602~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal602~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 959 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818005 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[185\] " "Latch ltp_controller:u1\|line_scissor\[185\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal544~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal544~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 901 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818005 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[154\] " "Latch ltp_controller:u1\|line_scissor\[154\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal580~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal580~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 937 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818006 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[170\] " "Latch ltp_controller:u1\|line_scissor\[170\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal559~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal559~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 916 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818006 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[138\] " "Latch ltp_controller:u1\|line_scissor\[138\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal600~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal600~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 957 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818006 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[186\] " "Latch ltp_controller:u1\|line_scissor\[186\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818006 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[163\] " "Latch ltp_controller:u1\|line_scissor\[163\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal568~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal568~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 925 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818006 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[147\] " "Latch ltp_controller:u1\|line_scissor\[147\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal589~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal589~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 946 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818006 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[131\] " "Latch ltp_controller:u1\|line_scissor\[131\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal611~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal611~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 968 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818007 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[179\] " "Latch ltp_controller:u1\|line_scissor\[179\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal548~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal548~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 905 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818007 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[146\] " "Latch ltp_controller:u1\|line_scissor\[146\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal590~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal590~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 947 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818007 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[162\] " "Latch ltp_controller:u1\|line_scissor\[162\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal569~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal569~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 926 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818007 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[130\] " "Latch ltp_controller:u1\|line_scissor\[130\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal612~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal612~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 969 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818007 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[178\] " "Latch ltp_controller:u1\|line_scissor\[178\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal549~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal549~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 906 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818007 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[171\] " "Latch ltp_controller:u1\|line_scissor\[171\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal558~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal558~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 915 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818008 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[155\] " "Latch ltp_controller:u1\|line_scissor\[155\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal579~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal579~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 936 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818008 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[139\] " "Latch ltp_controller:u1\|line_scissor\[139\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal598~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal598~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 955 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818008 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[187\] " "Latch ltp_controller:u1\|line_scissor\[187\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818008 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[159\] " "Latch ltp_controller:u1\|line_scissor\[159\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal573~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal573~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 930 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818008 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[143\] " "Latch ltp_controller:u1\|line_scissor\[143\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal593~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal593~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 950 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818008 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[127\] " "Latch ltp_controller:u1\|line_scissor\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal616~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal616~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 973 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818009 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[175\] " "Latch ltp_controller:u1\|line_scissor\[175\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal552~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal552~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 909 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818009 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[150\] " "Latch ltp_controller:u1\|line_scissor\[150\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal585~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal585~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 942 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818009 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[166\] " "Latch ltp_controller:u1\|line_scissor\[166\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal564~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal564~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 921 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818009 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[134\] " "Latch ltp_controller:u1\|line_scissor\[134\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal606~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal606~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 963 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818009 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[182\] " "Latch ltp_controller:u1\|line_scissor\[182\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal546~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal546~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 903 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818009 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[142\] " "Latch ltp_controller:u1\|line_scissor\[142\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal594~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal594~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 951 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818010 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[158\] " "Latch ltp_controller:u1\|line_scissor\[158\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal574~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal574~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 931 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818010 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[174\] " "Latch ltp_controller:u1\|line_scissor\[174\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal553~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal553~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 910 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818010 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[167\] " "Latch ltp_controller:u1\|line_scissor\[167\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal562~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal562~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 919 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818010 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[151\] " "Latch ltp_controller:u1\|line_scissor\[151\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal584~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal584~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 941 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818010 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[135\] " "Latch ltp_controller:u1\|line_scissor\[135\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal604~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal604~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 961 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818010 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[183\] " "Latch ltp_controller:u1\|line_scissor\[183\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal545~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal545~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 902 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818011 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[156\] " "Latch ltp_controller:u1\|line_scissor\[156\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal577~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal577~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 934 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818011 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[172\] " "Latch ltp_controller:u1\|line_scissor\[172\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal556~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal556~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 913 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818011 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[140\] " "Latch ltp_controller:u1\|line_scissor\[140\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal596~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal596~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 953 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818011 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[188\] " "Latch ltp_controller:u1\|line_scissor\[188\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818011 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[165\] " "Latch ltp_controller:u1\|line_scissor\[165\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal565~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal565~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 922 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818011 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[149\] " "Latch ltp_controller:u1\|line_scissor\[149\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal586~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal586~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 943 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818011 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[133\] " "Latch ltp_controller:u1\|line_scissor\[133\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal608~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal608~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 965 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818012 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[181\] " "Latch ltp_controller:u1\|line_scissor\[181\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal547~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal547~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 904 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818012 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[148\] " "Latch ltp_controller:u1\|line_scissor\[148\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal587~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal587~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 944 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818012 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[164\] " "Latch ltp_controller:u1\|line_scissor\[164\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal567~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal567~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 924 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818012 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[132\] " "Latch ltp_controller:u1\|line_scissor\[132\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal609~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal609~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 966 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818012 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[180\] " "Latch ltp_controller:u1\|line_scissor\[180\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal547~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal547~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 904 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818012 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[173\] " "Latch ltp_controller:u1\|line_scissor\[173\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal554~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal554~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 911 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818013 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[157\] " "Latch ltp_controller:u1\|line_scissor\[157\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal576~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal576~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 933 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818013 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[141\] " "Latch ltp_controller:u1\|line_scissor\[141\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal595~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal595~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 952 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818013 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_scissor\[189\] " "Latch ltp_controller:u1\|line_scissor\[189\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal543~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal543~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 900 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818013 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[40\] " "Latch ltp_controller:u1\|line_papper\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal32~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 385 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818013 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[42\] " "Latch ltp_controller:u1\|line_papper\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal33~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal33~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818013 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[38\] " "Latch ltp_controller:u1\|line_papper\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal31~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal31~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818014 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[44\] " "Latch ltp_controller:u1\|line_papper\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal35~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal35~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818014 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[35\] " "Latch ltp_controller:u1\|line_papper\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal29~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal29~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 382 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818014 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[33\] " "Latch ltp_controller:u1\|line_papper\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal28~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal28~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818014 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[31\] " "Latch ltp_controller:u1\|line_papper\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal27~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal27~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 380 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818014 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[37\] " "Latch ltp_controller:u1\|line_papper\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal30~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal30~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 383 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818014 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[32\] " "Latch ltp_controller:u1\|line_papper\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal28~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal28~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818014 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[34\] " "Latch ltp_controller:u1\|line_papper\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal28~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal28~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818015 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[30\] " "Latch ltp_controller:u1\|line_papper\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal27~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal27~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 380 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818015 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[36\] " "Latch ltp_controller:u1\|line_papper\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal30~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal30~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 383 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818015 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[43\] " "Latch ltp_controller:u1\|line_papper\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal34~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal34~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818015 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[41\] " "Latch ltp_controller:u1\|line_papper\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal33~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal33~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818015 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[39\] " "Latch ltp_controller:u1\|line_papper\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal31~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal31~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818015 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[45\] " "Latch ltp_controller:u1\|line_papper\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal35~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal35~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818016 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[104\] " "Latch ltp_controller:u1\|line_papper\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal21~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal21~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 374 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818016 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[106\] " "Latch ltp_controller:u1\|line_papper\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal22~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal22~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 375 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818016 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[109\] " "Latch ltp_controller:u1\|line_papper\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal23~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal23~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 376 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818016 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[227\] " "Latch ltp_controller:u1\|line_papper\[227\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal65~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal65~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818016 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[225\] " "Latch ltp_controller:u1\|line_papper\[225\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal67~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal67~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 420 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818016 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[223\] " "Latch ltp_controller:u1\|line_papper\[223\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal69~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal69~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818016 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[229\] " "Latch ltp_controller:u1\|line_papper\[229\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal64~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal64~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818017 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[234\] " "Latch ltp_controller:u1\|line_papper\[234\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal63~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal63~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 416 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818017 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[232\] " "Latch ltp_controller:u1\|line_papper\[232\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal63~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal63~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 416 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818017 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[230\] " "Latch ltp_controller:u1\|line_papper\[230\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal64~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal64~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818017 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[236\] " "Latch ltp_controller:u1\|line_papper\[236\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal62~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal62~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818017 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[226\] " "Latch ltp_controller:u1\|line_papper\[226\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal66~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal66~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 419 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818017 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[224\] " "Latch ltp_controller:u1\|line_papper\[224\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal68~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal68~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 421 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818017 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[222\] " "Latch ltp_controller:u1\|line_papper\[222\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal69~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal69~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818018 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[228\] " "Latch ltp_controller:u1\|line_papper\[228\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal65~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal65~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818018 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[235\] " "Latch ltp_controller:u1\|line_papper\[235\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal62~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal62~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818018 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[233\] " "Latch ltp_controller:u1\|line_papper\[233\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal63~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal63~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 416 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818018 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[231\] " "Latch ltp_controller:u1\|line_papper\[231\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal63~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal63~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 416 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818018 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[237\] " "Latch ltp_controller:u1\|line_papper\[237\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal62~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal62~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818018 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[168\] " "Latch ltp_controller:u1\|line_papper\[168\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal40~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal40~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818018 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[170\] " "Latch ltp_controller:u1\|line_papper\[170\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal39~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal39~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 392 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818019 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[166\] " "Latch ltp_controller:u1\|line_papper\[166\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal42~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal42~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 395 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818019 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[172\] " "Latch ltp_controller:u1\|line_papper\[172\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal38~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal38~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 391 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818019 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[163\] " "Latch ltp_controller:u1\|line_papper\[163\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal44~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal44~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818019 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[161\] " "Latch ltp_controller:u1\|line_papper\[161\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal45~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal45~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 398 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818019 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[159\] " "Latch ltp_controller:u1\|line_papper\[159\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal47~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal47~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818019 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[160\] " "Latch ltp_controller:u1\|line_papper\[160\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal46~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal46~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 399 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818020 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[158\] " "Latch ltp_controller:u1\|line_papper\[158\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal48~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal48~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 401 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818020 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[164\] " "Latch ltp_controller:u1\|line_papper\[164\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal43~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal43~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 396 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818020 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[171\] " "Latch ltp_controller:u1\|line_papper\[171\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal38~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal38~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 391 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818020 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[167\] " "Latch ltp_controller:u1\|line_papper\[167\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal41~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal41~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 394 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818020 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[173\] " "Latch ltp_controller:u1\|line_papper\[173\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal37~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal37~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 390 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818020 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[83\] " "Latch ltp_controller:u1\|line_papper\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal26~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal26~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 379 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818021 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[82\] " "Latch ltp_controller:u1\|line_papper\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal26~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal26~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 379 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818021 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[80\] " "Latch ltp_controller:u1\|line_papper\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal27~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal27~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 380 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818021 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[86\] " "Latch ltp_controller:u1\|line_papper\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal24~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal24~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 377 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818021 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[79\] " "Latch ltp_controller:u1\|line_papper\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal28~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal28~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818021 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[78\] " "Latch ltp_controller:u1\|line_papper\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal28~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal28~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818022 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[84\] " "Latch ltp_controller:u1\|line_papper\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818022 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[19\] " "Latch ltp_controller:u1\|line_papper\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818022 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[26\] " "Latch ltp_controller:u1\|line_papper\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818022 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[18\] " "Latch ltp_controller:u1\|line_papper\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818022 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[27\] " "Latch ltp_controller:u1\|line_papper\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818022 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[17\] " "Latch ltp_controller:u1\|line_papper\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818022 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[24\] " "Latch ltp_controller:u1\|line_papper\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818023 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[16\] " "Latch ltp_controller:u1\|line_papper\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal26~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal26~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 379 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818023 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[25\] " "Latch ltp_controller:u1\|line_papper\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818023 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[15\] " "Latch ltp_controller:u1\|line_papper\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal26~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal26~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 379 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818023 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[22\] " "Latch ltp_controller:u1\|line_papper\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818023 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[14\] " "Latch ltp_controller:u1\|line_papper\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal26~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal26~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 379 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818023 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[23\] " "Latch ltp_controller:u1\|line_papper\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818023 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[21\] " "Latch ltp_controller:u1\|line_papper\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818024 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[28\] " "Latch ltp_controller:u1\|line_papper\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal26~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal26~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 379 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818024 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[20\] " "Latch ltp_controller:u1\|line_papper\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818024 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[29\] " "Latch ltp_controller:u1\|line_papper\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal26~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal26~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 379 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818024 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[218\] " "Latch ltp_controller:u1\|line_papper\[218\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal73~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal73~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 426 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818024 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[212\] " "Latch ltp_controller:u1\|line_papper\[212\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal78~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal78~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 431 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818024 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[210\] " "Latch ltp_controller:u1\|line_papper\[210\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal80~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal80~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 433 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818024 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[220\] " "Latch ltp_controller:u1\|line_papper\[220\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal71~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal71~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 424 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818025 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[209\] " "Latch ltp_controller:u1\|line_papper\[209\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal81~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal81~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 434 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818025 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[215\] " "Latch ltp_controller:u1\|line_papper\[215\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal75~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal75~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818025 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[207\] " "Latch ltp_controller:u1\|line_papper\[207\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal83~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal83~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 436 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818025 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[217\] " "Latch ltp_controller:u1\|line_papper\[217\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal73~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal73~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 426 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818025 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[214\] " "Latch ltp_controller:u1\|line_papper\[214\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal76~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal76~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 429 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818025 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[208\] " "Latch ltp_controller:u1\|line_papper\[208\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal82~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal82~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 435 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818025 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[206\] " "Latch ltp_controller:u1\|line_papper\[206\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal84~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal84~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 437 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818026 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[216\] " "Latch ltp_controller:u1\|line_papper\[216\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal74~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal74~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818026 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[219\] " "Latch ltp_controller:u1\|line_papper\[219\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal72~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal72~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 425 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818026 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[213\] " "Latch ltp_controller:u1\|line_papper\[213\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal77~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal77~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 430 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818026 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[211\] " "Latch ltp_controller:u1\|line_papper\[211\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal79~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal79~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 432 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818026 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[221\] " "Latch ltp_controller:u1\|line_papper\[221\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal70~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal70~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 423 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818026 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[147\] " "Latch ltp_controller:u1\|line_papper\[147\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal61~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal61~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 414 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818027 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[154\] " "Latch ltp_controller:u1\|line_papper\[154\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal51~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal51~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 404 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818027 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[146\] " "Latch ltp_controller:u1\|line_papper\[146\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal63~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal63~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 416 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818027 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[152\] " "Latch ltp_controller:u1\|line_papper\[152\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal54~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal54~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 407 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818027 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[145\] " "Latch ltp_controller:u1\|line_papper\[145\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal64~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal64~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818027 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[144\] " "Latch ltp_controller:u1\|line_papper\[144\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal67~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal67~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 420 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818027 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[153\] " "Latch ltp_controller:u1\|line_papper\[153\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal53~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal53~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 406 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818028 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[150\] " "Latch ltp_controller:u1\|line_papper\[150\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal56~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal56~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 409 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818028 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[143\] " "Latch ltp_controller:u1\|line_papper\[143\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal70~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal70~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 423 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818028 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[142\] " "Latch ltp_controller:u1\|line_papper\[142\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal73~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal73~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 426 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818028 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[151\] " "Latch ltp_controller:u1\|line_papper\[151\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal55~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal55~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 408 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818028 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[149\] " "Latch ltp_controller:u1\|line_papper\[149\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal58~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal58~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818028 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[156\] " "Latch ltp_controller:u1\|line_papper\[156\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal49~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal49~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 402 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818029 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[148\] " "Latch ltp_controller:u1\|line_papper\[148\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal59~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal59~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818029 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[65\] " "Latch ltp_controller:u1\|line_papper\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal50~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal50~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 403 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818029 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[67\] " "Latch ltp_controller:u1\|line_papper\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal53~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal53~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 406 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818029 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[63\] " "Latch ltp_controller:u1\|line_papper\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal48~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal48~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 401 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818029 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[69\] " "Latch ltp_controller:u1\|line_papper\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal55~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal55~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 408 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818029 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[74\] " "Latch ltp_controller:u1\|line_papper\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal32~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 385 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818030 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[72\] " "Latch ltp_controller:u1\|line_papper\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal59~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal59~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 412 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818030 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[70\] " "Latch ltp_controller:u1\|line_papper\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal56~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal56~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 409 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818030 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[76\] " "Latch ltp_controller:u1\|line_papper\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal30~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal30~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 383 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818030 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[66\] " "Latch ltp_controller:u1\|line_papper\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal52~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal52~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 405 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818030 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[64\] " "Latch ltp_controller:u1\|line_papper\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal49~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal49~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 402 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818030 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[62\] " "Latch ltp_controller:u1\|line_papper\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal47~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal47~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818031 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[68\] " "Latch ltp_controller:u1\|line_papper\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal54~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal54~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 407 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818031 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[73\] " "Latch ltp_controller:u1\|line_papper\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal33~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal33~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818031 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[75\] " "Latch ltp_controller:u1\|line_papper\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal31~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal31~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818031 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[71\] " "Latch ltp_controller:u1\|line_papper\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal58~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal58~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818031 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[77\] " "Latch ltp_controller:u1\|line_papper\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal29~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal29~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 382 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818031 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[8\] " "Latch ltp_controller:u1\|line_papper\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal30~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal30~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 383 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818032 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[7\] " "Latch ltp_controller:u1\|line_papper\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal116~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal116~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 469 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818032 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[6\] " "Latch ltp_controller:u1\|line_papper\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal118~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal118~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 471 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818032 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[9\] " "Latch ltp_controller:u1\|line_papper\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal29~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal29~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 382 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818032 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[4\] " "Latch ltp_controller:u1\|line_papper\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal122~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal122~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 475 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818032 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[5\] " "Latch ltp_controller:u1\|line_papper\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal120~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal120~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 473 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818032 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[11\] " "Latch ltp_controller:u1\|line_papper\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal27~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal27~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 380 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818032 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[12\] " "Latch ltp_controller:u1\|line_papper\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal27~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal27~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 380 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818033 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[10\] " "Latch ltp_controller:u1\|line_papper\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal28~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal28~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818033 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[13\] " "Latch ltp_controller:u1\|line_papper\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal27~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal27~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 380 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818033 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[200\] " "Latch ltp_controller:u1\|line_papper\[200\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal40~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal40~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818033 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[196\] " "Latch ltp_controller:u1\|line_papper\[196\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal35~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal35~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818033 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[192\] " "Latch ltp_controller:u1\|line_papper\[192\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal32~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 385 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818033 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[204\] " "Latch ltp_controller:u1\|line_papper\[204\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal86~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal86~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 439 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818033 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[195\] " "Latch ltp_controller:u1\|line_papper\[195\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal34~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal34~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818034 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[199\] " "Latch ltp_controller:u1\|line_papper\[199\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal39~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal39~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 392 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818034 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[191\] " "Latch ltp_controller:u1\|line_papper\[191\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal32~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 385 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818034 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[203\] " "Latch ltp_controller:u1\|line_papper\[203\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal46~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal46~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 399 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818034 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[194\] " "Latch ltp_controller:u1\|line_papper\[194\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal33~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal33~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818034 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[198\] " "Latch ltp_controller:u1\|line_papper\[198\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal37~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal37~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 390 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818034 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[202\] " "Latch ltp_controller:u1\|line_papper\[202\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal43~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal43~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 396 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818035 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[201\] " "Latch ltp_controller:u1\|line_papper\[201\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal42~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal42~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 395 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818035 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[197\] " "Latch ltp_controller:u1\|line_papper\[197\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal36~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal36~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 389 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818035 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[193\] " "Latch ltp_controller:u1\|line_papper\[193\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal32~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 385 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818035 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[205\] " "Latch ltp_controller:u1\|line_papper\[205\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal85~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal85~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 438 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818035 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[129\] " "Latch ltp_controller:u1\|line_papper\[129\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal43~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal43~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 396 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818035 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[131\] " "Latch ltp_controller:u1\|line_papper\[131\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal47~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal47~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 400 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818036 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[127\] " "Latch ltp_controller:u1\|line_papper\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal40~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal40~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818036 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[133\] " "Latch ltp_controller:u1\|line_papper\[133\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal54~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal54~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 407 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818036 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[138\] " "Latch ltp_controller:u1\|line_papper\[138\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal84~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal84~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 437 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818036 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[136\] " "Latch ltp_controller:u1\|line_papper\[136\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal71~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal71~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 424 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818036 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[134\] " "Latch ltp_controller:u1\|line_papper\[134\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal58~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal58~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818036 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[140\] " "Latch ltp_controller:u1\|line_papper\[140\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal80~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal80~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 433 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818037 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[130\] " "Latch ltp_controller:u1\|line_papper\[130\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal44~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal44~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818037 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[128\] " "Latch ltp_controller:u1\|line_papper\[128\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal42~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal42~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 395 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818037 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[126\] " "Latch ltp_controller:u1\|line_papper\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal39~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal39~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 392 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818037 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[132\] " "Latch ltp_controller:u1\|line_papper\[132\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal49~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal49~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 402 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818037 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[137\] " "Latch ltp_controller:u1\|line_papper\[137\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal79~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal79~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 432 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818038 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[139\] " "Latch ltp_controller:u1\|line_papper\[139\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal82~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal82~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 435 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818038 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[135\] " "Latch ltp_controller:u1\|line_papper\[135\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal66~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal66~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 419 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818038 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[141\] " "Latch ltp_controller:u1\|line_papper\[141\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal76~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal76~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 429 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818038 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[113\] " "Latch ltp_controller:u1\|line_papper\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal25~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818038 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[120\] " "Latch ltp_controller:u1\|line_papper\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal31~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal31~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 384 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818038 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[112\] " "Latch ltp_controller:u1\|line_papper\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal24~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal24~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 377 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818039 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[121\] " "Latch ltp_controller:u1\|line_papper\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal32~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 385 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818039 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[122\] " "Latch ltp_controller:u1\|line_papper\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal34~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal34~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818039 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[115\] " "Latch ltp_controller:u1\|line_papper\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal27~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal27~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 380 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818039 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[114\] " "Latch ltp_controller:u1\|line_papper\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal26~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal26~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 379 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818039 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[123\] " "Latch ltp_controller:u1\|line_papper\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal35~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal35~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818040 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[118\] " "Latch ltp_controller:u1\|line_papper\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal30~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal30~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 383 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818040 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[124\] " "Latch ltp_controller:u1\|line_papper\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal36~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal36~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 389 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818040 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[117\] " "Latch ltp_controller:u1\|line_papper\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal29~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal29~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 382 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818040 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[116\] " "Latch ltp_controller:u1\|line_papper\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal28~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal28~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 381 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818040 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[125\] " "Latch ltp_controller:u1\|line_papper\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal37~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal37~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 390 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818041 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[49\] " "Latch ltp_controller:u1\|line_papper\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal38~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal38~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 391 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818041 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[56\] " "Latch ltp_controller:u1\|line_papper\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal42~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal42~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 395 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818041 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[48\] " "Latch ltp_controller:u1\|line_papper\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal37~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal37~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 390 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818041 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[57\] " "Latch ltp_controller:u1\|line_papper\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal43~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal43~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 396 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818041 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[58\] " "Latch ltp_controller:u1\|line_papper\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal43~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal43~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 396 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818041 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[51\] " "Latch ltp_controller:u1\|line_papper\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal39~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal39~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 392 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818041 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[50\] " "Latch ltp_controller:u1\|line_papper\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal38~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal38~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 391 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818042 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[59\] " "Latch ltp_controller:u1\|line_papper\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal44~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal44~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 397 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818042 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[47\] " "Latch ltp_controller:u1\|line_papper\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal36~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal36~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 389 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818042 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[54\] " "Latch ltp_controller:u1\|line_papper\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal41~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal41~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 394 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818042 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[46\] " "Latch ltp_controller:u1\|line_papper\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal36~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal36~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 389 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818042 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[55\] " "Latch ltp_controller:u1\|line_papper\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal42~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal42~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 395 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818042 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[60\] " "Latch ltp_controller:u1\|line_papper\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal45~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal45~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 398 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818043 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[53\] " "Latch ltp_controller:u1\|line_papper\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal40~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal40~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818043 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[52\] " "Latch ltp_controller:u1\|line_papper\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal40~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal40~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 393 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818043 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[61\] " "Latch ltp_controller:u1\|line_papper\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal46~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal46~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 399 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818043 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[244\] " "Latch ltp_controller:u1\|line_papper\[244\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal63~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal63~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 416 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818043 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[243\] " "Latch ltp_controller:u1\|line_papper\[243\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal63~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal63~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 416 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818043 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[242\] " "Latch ltp_controller:u1\|line_papper\[242\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal62~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal62~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818043 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[245\] " "Latch ltp_controller:u1\|line_papper\[245\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal63~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal63~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 416 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818044 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[247\] " "Latch ltp_controller:u1\|line_papper\[247\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal65~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal65~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818044 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[248\] " "Latch ltp_controller:u1\|line_papper\[248\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal67~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal67~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 420 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818044 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[246\] " "Latch ltp_controller:u1\|line_papper\[246\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal64~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal64~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818044 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[249\] " "Latch ltp_controller:u1\|line_papper\[249\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal71~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal71~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 424 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818044 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[239\] " "Latch ltp_controller:u1\|line_papper\[239\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal62~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal62~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818044 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[240\] " "Latch ltp_controller:u1\|line_papper\[240\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal62~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal62~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818044 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[238\] " "Latch ltp_controller:u1\|line_papper\[238\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal62~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal62~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818044 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[241\] " "Latch ltp_controller:u1\|line_papper\[241\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal62~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal62~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 415 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818045 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[250\] " "Latch ltp_controller:u1\|line_papper\[250\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal88~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal88~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 441 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818045 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[177\] " "Latch ltp_controller:u1\|line_papper\[177\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal34~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal34~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818045 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[184\] " "Latch ltp_controller:u1\|line_papper\[184\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal32~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 385 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818045 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[176\] " "Latch ltp_controller:u1\|line_papper\[176\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal35~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal35~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818045 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[186\] " "Latch ltp_controller:u1\|line_papper\[186\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal32~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 385 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818045 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[179\] " "Latch ltp_controller:u1\|line_papper\[179\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal33~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal33~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818046 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[175\] " "Latch ltp_controller:u1\|line_papper\[175\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal36~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal36~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 389 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818046 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[182\] " "Latch ltp_controller:u1\|line_papper\[182\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal33~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal33~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818046 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[183\] " "Latch ltp_controller:u1\|line_papper\[183\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal33~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal33~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818046 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[188\] " "Latch ltp_controller:u1\|line_papper\[188\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal32~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 385 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818046 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ltp_controller:u1\|line_papper\[189\] " "Latch ltp_controller:u1\|line_papper\[189\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ltp_controller:u1\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal ltp_controller:u1\|Equal32~synth" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 385 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624275818046 ""}  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624275818046 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_Controller.v" 64 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_Controller.v" 79 -1 0 } } { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 98 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_Controller.v" 59 -1 0 } } { "V/I2C_Controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_Controller.v" 63 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_graycounter_t57.tdf" 32 2 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Sdram_Control/Sdram_Control.v" 443 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_graycounter_s57.tdf" 37 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_graycounter_t57.tdf" 44 2 0 } } { "V/I2C_CCD_Config.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/I2C_CCD_Config.v" 131 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/db/a_graycounter_ojc.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1624275818065 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1624275818065 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[211\] ltp_controller:u1\|line_rock\[211\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[211\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[211\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[212\] ltp_controller:u1\|line_rock\[212\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[212\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[212\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[210\] ltp_controller:u1\|line_rock\[210\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[210\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[210\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[213\] ltp_controller:u1\|line_rock\[213\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[213\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[213\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[208\] ltp_controller:u1\|line_rock\[208\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[208\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[208\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[207\] ltp_controller:u1\|line_rock\[207\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[207\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[207\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[206\] ltp_controller:u1\|line_rock\[206\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[206\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[206\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[209\] ltp_controller:u1\|line_rock\[209\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[209\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[209\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[215\] ltp_controller:u1\|line_rock\[215\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[215\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[215\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[216\] ltp_controller:u1\|line_rock\[216\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[216\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[216\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[214\] ltp_controller:u1\|line_rock\[214\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[214\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[214\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[217\] ltp_controller:u1\|line_rock\[217\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[217\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[217\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[204\] ltp_controller:u1\|line_rock\[204\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[204\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[204\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[205\] ltp_controller:u1\|line_rock\[205\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[205\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[205\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[38\] ltp_controller:u1\|line_rock\[38\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[38\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[38\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[39\] ltp_controller:u1\|line_rock\[39\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[39\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[39\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_scissor\[40\] ltp_controller:u1\|line_rock\[40\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_scissor\[40\]\" merged with LATCH primitive \"ltp_controller:u1\|line_rock\[40\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[133\] ltp_controller:u1\|line_scissor\[83\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[133\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[83\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[153\] ltp_controller:u1\|line_scissor\[82\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[153\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[82\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[154\] ltp_controller:u1\|line_scissor\[80\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[154\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[80\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[140\] ltp_controller:u1\|line_scissor\[144\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[140\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[144\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[159\] ltp_controller:u1\|line_scissor\[170\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[159\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[170\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[160\] ltp_controller:u1\|line_scissor\[171\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[160\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[171\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[139\] ltp_controller:u1\|line_scissor\[142\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[139\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[142\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[138\] ltp_controller:u1\|line_scissor\[140\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[138\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[140\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ltp_controller:u1\|line_papper\[145\] ltp_controller:u1\|line_scissor\[157\] " "Duplicate LATCH primitive \"ltp_controller:u1\|line_papper\[145\]\" merged with LATCH primitive \"ltp_controller:u1\|line_scissor\[157\]\"" {  } { { "V/ltp_controller.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/V/ltp_controller.v" 367 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624275861375 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1624275861375 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 312 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 346 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 378 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 412 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 419 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 435 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 436 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 440 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 441 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 444 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 446 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 447 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOUCH_I2C_SCL GND " "Pin \"TOUCH_I2C_SCL\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 455 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|TOUCH_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DITH GND " "Pin \"LCD_DITH\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 461 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_DITH"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_MODE GND " "Pin \"LCD_MODE\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 462 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_POWER_CTL VCC " "Pin \"LCD_POWER_CTL\" is stuck at VCC" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 463 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_POWER_CTL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_UPDN GND " "Pin \"LCD_UPDN\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 464 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_UPDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RSTB VCC " "Pin \"LCD_RSTB\" is stuck at VCC" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 465 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_RSTB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DE GND " "Pin \"LCD_DE\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 466 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_SHLR GND " "Pin \"LCD_SHLR\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 467 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_SHLR"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DIM VCC " "Pin \"LCD_DIM\" is stuck at VCC" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 468 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LCD_DIM"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA_TRIGGER VCC " "Pin \"CAMERA_TRIGGER\" is stuck at VCC" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 477 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|CAMERA_TRIGGER"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSENSOR_ADDR_SEL GND " "Pin \"LSENSOR_ADDR_SEL\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 482 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LSENSOR_ADDR_SEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSENSOR_SCL GND " "Pin \"LSENSOR_SCL\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 483 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|LSENSOR_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_n GND " "Pin \"GSENSOR_CS_n\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 487 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|GSENSOR_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_ALT_ADDR GND " "Pin \"GSENSOR_ALT_ADDR\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 490 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|GSENSOR_ALT_ADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCL_SCLK GND " "Pin \"GSENSOR_SCL_SCLK\" is stuck at GND" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 492 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624275861542 "|Camera|GSENSOR_SCL_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624275861542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624275861765 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624275871409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Camera.map.smsg " "Generated suppressed messages file C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/Camera.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275871757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624275872493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624275872493 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "52 " "Design contains 52 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 277 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 280 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 316 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 343 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 360 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 361 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 365 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 366 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 369 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 375 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 384 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 386 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 388 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 389 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 398 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 407 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 407 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 409 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 409 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 445 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TOUCH_INT_n " "No output dependent on input pin \"TOUCH_INT_n\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 457 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|TOUCH_INT_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAMERA_STROBE " "No output dependent on input pin \"CAMERA_STROBE\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 476 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|CAMERA_STROBE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LSENSOR_INT " "No output dependent on input pin \"LSENSOR_INT\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 485 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|LSENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT1 " "No output dependent on input pin \"GSENSOR_INT1\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 488 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|GSENSOR_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT2 " "No output dependent on input pin \"GSENSOR_INT2\"" {  } { { "camera.v" "" { Text "C:/Users/kk693/Desktop/Git-Repositiry/FPGA/Course/FPGA_Design_and_Laboratory/Project/Camera/camera.v" 489 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624275873011 "|Camera|GSENSOR_INT2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624275873011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5137 " "Implemented 5137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "92 " "Implemented 92 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624275873013 ""} { "Info" "ICUT_CUT_TM_OPINS" "275 " "Implemented 275 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624275873013 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "109 " "Implemented 109 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1624275873013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4568 " "Implemented 4568 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624275873013 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624275873013 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1624275873013 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1624275873013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624275873013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1393 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1393 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624275873143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 19:44:33 2021 " "Processing ended: Mon Jun 21 19:44:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624275873143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:33 " "Elapsed time: 00:03:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624275873143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:45 " "Total CPU time (on all processors): 00:03:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624275873143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624275873143 ""}
