{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566999484278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566999484280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 10:38:03 2019 " "Processing started: Wed Aug 28 10:38:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566999484280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566999484280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32i -c rv32i " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32i -c rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566999484281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1566999485151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-comportamento " "Found design unit 1: pc-comportamento" {  } { { "pc.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487048 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566999487048 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1566999487059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-comportamento " "Found design unit 1: mux-comportamento" {  } { { "mux.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487059 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566999487059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-comportamento " "Found design unit 1: alu-comportamento" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487064 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566999487064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rv32i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i-comportamento " "Found design unit 1: rv32i-comportamento" {  } { { "rv32i.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/rv32i.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487075 ""} { "Info" "ISGN_ENTITY_NAME" "1 rv32i " "Found entity 1: rv32i" {  } { { "rv32i.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/rv32i.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566999487075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-comportamento " "Found design unit 1: datapath-comportamento" {  } { { "datapath.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487081 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566999487081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-comportamento " "Found design unit 1: register_file-comportamento" {  } { { "register_file.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487092 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566999487092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progam_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progam_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progam_memory-SYN " "Found design unit 1: progam_memory-SYN" {  } { { "progam_memory.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/progam_memory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487098 ""} { "Info" "ISGN_ENTITY_NAME" "1 progam_memory " "Found entity 1: progam_memory" {  } { { "progam_memory.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/progam_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566999487098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566999487341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file1 " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file1\"" {  } { { "datapath.vhd" "register_file1" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/datapath.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487396 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_rd register_file.vhd(32) " "VHDL Process Statement warning at register_file.vhd(32): signal \"add_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/register_file.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1566999487411 "|datapath|register_file:register_file1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "datapath.vhd" "alu1" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/datapath.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487414 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[0\] alu.vhd(19) " "Inferred latch for \"out_alu\[0\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[1\] alu.vhd(19) " "Inferred latch for \"out_alu\[1\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[2\] alu.vhd(19) " "Inferred latch for \"out_alu\[2\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[3\] alu.vhd(19) " "Inferred latch for \"out_alu\[3\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[4\] alu.vhd(19) " "Inferred latch for \"out_alu\[4\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[5\] alu.vhd(19) " "Inferred latch for \"out_alu\[5\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[6\] alu.vhd(19) " "Inferred latch for \"out_alu\[6\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[7\] alu.vhd(19) " "Inferred latch for \"out_alu\[7\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[8\] alu.vhd(19) " "Inferred latch for \"out_alu\[8\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[9\] alu.vhd(19) " "Inferred latch for \"out_alu\[9\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[10\] alu.vhd(19) " "Inferred latch for \"out_alu\[10\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487453 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[11\] alu.vhd(19) " "Inferred latch for \"out_alu\[11\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487454 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[12\] alu.vhd(19) " "Inferred latch for \"out_alu\[12\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487455 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[13\] alu.vhd(19) " "Inferred latch for \"out_alu\[13\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487455 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[14\] alu.vhd(19) " "Inferred latch for \"out_alu\[14\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487455 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[15\] alu.vhd(19) " "Inferred latch for \"out_alu\[15\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487455 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[16\] alu.vhd(19) " "Inferred latch for \"out_alu\[16\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487455 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[17\] alu.vhd(19) " "Inferred latch for \"out_alu\[17\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487455 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[18\] alu.vhd(19) " "Inferred latch for \"out_alu\[18\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487455 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[19\] alu.vhd(19) " "Inferred latch for \"out_alu\[19\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487455 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[20\] alu.vhd(19) " "Inferred latch for \"out_alu\[20\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487455 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[21\] alu.vhd(19) " "Inferred latch for \"out_alu\[21\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487455 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[22\] alu.vhd(19) " "Inferred latch for \"out_alu\[22\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487456 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[23\] alu.vhd(19) " "Inferred latch for \"out_alu\[23\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487456 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[24\] alu.vhd(19) " "Inferred latch for \"out_alu\[24\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487456 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[25\] alu.vhd(19) " "Inferred latch for \"out_alu\[25\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487457 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[26\] alu.vhd(19) " "Inferred latch for \"out_alu\[26\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487457 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[27\] alu.vhd(19) " "Inferred latch for \"out_alu\[27\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487457 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[28\] alu.vhd(19) " "Inferred latch for \"out_alu\[28\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487457 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[29\] alu.vhd(19) " "Inferred latch for \"out_alu\[29\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487457 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[30\] alu.vhd(19) " "Inferred latch for \"out_alu\[30\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487457 "|datapath|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[31\] alu.vhd(19) " "Inferred latch for \"out_alu\[31\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487458 "|datapath|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progam_memory progam_memory:program_memory1 " "Elaborating entity \"progam_memory\" for hierarchy \"progam_memory:program_memory1\"" {  } { { "datapath.vhd" "program_memory1" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/datapath.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram progam_memory:program_memory1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"progam_memory:program_memory1\|altsyncram:altsyncram_component\"" {  } { { "progam_memory.vhd" "altsyncram_component" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/progam_memory.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "progam_memory:program_memory1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"progam_memory:program_memory1\|altsyncram:altsyncram_component\"" {  } { { "progam_memory.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/progam_memory.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566999487591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "progam_memory:program_memory1\|altsyncram:altsyncram_component " "Instantiated megafunction \"progam_memory:program_memory1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rv32i.hex " "Parameter \"init_file\" = \"rv32i.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487594 ""}  } { { "progam_memory.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/progam_memory.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566999487594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ao71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ao71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ao71 " "Found entity 1: altsyncram_ao71" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566999487727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566999487727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ao71 progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated " "Elaborating entity \"altsyncram_ao71\" for hierarchy \"progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "datapath.vhd" "pc1" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/datapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566999487734 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp pc.vhd(18) " "VHDL Process Statement warning at pc.vhd(18): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/pc.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1566999487749 "|datapath|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] pc.vhd(21) " "Inferred latch for \"temp\[0\]\" at pc.vhd(21)" {  } { { "pc.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/pc.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487749 "|datapath|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] pc.vhd(21) " "Inferred latch for \"temp\[1\]\" at pc.vhd(21)" {  } { { "pc.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/pc.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566999487749 "|datapath|pc:pc1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[0\] " "Latch alu:alu1\|out_alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489408 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[1\] " "Latch alu:alu1\|out_alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489408 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[2\] " "Latch alu:alu1\|out_alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489409 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[3\] " "Latch alu:alu1\|out_alu\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489409 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[4\] " "Latch alu:alu1\|out_alu\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489409 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[5\] " "Latch alu:alu1\|out_alu\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489409 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[6\] " "Latch alu:alu1\|out_alu\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489409 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[7\] " "Latch alu:alu1\|out_alu\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489410 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[8\] " "Latch alu:alu1\|out_alu\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489410 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[9\] " "Latch alu:alu1\|out_alu\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489410 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[10\] " "Latch alu:alu1\|out_alu\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489410 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[11\] " "Latch alu:alu1\|out_alu\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489410 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[12\] " "Latch alu:alu1\|out_alu\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489411 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[13\] " "Latch alu:alu1\|out_alu\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489411 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[14\] " "Latch alu:alu1\|out_alu\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489411 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[15\] " "Latch alu:alu1\|out_alu\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489411 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[16\] " "Latch alu:alu1\|out_alu\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489411 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[17\] " "Latch alu:alu1\|out_alu\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489412 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[18\] " "Latch alu:alu1\|out_alu\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489412 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[19\] " "Latch alu:alu1\|out_alu\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489412 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[20\] " "Latch alu:alu1\|out_alu\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489412 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[21\] " "Latch alu:alu1\|out_alu\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489412 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[22\] " "Latch alu:alu1\|out_alu\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489412 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[23\] " "Latch alu:alu1\|out_alu\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489413 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[24\] " "Latch alu:alu1\|out_alu\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489414 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[25\] " "Latch alu:alu1\|out_alu\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489414 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[26\] " "Latch alu:alu1\|out_alu\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489414 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[27\] " "Latch alu:alu1\|out_alu\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489414 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[28\] " "Latch alu:alu1\|out_alu\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489414 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[29\] " "Latch alu:alu1\|out_alu\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489415 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[30\] " "Latch alu:alu1\|out_alu\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489415 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|out_alu\[31\] " "Latch alu:alu1\|out_alu\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal progam_memory:program_memory1\|altsyncram:altsyncram_component\|altsyncram_ao71:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/db/altsyncram_ao71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1566999489415 ""}  } { { "alu.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1566999489415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566999491226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566999491226 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_pc " "No output dependent on input pin \"load_pc\"" {  } { { "datapath.vhd" "" { Text "C:/Users/josec/dev/RISC-V-RV32I/quartus/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566999491556 "|datapath|load_pc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1566999491556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2527 " "Implemented 2527 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566999491557 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566999491557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2420 " "Implemented 2420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566999491557 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1566999491557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566999491557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566999491642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 10:38:11 2019 " "Processing ended: Wed Aug 28 10:38:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566999491642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566999491642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566999491642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566999491642 ""}
