
C:\Users\Alan\Desktop\xForce\Debug\xForce.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003484  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  0800360c  0800360c  0001360c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003670  08003670  00013670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003674  08003674  00013674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000088  20000000  08003678  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
  7 .bss          00000100  20000088  20000088  00020088  2**2
                  ALLOC
  8 ._user_heap_stack 00005400  20000188  20000188  00020088  2**0
                  ALLOC
  9 .ARM.attributes 0000002a  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000999c  00000000  00000000  000200b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001de6  00000000  00000000  00029a4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b60  00000000  00000000  0002b838  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a40  00000000  00000000  0002c398  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000428d  00000000  00000000  0002cdd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000372e  00000000  00000000  00031065  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00034793  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000030b8  00000000  00000000  00034814  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080035f4 	.word	0x080035f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	080035f4 	.word	0x080035f4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2f>:
 800095c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000960:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000964:	bf24      	itt	cs
 8000966:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800096a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800096e:	d90d      	bls.n	800098c <__aeabi_d2f+0x30>
 8000970:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000974:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000978:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800097c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000980:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000984:	bf08      	it	eq
 8000986:	f020 0001 	biceq.w	r0, r0, #1
 800098a:	4770      	bx	lr
 800098c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000990:	d121      	bne.n	80009d6 <__aeabi_d2f+0x7a>
 8000992:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000996:	bfbc      	itt	lt
 8000998:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800099c:	4770      	bxlt	lr
 800099e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009a6:	f1c2 0218 	rsb	r2, r2, #24
 80009aa:	f1c2 0c20 	rsb	ip, r2, #32
 80009ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80009b2:	fa20 f002 	lsr.w	r0, r0, r2
 80009b6:	bf18      	it	ne
 80009b8:	f040 0001 	orrne.w	r0, r0, #1
 80009bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009c8:	ea40 000c 	orr.w	r0, r0, ip
 80009cc:	fa23 f302 	lsr.w	r3, r3, r2
 80009d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009d4:	e7cc      	b.n	8000970 <__aeabi_d2f+0x14>
 80009d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009da:	d107      	bne.n	80009ec <__aeabi_d2f+0x90>
 80009dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e0:	bf1e      	ittt	ne
 80009e2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009e6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009ea:	4770      	bxne	lr
 80009ec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop

080009fc <__aeabi_frsub>:
 80009fc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a00:	e002      	b.n	8000a08 <__addsf3>
 8000a02:	bf00      	nop

08000a04 <__aeabi_fsub>:
 8000a04:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a08 <__addsf3>:
 8000a08:	0042      	lsls	r2, r0, #1
 8000a0a:	bf1f      	itttt	ne
 8000a0c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a10:	ea92 0f03 	teqne	r2, r3
 8000a14:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a18:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a1c:	d06a      	beq.n	8000af4 <__addsf3+0xec>
 8000a1e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a22:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a26:	bfc1      	itttt	gt
 8000a28:	18d2      	addgt	r2, r2, r3
 8000a2a:	4041      	eorgt	r1, r0
 8000a2c:	4048      	eorgt	r0, r1
 8000a2e:	4041      	eorgt	r1, r0
 8000a30:	bfb8      	it	lt
 8000a32:	425b      	neglt	r3, r3
 8000a34:	2b19      	cmp	r3, #25
 8000a36:	bf88      	it	hi
 8000a38:	4770      	bxhi	lr
 8000a3a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a42:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a52:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a56:	bf18      	it	ne
 8000a58:	4249      	negne	r1, r1
 8000a5a:	ea92 0f03 	teq	r2, r3
 8000a5e:	d03f      	beq.n	8000ae0 <__addsf3+0xd8>
 8000a60:	f1a2 0201 	sub.w	r2, r2, #1
 8000a64:	fa41 fc03 	asr.w	ip, r1, r3
 8000a68:	eb10 000c 	adds.w	r0, r0, ip
 8000a6c:	f1c3 0320 	rsb	r3, r3, #32
 8000a70:	fa01 f103 	lsl.w	r1, r1, r3
 8000a74:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a78:	d502      	bpl.n	8000a80 <__addsf3+0x78>
 8000a7a:	4249      	negs	r1, r1
 8000a7c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a80:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a84:	d313      	bcc.n	8000aae <__addsf3+0xa6>
 8000a86:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a8a:	d306      	bcc.n	8000a9a <__addsf3+0x92>
 8000a8c:	0840      	lsrs	r0, r0, #1
 8000a8e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a92:	f102 0201 	add.w	r2, r2, #1
 8000a96:	2afe      	cmp	r2, #254	; 0xfe
 8000a98:	d251      	bcs.n	8000b3e <__addsf3+0x136>
 8000a9a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000aa2:	bf08      	it	eq
 8000aa4:	f020 0001 	biceq.w	r0, r0, #1
 8000aa8:	ea40 0003 	orr.w	r0, r0, r3
 8000aac:	4770      	bx	lr
 8000aae:	0049      	lsls	r1, r1, #1
 8000ab0:	eb40 0000 	adc.w	r0, r0, r0
 8000ab4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000ab8:	f1a2 0201 	sub.w	r2, r2, #1
 8000abc:	d1ed      	bne.n	8000a9a <__addsf3+0x92>
 8000abe:	fab0 fc80 	clz	ip, r0
 8000ac2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ac6:	ebb2 020c 	subs.w	r2, r2, ip
 8000aca:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ace:	bfaa      	itet	ge
 8000ad0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ad4:	4252      	neglt	r2, r2
 8000ad6:	4318      	orrge	r0, r3
 8000ad8:	bfbc      	itt	lt
 8000ada:	40d0      	lsrlt	r0, r2
 8000adc:	4318      	orrlt	r0, r3
 8000ade:	4770      	bx	lr
 8000ae0:	f092 0f00 	teq	r2, #0
 8000ae4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ae8:	bf06      	itte	eq
 8000aea:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000aee:	3201      	addeq	r2, #1
 8000af0:	3b01      	subne	r3, #1
 8000af2:	e7b5      	b.n	8000a60 <__addsf3+0x58>
 8000af4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000af8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000afc:	bf18      	it	ne
 8000afe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b02:	d021      	beq.n	8000b48 <__addsf3+0x140>
 8000b04:	ea92 0f03 	teq	r2, r3
 8000b08:	d004      	beq.n	8000b14 <__addsf3+0x10c>
 8000b0a:	f092 0f00 	teq	r2, #0
 8000b0e:	bf08      	it	eq
 8000b10:	4608      	moveq	r0, r1
 8000b12:	4770      	bx	lr
 8000b14:	ea90 0f01 	teq	r0, r1
 8000b18:	bf1c      	itt	ne
 8000b1a:	2000      	movne	r0, #0
 8000b1c:	4770      	bxne	lr
 8000b1e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b22:	d104      	bne.n	8000b2e <__addsf3+0x126>
 8000b24:	0040      	lsls	r0, r0, #1
 8000b26:	bf28      	it	cs
 8000b28:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	4770      	bx	lr
 8000b2e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b32:	bf3c      	itt	cc
 8000b34:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b38:	4770      	bxcc	lr
 8000b3a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b3e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b46:	4770      	bx	lr
 8000b48:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b4c:	bf16      	itet	ne
 8000b4e:	4608      	movne	r0, r1
 8000b50:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b54:	4601      	movne	r1, r0
 8000b56:	0242      	lsls	r2, r0, #9
 8000b58:	bf06      	itte	eq
 8000b5a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b5e:	ea90 0f01 	teqeq	r0, r1
 8000b62:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_ui2f>:
 8000b68:	f04f 0300 	mov.w	r3, #0
 8000b6c:	e004      	b.n	8000b78 <__aeabi_i2f+0x8>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_i2f>:
 8000b70:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b74:	bf48      	it	mi
 8000b76:	4240      	negmi	r0, r0
 8000b78:	ea5f 0c00 	movs.w	ip, r0
 8000b7c:	bf08      	it	eq
 8000b7e:	4770      	bxeq	lr
 8000b80:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b84:	4601      	mov	r1, r0
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	e01c      	b.n	8000bc6 <__aeabi_l2f+0x2a>

08000b8c <__aeabi_ul2f>:
 8000b8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b90:	bf08      	it	eq
 8000b92:	4770      	bxeq	lr
 8000b94:	f04f 0300 	mov.w	r3, #0
 8000b98:	e00a      	b.n	8000bb0 <__aeabi_l2f+0x14>
 8000b9a:	bf00      	nop

08000b9c <__aeabi_l2f>:
 8000b9c:	ea50 0201 	orrs.w	r2, r0, r1
 8000ba0:	bf08      	it	eq
 8000ba2:	4770      	bxeq	lr
 8000ba4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ba8:	d502      	bpl.n	8000bb0 <__aeabi_l2f+0x14>
 8000baa:	4240      	negs	r0, r0
 8000bac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb0:	ea5f 0c01 	movs.w	ip, r1
 8000bb4:	bf02      	ittt	eq
 8000bb6:	4684      	moveq	ip, r0
 8000bb8:	4601      	moveq	r1, r0
 8000bba:	2000      	moveq	r0, #0
 8000bbc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000bc0:	bf08      	it	eq
 8000bc2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000bc6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000bca:	fabc f28c 	clz	r2, ip
 8000bce:	3a08      	subs	r2, #8
 8000bd0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bd4:	db10      	blt.n	8000bf8 <__aeabi_l2f+0x5c>
 8000bd6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bda:	4463      	add	r3, ip
 8000bdc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000be0:	f1c2 0220 	rsb	r2, r2, #32
 8000be4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000be8:	fa20 f202 	lsr.w	r2, r0, r2
 8000bec:	eb43 0002 	adc.w	r0, r3, r2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f102 0220 	add.w	r2, r2, #32
 8000bfc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c00:	f1c2 0220 	rsb	r2, r2, #32
 8000c04:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c08:	fa21 f202 	lsr.w	r2, r1, r2
 8000c0c:	eb43 0002 	adc.w	r0, r3, r2
 8000c10:	bf08      	it	eq
 8000c12:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_fmul>:
 8000c18:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c20:	bf1e      	ittt	ne
 8000c22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c26:	ea92 0f0c 	teqne	r2, ip
 8000c2a:	ea93 0f0c 	teqne	r3, ip
 8000c2e:	d06f      	beq.n	8000d10 <__aeabi_fmul+0xf8>
 8000c30:	441a      	add	r2, r3
 8000c32:	ea80 0c01 	eor.w	ip, r0, r1
 8000c36:	0240      	lsls	r0, r0, #9
 8000c38:	bf18      	it	ne
 8000c3a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c3e:	d01e      	beq.n	8000c7e <__aeabi_fmul+0x66>
 8000c40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000c44:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c48:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c4c:	fba0 3101 	umull	r3, r1, r0, r1
 8000c50:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c54:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c58:	bf3e      	ittt	cc
 8000c5a:	0049      	lslcc	r1, r1, #1
 8000c5c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c60:	005b      	lslcc	r3, r3, #1
 8000c62:	ea40 0001 	orr.w	r0, r0, r1
 8000c66:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c6a:	2afd      	cmp	r2, #253	; 0xfd
 8000c6c:	d81d      	bhi.n	8000caa <__aeabi_fmul+0x92>
 8000c6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c76:	bf08      	it	eq
 8000c78:	f020 0001 	biceq.w	r0, r0, #1
 8000c7c:	4770      	bx	lr
 8000c7e:	f090 0f00 	teq	r0, #0
 8000c82:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c86:	bf08      	it	eq
 8000c88:	0249      	lsleq	r1, r1, #9
 8000c8a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c8e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c92:	3a7f      	subs	r2, #127	; 0x7f
 8000c94:	bfc2      	ittt	gt
 8000c96:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c9a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c9e:	4770      	bxgt	lr
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	f04f 0300 	mov.w	r3, #0
 8000ca8:	3a01      	subs	r2, #1
 8000caa:	dc5d      	bgt.n	8000d68 <__aeabi_fmul+0x150>
 8000cac:	f112 0f19 	cmn.w	r2, #25
 8000cb0:	bfdc      	itt	le
 8000cb2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000cb6:	4770      	bxle	lr
 8000cb8:	f1c2 0200 	rsb	r2, r2, #0
 8000cbc:	0041      	lsls	r1, r0, #1
 8000cbe:	fa21 f102 	lsr.w	r1, r1, r2
 8000cc2:	f1c2 0220 	rsb	r2, r2, #32
 8000cc6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cca:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cce:	f140 0000 	adc.w	r0, r0, #0
 8000cd2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000cd6:	bf08      	it	eq
 8000cd8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cdc:	4770      	bx	lr
 8000cde:	f092 0f00 	teq	r2, #0
 8000ce2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ce6:	bf02      	ittt	eq
 8000ce8:	0040      	lsleq	r0, r0, #1
 8000cea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000cee:	3a01      	subeq	r2, #1
 8000cf0:	d0f9      	beq.n	8000ce6 <__aeabi_fmul+0xce>
 8000cf2:	ea40 000c 	orr.w	r0, r0, ip
 8000cf6:	f093 0f00 	teq	r3, #0
 8000cfa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000cfe:	bf02      	ittt	eq
 8000d00:	0049      	lsleq	r1, r1, #1
 8000d02:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d06:	3b01      	subeq	r3, #1
 8000d08:	d0f9      	beq.n	8000cfe <__aeabi_fmul+0xe6>
 8000d0a:	ea41 010c 	orr.w	r1, r1, ip
 8000d0e:	e78f      	b.n	8000c30 <__aeabi_fmul+0x18>
 8000d10:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d14:	ea92 0f0c 	teq	r2, ip
 8000d18:	bf18      	it	ne
 8000d1a:	ea93 0f0c 	teqne	r3, ip
 8000d1e:	d00a      	beq.n	8000d36 <__aeabi_fmul+0x11e>
 8000d20:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d24:	bf18      	it	ne
 8000d26:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d2a:	d1d8      	bne.n	8000cde <__aeabi_fmul+0xc6>
 8000d2c:	ea80 0001 	eor.w	r0, r0, r1
 8000d30:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d34:	4770      	bx	lr
 8000d36:	f090 0f00 	teq	r0, #0
 8000d3a:	bf17      	itett	ne
 8000d3c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000d40:	4608      	moveq	r0, r1
 8000d42:	f091 0f00 	teqne	r1, #0
 8000d46:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000d4a:	d014      	beq.n	8000d76 <__aeabi_fmul+0x15e>
 8000d4c:	ea92 0f0c 	teq	r2, ip
 8000d50:	d101      	bne.n	8000d56 <__aeabi_fmul+0x13e>
 8000d52:	0242      	lsls	r2, r0, #9
 8000d54:	d10f      	bne.n	8000d76 <__aeabi_fmul+0x15e>
 8000d56:	ea93 0f0c 	teq	r3, ip
 8000d5a:	d103      	bne.n	8000d64 <__aeabi_fmul+0x14c>
 8000d5c:	024b      	lsls	r3, r1, #9
 8000d5e:	bf18      	it	ne
 8000d60:	4608      	movne	r0, r1
 8000d62:	d108      	bne.n	8000d76 <__aeabi_fmul+0x15e>
 8000d64:	ea80 0001 	eor.w	r0, r0, r1
 8000d68:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d74:	4770      	bx	lr
 8000d76:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d7a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d7e:	4770      	bx	lr

08000d80 <__aeabi_fdiv>:
 8000d80:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d88:	bf1e      	ittt	ne
 8000d8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8e:	ea92 0f0c 	teqne	r2, ip
 8000d92:	ea93 0f0c 	teqne	r3, ip
 8000d96:	d069      	beq.n	8000e6c <__aeabi_fdiv+0xec>
 8000d98:	eba2 0203 	sub.w	r2, r2, r3
 8000d9c:	ea80 0c01 	eor.w	ip, r0, r1
 8000da0:	0249      	lsls	r1, r1, #9
 8000da2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000da6:	d037      	beq.n	8000e18 <__aeabi_fdiv+0x98>
 8000da8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000dac:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000db0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000db8:	428b      	cmp	r3, r1
 8000dba:	bf38      	it	cc
 8000dbc:	005b      	lslcc	r3, r3, #1
 8000dbe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000dc2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000dc6:	428b      	cmp	r3, r1
 8000dc8:	bf24      	itt	cs
 8000dca:	1a5b      	subcs	r3, r3, r1
 8000dcc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000dd0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000dd4:	bf24      	itt	cs
 8000dd6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000dda:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000dde:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000de2:	bf24      	itt	cs
 8000de4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000de8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000dec:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000df0:	bf24      	itt	cs
 8000df2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000df6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000dfa:	011b      	lsls	r3, r3, #4
 8000dfc:	bf18      	it	ne
 8000dfe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e02:	d1e0      	bne.n	8000dc6 <__aeabi_fdiv+0x46>
 8000e04:	2afd      	cmp	r2, #253	; 0xfd
 8000e06:	f63f af50 	bhi.w	8000caa <__aeabi_fmul+0x92>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e10:	bf08      	it	eq
 8000e12:	f020 0001 	biceq.w	r0, r0, #1
 8000e16:	4770      	bx	lr
 8000e18:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e1c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e20:	327f      	adds	r2, #127	; 0x7f
 8000e22:	bfc2      	ittt	gt
 8000e24:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e28:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e2c:	4770      	bxgt	lr
 8000e2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e32:	f04f 0300 	mov.w	r3, #0
 8000e36:	3a01      	subs	r2, #1
 8000e38:	e737      	b.n	8000caa <__aeabi_fmul+0x92>
 8000e3a:	f092 0f00 	teq	r2, #0
 8000e3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e42:	bf02      	ittt	eq
 8000e44:	0040      	lsleq	r0, r0, #1
 8000e46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e4a:	3a01      	subeq	r2, #1
 8000e4c:	d0f9      	beq.n	8000e42 <__aeabi_fdiv+0xc2>
 8000e4e:	ea40 000c 	orr.w	r0, r0, ip
 8000e52:	f093 0f00 	teq	r3, #0
 8000e56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e5a:	bf02      	ittt	eq
 8000e5c:	0049      	lsleq	r1, r1, #1
 8000e5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e62:	3b01      	subeq	r3, #1
 8000e64:	d0f9      	beq.n	8000e5a <__aeabi_fdiv+0xda>
 8000e66:	ea41 010c 	orr.w	r1, r1, ip
 8000e6a:	e795      	b.n	8000d98 <__aeabi_fdiv+0x18>
 8000e6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	d108      	bne.n	8000e88 <__aeabi_fdiv+0x108>
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	f47f af7d 	bne.w	8000d76 <__aeabi_fmul+0x15e>
 8000e7c:	ea93 0f0c 	teq	r3, ip
 8000e80:	f47f af70 	bne.w	8000d64 <__aeabi_fmul+0x14c>
 8000e84:	4608      	mov	r0, r1
 8000e86:	e776      	b.n	8000d76 <__aeabi_fmul+0x15e>
 8000e88:	ea93 0f0c 	teq	r3, ip
 8000e8c:	d104      	bne.n	8000e98 <__aeabi_fdiv+0x118>
 8000e8e:	024b      	lsls	r3, r1, #9
 8000e90:	f43f af4c 	beq.w	8000d2c <__aeabi_fmul+0x114>
 8000e94:	4608      	mov	r0, r1
 8000e96:	e76e      	b.n	8000d76 <__aeabi_fmul+0x15e>
 8000e98:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e9c:	bf18      	it	ne
 8000e9e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	d1ca      	bne.n	8000e3a <__aeabi_fdiv+0xba>
 8000ea4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ea8:	f47f af5c 	bne.w	8000d64 <__aeabi_fmul+0x14c>
 8000eac:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000eb0:	f47f af3c 	bne.w	8000d2c <__aeabi_fmul+0x114>
 8000eb4:	e75f      	b.n	8000d76 <__aeabi_fmul+0x15e>
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_f2iz>:
 8000eb8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ebc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000ec0:	d30f      	bcc.n	8000ee2 <__aeabi_f2iz+0x2a>
 8000ec2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000ec6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000eca:	d90d      	bls.n	8000ee8 <__aeabi_f2iz+0x30>
 8000ecc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ed0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ed4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ed8:	fa23 f002 	lsr.w	r0, r3, r2
 8000edc:	bf18      	it	ne
 8000ede:	4240      	negne	r0, r0
 8000ee0:	4770      	bx	lr
 8000ee2:	f04f 0000 	mov.w	r0, #0
 8000ee6:	4770      	bx	lr
 8000ee8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000eec:	d101      	bne.n	8000ef2 <__aeabi_f2iz+0x3a>
 8000eee:	0242      	lsls	r2, r0, #9
 8000ef0:	d105      	bne.n	8000efe <__aeabi_f2iz+0x46>
 8000ef2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000ef6:	bf08      	it	eq
 8000ef8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000efc:	4770      	bx	lr
 8000efe:	f04f 0000 	mov.w	r0, #0
 8000f02:	4770      	bx	lr

08000f04 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	73fb      	strb	r3, [r7, #15]
 8000f10:	2300      	movs	r3, #0
 8000f12:	73bb      	strb	r3, [r7, #14]
 8000f14:	230f      	movs	r3, #15
 8000f16:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	78db      	ldrb	r3, [r3, #3]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d038      	beq.n	8000f92 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000f20:	4b26      	ldr	r3, [pc, #152]	; (8000fbc <NVIC_Init+0xb8>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	43db      	mvns	r3, r3
 8000f26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000f2a:	0a1b      	lsrs	r3, r3, #8
 8000f2c:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	f1c3 0304 	rsb	r3, r3, #4
 8000f34:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000f36:	7b7a      	ldrb	r2, [r7, #13]
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
 8000f3a:	fa42 f303 	asr.w	r3, r2, r3
 8000f3e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	785b      	ldrb	r3, [r3, #1]
 8000f44:	461a      	mov	r2, r3
 8000f46:	7bbb      	ldrb	r3, [r7, #14]
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	789a      	ldrb	r2, [r3, #2]
 8000f52:	7b7b      	ldrb	r3, [r7, #13]
 8000f54:	4013      	ands	r3, r2
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	7bfb      	ldrb	r3, [r7, #15]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	011b      	lsls	r3, r3, #4
 8000f62:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000f64:	4a16      	ldr	r2, [pc, #88]	; (8000fc0 <NVIC_Init+0xbc>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	7bfa      	ldrb	r2, [r7, #15]
 8000f6e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f72:	4a13      	ldr	r2, [pc, #76]	; (8000fc0 <NVIC_Init+0xbc>)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	095b      	lsrs	r3, r3, #5
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	f003 031f 	and.w	r3, r3, #31
 8000f86:	2101      	movs	r1, #1
 8000f88:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f8c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000f90:	e00f      	b.n	8000fb2 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f92:	490b      	ldr	r1, [pc, #44]	; (8000fc0 <NVIC_Init+0xbc>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	095b      	lsrs	r3, r3, #5
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	f003 031f 	and.w	r3, r3, #31
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000faa:	f100 0320 	add.w	r3, r0, #32
 8000fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000fb2:	bf00      	nop
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc80      	pop	{r7}
 8000fba:	4770      	bx	lr
 8000fbc:	e000ed00 	.word	0xe000ed00
 8000fc0:	e000e100 	.word	0xe000e100

08000fc4 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000fd4:	4b07      	ldr	r3, [pc, #28]	; (8000ff4 <DAC_SetChannel1Data+0x30>)
 8000fd6:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	3308      	adds	r3, #8
 8000fe0:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	887b      	ldrh	r3, [r7, #2]
 8000fe8:	6013      	str	r3, [r2, #0]
}
 8000fea:	bf00      	nop
 8000fec:	3714      	adds	r7, #20
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr
 8000ff4:	40007400 	.word	0x40007400

08000ff8 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800100c:	68fa      	ldr	r2, [r7, #12]
 800100e:	4b24      	ldr	r3, [pc, #144]	; (80010a0 <DMA_Init+0xa8>)
 8001010:	4013      	ands	r3, r2
 8001012:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001022:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800102e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	6a1b      	ldr	r3, [r3, #32]
 8001034:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800103a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001040:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001046:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800104c:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800104e:	68fa      	ldr	r2, [r7, #12]
 8001050:	4313      	orrs	r3, r2
 8001052:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	f023 0307 	bic.w	r3, r3, #7
 8001066:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001070:	4313      	orrs	r3, r2
 8001072:	68fa      	ldr	r2, [r7, #12]
 8001074:	4313      	orrs	r3, r2
 8001076:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	691a      	ldr	r2, [r3, #16]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685a      	ldr	r2, [r3, #4]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	689a      	ldr	r2, [r3, #8]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	60da      	str	r2, [r3, #12]
}
 8001096:	bf00      	nop
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr
 80010a0:	f01c803f 	.word	0xf01c803f

080010a4 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	460b      	mov	r3, r1
 80010ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80010b0:	78fb      	ldrb	r3, [r7, #3]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d006      	beq.n	80010c4 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f043 0201 	orr.w	r2, r3, #1
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80010c2:	e005      	b.n	80010d0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f023 0201 	bic.w	r2, r3, #1
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	601a      	str	r2, [r3, #0]
  }
}
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bc80      	pop	{r7}
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop

080010dc <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80010e4:	2300      	movs	r3, #0
 80010e6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d002      	beq.n	80010fa <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80010f4:	2301      	movs	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
 80010f8:	e001      	b.n	80010fe <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	bc80      	pop	{r7}
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop

0800110c <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800110c:	b480      	push	{r7}
 800110e:	b087      	sub	sp, #28
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8001116:	2300      	movs	r3, #0
 8001118:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a14      	ldr	r2, [pc, #80]	; (8001174 <DMA_GetFlagStatus+0x68>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d802      	bhi.n	800112c <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001126:	4b14      	ldr	r3, [pc, #80]	; (8001178 <DMA_GetFlagStatus+0x6c>)
 8001128:	613b      	str	r3, [r7, #16]
 800112a:	e001      	b.n	8001130 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800112c:	4b13      	ldr	r3, [pc, #76]	; (800117c <DMA_GetFlagStatus+0x70>)
 800112e:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d003      	beq.n	8001142 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	e002      	b.n	8001148 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800114e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001152:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	4013      	ands	r3, r2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d002      	beq.n	8001164 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800115e:	2301      	movs	r3, #1
 8001160:	75fb      	strb	r3, [r7, #23]
 8001162:	e001      	b.n	8001168 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8001164:	2300      	movs	r3, #0
 8001166:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8001168:	7dfb      	ldrb	r3, [r7, #23]
}
 800116a:	4618      	mov	r0, r3
 800116c:	371c      	adds	r7, #28
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	4002640f 	.word	0x4002640f
 8001178:	40026000 	.word	0x40026000
 800117c:	40026400 	.word	0x40026400

08001180 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a10      	ldr	r2, [pc, #64]	; (80011d0 <DMA_ClearFlag+0x50>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d802      	bhi.n	8001198 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001192:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <DMA_ClearFlag+0x54>)
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	e001      	b.n	800119c <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001198:	4b0f      	ldr	r3, [pc, #60]	; (80011d8 <DMA_ClearFlag+0x58>)
 800119a:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d007      	beq.n	80011b6 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80011ac:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80011b0:	68fa      	ldr	r2, [r7, #12]
 80011b2:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80011b4:	e006      	b.n	80011c4 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80011bc:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80011c0:	68fa      	ldr	r2, [r7, #12]
 80011c2:	6093      	str	r3, [r2, #8]
  }    
}
 80011c4:	bf00      	nop
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	4002640f 	.word	0x4002640f
 80011d4:	40026000 	.word	0x40026000
 80011d8:	40026400 	.word	0x40026400

080011dc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80011dc:	b480      	push	{r7}
 80011de:	b087      	sub	sp, #28
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
 80011ea:	2300      	movs	r3, #0
 80011ec:	613b      	str	r3, [r7, #16]
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	e076      	b.n	80012e6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80011f8:	2201      	movs	r2, #1
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	4013      	ands	r3, r2
 800120a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800120c:	68fa      	ldr	r2, [r7, #12]
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	429a      	cmp	r2, r3
 8001212:	d165      	bne.n	80012e0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	2103      	movs	r1, #3
 800121e:	fa01 f303 	lsl.w	r3, r1, r3
 8001222:	43db      	mvns	r3, r3
 8001224:	401a      	ands	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	791b      	ldrb	r3, [r3, #4]
 8001232:	4619      	mov	r1, r3
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	fa01 f303 	lsl.w	r3, r1, r3
 800123c:	431a      	orrs	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	791b      	ldrb	r3, [r3, #4]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d003      	beq.n	8001252 <GPIO_Init+0x76>
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	791b      	ldrb	r3, [r3, #4]
 800124e:	2b02      	cmp	r3, #2
 8001250:	d12e      	bne.n	80012b0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	689a      	ldr	r2, [r3, #8]
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	2103      	movs	r1, #3
 800125c:	fa01 f303 	lsl.w	r3, r1, r3
 8001260:	43db      	mvns	r3, r3
 8001262:	401a      	ands	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689a      	ldr	r2, [r3, #8]
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	795b      	ldrb	r3, [r3, #5]
 8001270:	4619      	mov	r1, r3
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	fa01 f303 	lsl.w	r3, r1, r3
 800127a:	431a      	orrs	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	b29b      	uxth	r3, r3
 8001288:	2101      	movs	r1, #1
 800128a:	fa01 f303 	lsl.w	r3, r1, r3
 800128e:	43db      	mvns	r3, r3
 8001290:	401a      	ands	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685a      	ldr	r2, [r3, #4]
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	799b      	ldrb	r3, [r3, #6]
 800129e:	4619      	mov	r1, r3
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	fa01 f303 	lsl.w	r3, r1, r3
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	431a      	orrs	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	68da      	ldr	r2, [r3, #12]
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	2103      	movs	r1, #3
 80012bc:	fa01 f303 	lsl.w	r3, r1, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	401a      	ands	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	68da      	ldr	r2, [r3, #12]
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	79db      	ldrb	r3, [r3, #7]
 80012d0:	4619      	mov	r1, r3
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	fa01 f303 	lsl.w	r3, r1, r3
 80012da:	431a      	orrs	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	3301      	adds	r3, #1
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	2b0f      	cmp	r3, #15
 80012ea:	d985      	bls.n	80011f8 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80012ec:	bf00      	nop
 80012ee:	371c      	adds	r7, #28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop

080012f8 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	807b      	strh	r3, [r7, #2]
 8001304:	4613      	mov	r3, r2
 8001306:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800130c:	2300      	movs	r3, #0
 800130e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001310:	787a      	ldrb	r2, [r7, #1]
 8001312:	887b      	ldrh	r3, [r7, #2]
 8001314:	f003 0307 	and.w	r3, r3, #7
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001320:	887b      	ldrh	r3, [r7, #2]
 8001322:	08db      	lsrs	r3, r3, #3
 8001324:	b29b      	uxth	r3, r3
 8001326:	4618      	mov	r0, r3
 8001328:	887b      	ldrh	r3, [r7, #2]
 800132a:	08db      	lsrs	r3, r3, #3
 800132c:	b29b      	uxth	r3, r3
 800132e:	461a      	mov	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3208      	adds	r2, #8
 8001334:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001338:	887b      	ldrh	r3, [r7, #2]
 800133a:	f003 0307 	and.w	r3, r3, #7
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	210f      	movs	r1, #15
 8001342:	fa01 f303 	lsl.w	r3, r1, r3
 8001346:	43db      	mvns	r3, r3
 8001348:	ea02 0103 	and.w	r1, r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f100 0208 	add.w	r2, r0, #8
 8001352:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001356:	887b      	ldrh	r3, [r7, #2]
 8001358:	08db      	lsrs	r3, r3, #3
 800135a:	b29b      	uxth	r3, r3
 800135c:	461a      	mov	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	3208      	adds	r2, #8
 8001362:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	4313      	orrs	r3, r2
 800136a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800136c:	887b      	ldrh	r3, [r7, #2]
 800136e:	08db      	lsrs	r3, r3, #3
 8001370:	b29b      	uxth	r3, r3
 8001372:	461a      	mov	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3208      	adds	r2, #8
 8001378:	68b9      	ldr	r1, [r7, #8]
 800137a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800137e:	bf00      	nop
 8001380:	3714      	adds	r7, #20
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr

08001388 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001388:	b480      	push	{r7}
 800138a:	b089      	sub	sp, #36	; 0x24
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001390:	2300      	movs	r3, #0
 8001392:	61bb      	str	r3, [r7, #24]
 8001394:	2300      	movs	r3, #0
 8001396:	617b      	str	r3, [r7, #20]
 8001398:	2300      	movs	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]
 800139c:	2302      	movs	r3, #2
 800139e:	613b      	str	r3, [r7, #16]
 80013a0:	2300      	movs	r3, #0
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	2302      	movs	r3, #2
 80013a6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80013a8:	4b48      	ldr	r3, [pc, #288]	; (80014cc <RCC_GetClocksFreq+0x144>)
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	f003 030c 	and.w	r3, r3, #12
 80013b0:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	2b04      	cmp	r3, #4
 80013b6:	d007      	beq.n	80013c8 <RCC_GetClocksFreq+0x40>
 80013b8:	2b08      	cmp	r3, #8
 80013ba:	d009      	beq.n	80013d0 <RCC_GetClocksFreq+0x48>
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d13f      	bne.n	8001440 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a43      	ldr	r2, [pc, #268]	; (80014d0 <RCC_GetClocksFreq+0x148>)
 80013c4:	601a      	str	r2, [r3, #0]
      break;
 80013c6:	e03f      	b.n	8001448 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4a42      	ldr	r2, [pc, #264]	; (80014d4 <RCC_GetClocksFreq+0x14c>)
 80013cc:	601a      	str	r2, [r3, #0]
      break;
 80013ce:	e03b      	b.n	8001448 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80013d0:	4b3e      	ldr	r3, [pc, #248]	; (80014cc <RCC_GetClocksFreq+0x144>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013d8:	0d9b      	lsrs	r3, r3, #22
 80013da:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013dc:	4b3b      	ldr	r3, [pc, #236]	; (80014cc <RCC_GetClocksFreq+0x144>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80013e4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d00d      	beq.n	8001408 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80013ec:	4a39      	ldr	r2, [pc, #228]	; (80014d4 <RCC_GetClocksFreq+0x14c>)
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80013f4:	4b35      	ldr	r3, [pc, #212]	; (80014cc <RCC_GetClocksFreq+0x144>)
 80013f6:	6859      	ldr	r1, [r3, #4]
 80013f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80013fc:	400b      	ands	r3, r1
 80013fe:	099b      	lsrs	r3, r3, #6
 8001400:	fb03 f302 	mul.w	r3, r3, r2
 8001404:	61fb      	str	r3, [r7, #28]
 8001406:	e00c      	b.n	8001422 <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001408:	4a31      	ldr	r2, [pc, #196]	; (80014d0 <RCC_GetClocksFreq+0x148>)
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001410:	4b2e      	ldr	r3, [pc, #184]	; (80014cc <RCC_GetClocksFreq+0x144>)
 8001412:	6859      	ldr	r1, [r3, #4]
 8001414:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001418:	400b      	ands	r3, r1
 800141a:	099b      	lsrs	r3, r3, #6
 800141c:	fb03 f302 	mul.w	r3, r3, r2
 8001420:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001422:	4b2a      	ldr	r3, [pc, #168]	; (80014cc <RCC_GetClocksFreq+0x144>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800142a:	0c1b      	lsrs	r3, r3, #16
 800142c:	3301      	adds	r3, #1
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001432:	69fa      	ldr	r2, [r7, #28]
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	fbb2 f2f3 	udiv	r2, r2, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	601a      	str	r2, [r3, #0]
      break;
 800143e:	e003      	b.n	8001448 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4a23      	ldr	r2, [pc, #140]	; (80014d0 <RCC_GetClocksFreq+0x148>)
 8001444:	601a      	str	r2, [r3, #0]
      break;
 8001446:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001448:	4b20      	ldr	r3, [pc, #128]	; (80014cc <RCC_GetClocksFreq+0x144>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001450:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	091b      	lsrs	r3, r3, #4
 8001456:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001458:	4a1f      	ldr	r2, [pc, #124]	; (80014d8 <RCC_GetClocksFreq+0x150>)
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	4413      	add	r3, r2
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	b2db      	uxtb	r3, r3
 8001462:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	40da      	lsrs	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001470:	4b16      	ldr	r3, [pc, #88]	; (80014cc <RCC_GetClocksFreq+0x144>)
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001478:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	0a9b      	lsrs	r3, r3, #10
 800147e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001480:	4a15      	ldr	r2, [pc, #84]	; (80014d8 <RCC_GetClocksFreq+0x150>)
 8001482:	69bb      	ldr	r3, [r7, #24]
 8001484:	4413      	add	r3, r2
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	40da      	lsrs	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001498:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <RCC_GetClocksFreq+0x144>)
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80014a0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	0b5b      	lsrs	r3, r3, #13
 80014a6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80014a8:	4a0b      	ldr	r2, [pc, #44]	; (80014d8 <RCC_GetClocksFreq+0x150>)
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	4413      	add	r3, r2
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685a      	ldr	r2, [r3, #4]
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	40da      	lsrs	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	60da      	str	r2, [r3, #12]
}
 80014c0:	bf00      	nop
 80014c2:	3724      	adds	r7, #36	; 0x24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bc80      	pop	{r7}
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	00f42400 	.word	0x00f42400
 80014d4:	007a1200 	.word	0x007a1200
 80014d8:	20000000 	.word	0x20000000

080014dc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80014e8:	78fb      	ldrb	r3, [r7, #3]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d006      	beq.n	80014fc <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80014ee:	4909      	ldr	r1, [pc, #36]	; (8001514 <RCC_AHB1PeriphClockCmd+0x38>)
 80014f0:	4b08      	ldr	r3, [pc, #32]	; (8001514 <RCC_AHB1PeriphClockCmd+0x38>)
 80014f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80014fa:	e006      	b.n	800150a <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80014fc:	4905      	ldr	r1, [pc, #20]	; (8001514 <RCC_AHB1PeriphClockCmd+0x38>)
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <RCC_AHB1PeriphClockCmd+0x38>)
 8001500:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	43db      	mvns	r3, r3
 8001506:	4013      	ands	r3, r2
 8001508:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	40023800 	.word	0x40023800

08001518 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001524:	78fb      	ldrb	r3, [r7, #3]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d006      	beq.n	8001538 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800152a:	4909      	ldr	r1, [pc, #36]	; (8001550 <RCC_APB2PeriphClockCmd+0x38>)
 800152c:	4b08      	ldr	r3, [pc, #32]	; (8001550 <RCC_APB2PeriphClockCmd+0x38>)
 800152e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4313      	orrs	r3, r2
 8001534:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001536:	e006      	b.n	8001546 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001538:	4905      	ldr	r1, [pc, #20]	; (8001550 <RCC_APB2PeriphClockCmd+0x38>)
 800153a:	4b05      	ldr	r3, [pc, #20]	; (8001550 <RCC_APB2PeriphClockCmd+0x38>)
 800153c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	43db      	mvns	r3, r3
 8001542:	4013      	ands	r3, r2
 8001544:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	40023800 	.word	0x40023800

08001554 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	881b      	ldrh	r3, [r3, #0]
 8001566:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8001568:	89fb      	ldrh	r3, [r7, #14]
 800156a:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800156e:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	881a      	ldrh	r2, [r3, #0]
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	885b      	ldrh	r3, [r3, #2]
 8001578:	4313      	orrs	r3, r2
 800157a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001580:	4313      	orrs	r3, r2
 8001582:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001588:	4313      	orrs	r3, r2
 800158a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001590:	4313      	orrs	r3, r2
 8001592:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001598:	4313      	orrs	r3, r2
 800159a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80015a0:	4313      	orrs	r3, r2
 80015a2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80015a8:	4313      	orrs	r3, r2
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	89fb      	ldrh	r3, [r7, #14]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	89fa      	ldrh	r2, [r7, #14]
 80015b6:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	8b9b      	ldrh	r3, [r3, #28]
 80015bc:	b29b      	uxth	r3, r3
 80015be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	8a1a      	ldrh	r2, [r3, #16]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	821a      	strh	r2, [r3, #16]
}
 80015d0:	bf00      	nop
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bc80      	pop	{r7}
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop

080015dc <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	801a      	strh	r2, [r3, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	805a      	strh	r2, [r3, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2200      	movs	r2, #0
 80015f4:	809a      	strh	r2, [r3, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	80da      	strh	r2, [r3, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	811a      	strh	r2, [r3, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	815a      	strh	r2, [r3, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	819a      	strh	r2, [r3, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	81da      	strh	r2, [r3, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2207      	movs	r2, #7
 8001618:	821a      	strh	r2, [r3, #16]
}
 800161a:	bf00      	nop
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr

08001624 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	460b      	mov	r3, r1
 800162e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	887a      	ldrh	r2, [r7, #2]
 8001634:	819a      	strh	r2, [r3, #12]
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr

08001640 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	460b      	mov	r3, r1
 800164a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800164c:	2300      	movs	r3, #0
 800164e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	891b      	ldrh	r3, [r3, #8]
 8001654:	b29a      	uxth	r2, r3
 8001656:	887b      	ldrh	r3, [r7, #2]
 8001658:	4013      	ands	r3, r2
 800165a:	b29b      	uxth	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d002      	beq.n	8001666 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001660:	2301      	movs	r3, #1
 8001662:	73fb      	strb	r3, [r7, #15]
 8001664:	e001      	b.n	800166a <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001666:	2300      	movs	r3, #0
 8001668:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800166a:	7bfb      	ldrb	r3, [r7, #15]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3714      	adds	r7, #20
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop

08001678 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b08a      	sub	sp, #40	; 0x28
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001682:	2300      	movs	r3, #0
 8001684:	627b      	str	r3, [r7, #36]	; 0x24
 8001686:	2300      	movs	r3, #0
 8001688:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800168a:	2300      	movs	r3, #0
 800168c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800168e:	2300      	movs	r3, #0
 8001690:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	8a1b      	ldrh	r3, [r3, #16]
 8001696:	b29b      	uxth	r3, r3
 8001698:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800169a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016a0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	88db      	ldrh	r3, [r3, #6]
 80016a6:	461a      	mov	r2, r3
 80016a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016aa:	4313      	orrs	r3, r2
 80016ac:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80016ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b0:	b29a      	uxth	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	899b      	ldrh	r3, [r3, #12]
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80016be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c0:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80016c4:	f023 030c 	bic.w	r3, r3, #12
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	889a      	ldrh	r2, [r3, #4]
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	891b      	ldrh	r3, [r3, #8]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80016da:	4313      	orrs	r3, r2
 80016dc:	b29b      	uxth	r3, r3
 80016de:	461a      	mov	r2, r3
 80016e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e2:	4313      	orrs	r3, r2
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80016e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	8a9b      	ldrh	r3, [r3, #20]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80016f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	899b      	ldrh	r3, [r3, #12]
 8001702:	461a      	mov	r2, r3
 8001704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001706:	4313      	orrs	r3, r2
 8001708:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170c:	b29a      	uxth	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001712:	f107 0308 	add.w	r3, r7, #8
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fe36 	bl	8001388 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4a30      	ldr	r2, [pc, #192]	; (80017e0 <USART_Init+0x168>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d003      	beq.n	800172c <USART_Init+0xb4>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4a2f      	ldr	r2, [pc, #188]	; (80017e4 <USART_Init+0x16c>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d102      	bne.n	8001732 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	623b      	str	r3, [r7, #32]
 8001730:	e001      	b.n	8001736 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	899b      	ldrh	r3, [r3, #12]
 800173a:	b29b      	uxth	r3, r3
 800173c:	b21b      	sxth	r3, r3
 800173e:	2b00      	cmp	r3, #0
 8001740:	da0c      	bge.n	800175c <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001742:	6a3a      	ldr	r2, [r7, #32]
 8001744:	4613      	mov	r3, r2
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	4413      	add	r3, r2
 800174a:	009a      	lsls	r2, r3, #2
 800174c:	441a      	add	r2, r3
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	fbb2 f3f3 	udiv	r3, r2, r3
 8001758:	61fb      	str	r3, [r7, #28]
 800175a:	e00b      	b.n	8001774 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800175c:	6a3a      	ldr	r2, [r7, #32]
 800175e:	4613      	mov	r3, r2
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	4413      	add	r3, r2
 8001764:	009a      	lsls	r2, r3, #2
 8001766:	441a      	add	r2, r3
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001772:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	4a1c      	ldr	r2, [pc, #112]	; (80017e8 <USART_Init+0x170>)
 8001778:	fba2 2303 	umull	r2, r3, r2, r3
 800177c:	095b      	lsrs	r3, r3, #5
 800177e:	011b      	lsls	r3, r3, #4
 8001780:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001784:	091b      	lsrs	r3, r3, #4
 8001786:	2264      	movs	r2, #100	; 0x64
 8001788:	fb02 f303 	mul.w	r3, r2, r3
 800178c:	69fa      	ldr	r2, [r7, #28]
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	899b      	ldrh	r3, [r3, #12]
 8001796:	b29b      	uxth	r3, r3
 8001798:	b21b      	sxth	r3, r3
 800179a:	2b00      	cmp	r3, #0
 800179c:	da0c      	bge.n	80017b8 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	00db      	lsls	r3, r3, #3
 80017a2:	3332      	adds	r3, #50	; 0x32
 80017a4:	4a10      	ldr	r2, [pc, #64]	; (80017e8 <USART_Init+0x170>)
 80017a6:	fba2 2303 	umull	r2, r3, r2, r3
 80017aa:	095b      	lsrs	r3, r3, #5
 80017ac:	f003 0307 	and.w	r3, r3, #7
 80017b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017b2:	4313      	orrs	r3, r2
 80017b4:	627b      	str	r3, [r7, #36]	; 0x24
 80017b6:	e00b      	b.n	80017d0 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	011b      	lsls	r3, r3, #4
 80017bc:	3332      	adds	r3, #50	; 0x32
 80017be:	4a0a      	ldr	r2, [pc, #40]	; (80017e8 <USART_Init+0x170>)
 80017c0:	fba2 2303 	umull	r2, r3, r2, r3
 80017c4:	095b      	lsrs	r3, r3, #5
 80017c6:	f003 030f 	and.w	r3, r3, #15
 80017ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017cc:	4313      	orrs	r3, r2
 80017ce:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80017d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	811a      	strh	r2, [r3, #8]
}
 80017d8:	bf00      	nop
 80017da:	3728      	adds	r7, #40	; 0x28
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40011000 	.word	0x40011000
 80017e4:	40011400 	.word	0x40011400
 80017e8:	51eb851f 	.word	0x51eb851f

080017ec <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	460b      	mov	r3, r1
 80017f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80017f8:	78fb      	ldrb	r3, [r7, #3]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d008      	beq.n	8001810 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	899b      	ldrh	r3, [r3, #12]
 8001802:	b29b      	uxth	r3, r3
 8001804:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001808:	b29a      	uxth	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 800180e:	e007      	b.n	8001820 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	899b      	ldrh	r3, [r3, #12]
 8001814:	b29b      	uxth	r3, r3
 8001816:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800181a:	b29a      	uxth	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	819a      	strh	r2, [r3, #12]
  }
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	bc80      	pop	{r7}
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop

0800182c <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	460b      	mov	r3, r1
 8001836:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001838:	887b      	ldrh	r3, [r7, #2]
 800183a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800183e:	b29a      	uxth	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	809a      	strh	r2, [r3, #4]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop

08001850 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001850:	b480      	push	{r7}
 8001852:	b087      	sub	sp, #28
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	460b      	mov	r3, r1
 800185a:	807b      	strh	r3, [r7, #2]
 800185c:	4613      	mov	r3, r2
 800185e:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	2300      	movs	r3, #0
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	2300      	movs	r3, #0
 800186a:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800186c:	2300      	movs	r3, #0
 800186e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001874:	887b      	ldrh	r3, [r7, #2]
 8001876:	b2db      	uxtb	r3, r3
 8001878:	095b      	lsrs	r3, r3, #5
 800187a:	b2db      	uxtb	r3, r3
 800187c:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800187e:	887b      	ldrh	r3, [r7, #2]
 8001880:	f003 031f 	and.w	r3, r3, #31
 8001884:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001886:	2201      	movs	r2, #1
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	2b01      	cmp	r3, #1
 8001894:	d103      	bne.n	800189e <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	330c      	adds	r3, #12
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	e009      	b.n	80018b2 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d103      	bne.n	80018ac <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	3310      	adds	r3, #16
 80018a8:	617b      	str	r3, [r7, #20]
 80018aa:	e002      	b.n	80018b2 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	3314      	adds	r3, #20
 80018b0:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80018b2:	787b      	ldrb	r3, [r7, #1]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d006      	beq.n	80018c6 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	697a      	ldr	r2, [r7, #20]
 80018bc:	6811      	ldr	r1, [r2, #0]
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	430a      	orrs	r2, r1
 80018c2:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80018c4:	e006      	b.n	80018d4 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	697a      	ldr	r2, [r7, #20]
 80018ca:	6811      	ldr	r1, [r2, #0]
 80018cc:	68ba      	ldr	r2, [r7, #8]
 80018ce:	43d2      	mvns	r2, r2
 80018d0:	400a      	ands	r2, r1
 80018d2:	601a      	str	r2, [r3, #0]
  }
}
 80018d4:	bf00      	nop
 80018d6:	371c      	adds	r7, #28
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop

080018e0 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b087      	sub	sp, #28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	460b      	mov	r3, r1
 80018ea:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80018ec:	2300      	movs	r3, #0
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
 80018f4:	2300      	movs	r3, #0
 80018f6:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80018f8:	2300      	movs	r3, #0
 80018fa:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80018fc:	887b      	ldrh	r3, [r7, #2]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	095b      	lsrs	r3, r3, #5
 8001902:	b2db      	uxtb	r3, r3
 8001904:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001906:	887b      	ldrh	r3, [r7, #2]
 8001908:	f003 031f 	and.w	r3, r3, #31
 800190c:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800190e:	2201      	movs	r2, #1
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d107      	bne.n	800192e <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	899b      	ldrh	r3, [r3, #12]
 8001922:	b29b      	uxth	r3, r3
 8001924:	461a      	mov	r2, r3
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	4013      	ands	r3, r2
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	e011      	b.n	8001952 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	2b02      	cmp	r3, #2
 8001932:	d107      	bne.n	8001944 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	8a1b      	ldrh	r3, [r3, #16]
 8001938:	b29b      	uxth	r3, r3
 800193a:	461a      	mov	r2, r3
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	4013      	ands	r3, r2
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	e006      	b.n	8001952 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	8a9b      	ldrh	r3, [r3, #20]
 8001948:	b29b      	uxth	r3, r3
 800194a:	461a      	mov	r2, r3
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	4013      	ands	r3, r2
 8001950:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001952:	887b      	ldrh	r3, [r7, #2]
 8001954:	0a1b      	lsrs	r3, r3, #8
 8001956:	b29b      	uxth	r3, r3
 8001958:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800195a:	2201      	movs	r2, #1
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	881b      	ldrh	r3, [r3, #0]
 8001968:	b29b      	uxth	r3, r3
 800196a:	461a      	mov	r2, r3
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4013      	ands	r3, r2
 8001970:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d005      	beq.n	8001984 <USART_GetITStatus+0xa4>
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d002      	beq.n	8001984 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 800197e:	2301      	movs	r3, #1
 8001980:	74fb      	strb	r3, [r7, #19]
 8001982:	e001      	b.n	8001988 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001984:	2300      	movs	r3, #0
 8001986:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001988:	7cfb      	ldrb	r3, [r7, #19]
}
 800198a:	4618      	mov	r0, r3
 800198c:	371c      	adds	r7, #28
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr

08001994 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8001998:	4b37      	ldr	r3, [pc, #220]	; (8001a78 <Audio_MAL_IRQHandler+0xe4>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	4b37      	ldr	r3, [pc, #220]	; (8001a7c <Audio_MAL_IRQHandler+0xe8>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4619      	mov	r1, r3
 80019a2:	4610      	mov	r0, r2
 80019a4:	f7ff fbb2 	bl	800110c <DMA_GetFlagStatus>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d062      	beq.n	8001a74 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80019ae:	4b34      	ldr	r3, [pc, #208]	; (8001a80 <Audio_MAL_IRQHandler+0xec>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d04a      	beq.n	8001a4c <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80019b6:	bf00      	nop
 80019b8:	4b2f      	ldr	r3, [pc, #188]	; (8001a78 <Audio_MAL_IRQHandler+0xe4>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff fb8d 	bl	80010dc <DMA_GetCmdStatus>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d1f7      	bne.n	80019b8 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80019c8:	4b2b      	ldr	r3, [pc, #172]	; (8001a78 <Audio_MAL_IRQHandler+0xe4>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	4b2b      	ldr	r3, [pc, #172]	; (8001a7c <Audio_MAL_IRQHandler+0xe8>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4619      	mov	r1, r3
 80019d2:	4610      	mov	r0, r2
 80019d4:	f7ff fbd4 	bl	8001180 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80019d8:	4b2a      	ldr	r3, [pc, #168]	; (8001a84 <Audio_MAL_IRQHandler+0xf0>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	461a      	mov	r2, r3
 80019de:	4b2a      	ldr	r3, [pc, #168]	; (8001a88 <Audio_MAL_IRQHandler+0xf4>)
 80019e0:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80019e2:	4b27      	ldr	r3, [pc, #156]	; (8001a80 <Audio_MAL_IRQHandler+0xec>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019ea:	4293      	cmp	r3, r2
 80019ec:	bf28      	it	cs
 80019ee:	4613      	movcs	r3, r2
 80019f0:	4a25      	ldr	r2, [pc, #148]	; (8001a88 <Audio_MAL_IRQHandler+0xf4>)
 80019f2:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80019f4:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <Audio_MAL_IRQHandler+0xe4>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4923      	ldr	r1, [pc, #140]	; (8001a88 <Audio_MAL_IRQHandler+0xf4>)
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff fafc 	bl	8000ff8 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8001a00:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <Audio_MAL_IRQHandler+0xe4>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2101      	movs	r1, #1
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff fb4c 	bl	80010a4 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8001a0c:	4b1d      	ldr	r3, [pc, #116]	; (8001a84 <Audio_MAL_IRQHandler+0xf0>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b1b      	ldr	r3, [pc, #108]	; (8001a80 <Audio_MAL_IRQHandler+0xec>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001a18:	428b      	cmp	r3, r1
 8001a1a:	bf28      	it	cs
 8001a1c:	460b      	movcs	r3, r1
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	4413      	add	r3, r2
 8001a22:	4a18      	ldr	r2, [pc, #96]	; (8001a84 <Audio_MAL_IRQHandler+0xf0>)
 8001a24:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8001a26:	4b16      	ldr	r3, [pc, #88]	; (8001a80 <Audio_MAL_IRQHandler+0xec>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <Audio_MAL_IRQHandler+0xec>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001a32:	428b      	cmp	r3, r1
 8001a34:	bf28      	it	cs
 8001a36:	460b      	movcs	r3, r1
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	4a11      	ldr	r2, [pc, #68]	; (8001a80 <Audio_MAL_IRQHandler+0xec>)
 8001a3c:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8001a3e:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <Audio_MAL_IRQHandler+0xe4>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2101      	movs	r1, #1
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff fb2d 	bl	80010a4 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8001a4a:	e013      	b.n	8001a74 <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8001a4c:	4b0a      	ldr	r3, [pc, #40]	; (8001a78 <Audio_MAL_IRQHandler+0xe4>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2100      	movs	r1, #0
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7ff fb26 	bl	80010a4 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8001a58:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <Audio_MAL_IRQHandler+0xe4>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b07      	ldr	r3, [pc, #28]	; (8001a7c <Audio_MAL_IRQHandler+0xe8>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4619      	mov	r1, r3
 8001a62:	4610      	mov	r0, r2
 8001a64:	f7ff fb8c 	bl	8001180 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8001a68:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <Audio_MAL_IRQHandler+0xf0>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f001 fd10 	bl	8003494 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8001a74:	bf00      	nop
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20000018 	.word	0x20000018
 8001a7c:	2000001c 	.word	0x2000001c
 8001a80:	20000010 	.word	0x20000010
 8001a84:	200000f0 	.word	0x200000f0
 8001a88:	20000130 	.word	0x20000130

08001a8c <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001a90:	f7ff ff80 	bl	8001994 <Audio_MAL_IRQHandler>
}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001a9c:	f7ff ff7a 	bl	8001994 <Audio_MAL_IRQHandler>
}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8001aa8:	2102      	movs	r1, #2
 8001aaa:	480d      	ldr	r0, [pc, #52]	; (8001ae0 <SPI3_IRQHandler+0x3c>)
 8001aac:	f7ff fdc8 	bl	8001640 <SPI_I2S_GetFlagStatus>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d011      	beq.n	8001ada <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8001ab6:	4b0b      	ldr	r3, [pc, #44]	; (8001ae4 <SPI3_IRQHandler+0x40>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d106      	bne.n	8001acc <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8001abe:	f001 fcf3 	bl	80034a8 <EVAL_AUDIO_GetSampleCallBack>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	2004      	movs	r0, #4
 8001ac8:	f7ff fa7c 	bl	8000fc4 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8001acc:	f001 fcec 	bl	80034a8 <EVAL_AUDIO_GetSampleCallBack>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4802      	ldr	r0, [pc, #8]	; (8001ae0 <SPI3_IRQHandler+0x3c>)
 8001ad6:	f7ff fda5 	bl	8001624 <SPI_I2S_SendData>
  }
}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40003c00 	.word	0x40003c00
 8001ae4:	20000014 	.word	0x20000014

08001ae8 <init_USART1>:
/* This funcion initializes the USART1 peripheral
 *
 * Arguments: baudrate --> the baudrate at which the USART is
 * 						   supposed to operate
 */
void init_USART1(uint32_t baudrate){
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08a      	sub	sp, #40	; 0x28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]

	/* enable APB2 peripheral clock for USART1
	 * note that only USART1 and USART6 are connected to APB2
	 * the other USARTs are connected to APB1
	 */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8001af0:	2101      	movs	r1, #1
 8001af2:	2010      	movs	r0, #16
 8001af4:	f7ff fd10 	bl	8001518 <RCC_APB2PeriphClockCmd>

	/* enable the peripheral clock for the pins used by
	 * USART1, PB6 for TX and PB7 for RX
	 */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001af8:	2101      	movs	r1, #1
 8001afa:	2002      	movs	r0, #2
 8001afc:	f7ff fcee 	bl	80014dc <RCC_AHB1PeriphClockCmd>

	/* This sequence sets up the TX and RX pins
	 * so they work correctly with the USART1 peripheral
	 */
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7; // Pins 6 (TX) and 7 (RX) are used
 8001b00:	23c0      	movs	r3, #192	; 0xc0
 8001b02:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF; 			// the pins are configured as alternate function so the USART peripheral has access to them
 8001b04:	2302      	movs	r3, #2
 8001b06:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;		// this defines the IO speed and has nothing to do with the baudrate!
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;			// this defines the output type as push pull mode (as opposed to open drain)
 8001b10:	2300      	movs	r3, #0
 8001b12:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;			// this activates the pullup resistors on the IO pins
 8001b16:	2301      	movs	r3, #1
 8001b18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOB, &GPIO_InitStruct);					// now all the values are passed to the GPIO_Init() function which sets the GPIO registers
 8001b1c:	f107 0320 	add.w	r3, r7, #32
 8001b20:	4619      	mov	r1, r3
 8001b22:	481d      	ldr	r0, [pc, #116]	; (8001b98 <init_USART1+0xb0>)
 8001b24:	f7ff fb5a 	bl	80011dc <GPIO_Init>

	/* The RX and TX pins are now connected to their AF
	 * so that the USART1 can take over control of the
	 * pins
	 */
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_USART1); //
 8001b28:	2207      	movs	r2, #7
 8001b2a:	2106      	movs	r1, #6
 8001b2c:	481a      	ldr	r0, [pc, #104]	; (8001b98 <init_USART1+0xb0>)
 8001b2e:	f7ff fbe3 	bl	80012f8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_USART1);
 8001b32:	2207      	movs	r2, #7
 8001b34:	2107      	movs	r1, #7
 8001b36:	4818      	ldr	r0, [pc, #96]	; (8001b98 <init_USART1+0xb0>)
 8001b38:	f7ff fbde 	bl	80012f8 <GPIO_PinAFConfig>

	/* Now the USART_InitStruct is used to define the
	 * properties of USART1
	 */
	USART_InitStruct.USART_BaudRate = baudrate;				// the baudrate is set to the value we passed into this init function
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	613b      	str	r3, [r7, #16]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8001b40:	2300      	movs	r3, #0
 8001b42:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;		// we want 1 stop bit (standard)
 8001b44:	2300      	movs	r3, #0
 8001b46:	82fb      	strh	r3, [r7, #22]
	USART_InitStruct.USART_Parity = USART_Parity_No;		// we don't want a parity bit (standard)
 8001b48:	2300      	movs	r3, #0
 8001b4a:	833b      	strh	r3, [r7, #24]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	83bb      	strh	r3, [r7, #28]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8001b50:	230c      	movs	r3, #12
 8001b52:	837b      	strh	r3, [r7, #26]
	USART_Init(USART1, &USART_InitStruct);					// again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8001b54:	f107 0310 	add.w	r3, r7, #16
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4810      	ldr	r0, [pc, #64]	; (8001b9c <init_USART1+0xb4>)
 8001b5c:	f7ff fd8c 	bl	8001678 <USART_Init>
	/* Here the USART1 receive interrupt is enabled
	 * and the interrupt controller is configured
	 * to jump to the USART1_IRQHandler() function
	 * if the USART1 receive interrupt occurs
	 */
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE); // enable the USART1 receive interrupt
 8001b60:	2201      	movs	r2, #1
 8001b62:	f240 5125 	movw	r1, #1317	; 0x525
 8001b66:	480d      	ldr	r0, [pc, #52]	; (8001b9c <init_USART1+0xb4>)
 8001b68:	f7ff fe72 	bl	8001850 <USART_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;		 // we want to configure the USART1 interrupts
 8001b6c:	2325      	movs	r3, #37	; 0x25
 8001b6e:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;// this sets the priority group of the USART1 interrupts
 8001b70:	2300      	movs	r3, #0
 8001b72:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;		 // this sets the subpriority inside the group
 8001b74:	2300      	movs	r3, #0
 8001b76:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			 // the USART1 interrupts are globally enabled
 8001b78:	2301      	movs	r3, #1
 8001b7a:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);							 // the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8001b7c:	f107 030c 	add.w	r3, r7, #12
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff f9bf 	bl	8000f04 <NVIC_Init>

	// finally this enables the complete USART1 peripheral
	USART_Cmd(USART1, ENABLE);
 8001b86:	2101      	movs	r1, #1
 8001b88:	4804      	ldr	r0, [pc, #16]	; (8001b9c <init_USART1+0xb4>)
 8001b8a:	f7ff fe2f 	bl	80017ec <USART_Cmd>
}
 8001b8e:	bf00      	nop
 8001b90:	3728      	adds	r7, #40	; 0x28
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40020400 	.word	0x40020400
 8001b9c:	40011000 	.word	0x40011000

08001ba0 <USART_puts>:
 * 		 C a string is just an array of characters
 *
 * Note 2: At the moment it takes a volatile char because the received_string variable
 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
 * */
void USART_puts(USART_TypeDef* USARTx, volatile char *s){
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]

	while(*s){
 8001baa:	e013      	b.n	8001bd4 <USART_puts+0x34>
		// wait until data register is empty
		while( !(USARTx->SR & 0x00000040) );
 8001bac:	bf00      	nop
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	881b      	ldrh	r3, [r3, #0]
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d0f8      	beq.n	8001bae <USART_puts+0xe>
		USART_SendData(USARTx, *s);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f7ff fe30 	bl	800182c <USART_SendData>
		*s++;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	603a      	str	r2, [r7, #0]
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 * Note 2: At the moment it takes a volatile char because the received_string variable
 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
 * */
void USART_puts(USART_TypeDef* USARTx, volatile char *s){

	while(*s){
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d1e6      	bne.n	8001bac <USART_puts+0xc>
		// wait until data register is empty
		while( !(USARTx->SR & 0x00000040) );
		USART_SendData(USARTx, *s);
		*s++;
	}
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop

08001be8 <USART1_IRQHandler>:

// this is the interrupt request handler (IRQ) for ALL USART1 interrupts
void USART1_IRQHandler(void){
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0

	// check if the USART1 receive interrupt flag was set
	if( USART_GetITStatus(USART1, USART_IT_RXNE) ){
 8001bee:	f240 5125 	movw	r1, #1317	; 0x525
 8001bf2:	4814      	ldr	r0, [pc, #80]	; (8001c44 <USART1_IRQHandler+0x5c>)
 8001bf4:	f7ff fe74 	bl	80018e0 <USART_GetITStatus>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d01e      	beq.n	8001c3c <USART1_IRQHandler+0x54>

		static uint8_t cnt = 0; // this counter is used to determine the string length
		char t = USART1->DR; // the character from the USART1 data register is saved in t
 8001bfe:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <USART1_IRQHandler+0x5c>)
 8001c00:	889b      	ldrh	r3, [r3, #4]
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	71fb      	strb	r3, [r7, #7]

		/* check if the received character is not the LF character (used to determine end of string)
		 * or the if the maximum string length has been been reached
		 */
		if( (t != '\n') && (cnt < MAX_STRLEN) ){
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	2b0a      	cmp	r3, #10
 8001c0a:	d010      	beq.n	8001c2e <USART1_IRQHandler+0x46>
 8001c0c:	4b0e      	ldr	r3, [pc, #56]	; (8001c48 <USART1_IRQHandler+0x60>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b0b      	cmp	r3, #11
 8001c12:	d80c      	bhi.n	8001c2e <USART1_IRQHandler+0x46>
			received_string[cnt] = t;
 8001c14:	4b0c      	ldr	r3, [pc, #48]	; (8001c48 <USART1_IRQHandler+0x60>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4a0c      	ldr	r2, [pc, #48]	; (8001c4c <USART1_IRQHandler+0x64>)
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	5453      	strb	r3, [r2, r1]
			cnt++;
 8001c20:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <USART1_IRQHandler+0x60>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	3301      	adds	r3, #1
 8001c26:	b2da      	uxtb	r2, r3
 8001c28:	4b07      	ldr	r3, [pc, #28]	; (8001c48 <USART1_IRQHandler+0x60>)
 8001c2a:	701a      	strb	r2, [r3, #0]
		else{ // otherwise reset the character counter and print the received string
			cnt = 0;
			USART_puts(USART1, received_string);
		}
	}
}
 8001c2c:	e006      	b.n	8001c3c <USART1_IRQHandler+0x54>
		if( (t != '\n') && (cnt < MAX_STRLEN) ){
			received_string[cnt] = t;
			cnt++;
		}
		else{ // otherwise reset the character counter and print the received string
			cnt = 0;
 8001c2e:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <USART1_IRQHandler+0x60>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
			USART_puts(USART1, received_string);
 8001c34:	4905      	ldr	r1, [pc, #20]	; (8001c4c <USART1_IRQHandler+0x64>)
 8001c36:	4803      	ldr	r0, [pc, #12]	; (8001c44 <USART1_IRQHandler+0x5c>)
 8001c38:	f7ff ffb2 	bl	8001ba0 <USART_puts>
		}
	}
}
 8001c3c:	bf00      	nop
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40011000 	.word	0x40011000
 8001c48:	200000a4 	.word	0x200000a4
 8001c4c:	2000016c 	.word	0x2000016c

08001c50 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	6039      	str	r1, [r7, #0]
 8001c5a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	da0b      	bge.n	8001c7c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001c64:	490d      	ldr	r1, [pc, #52]	; (8001c9c <NVIC_SetPriority+0x4c>)
 8001c66:	79fb      	ldrb	r3, [r7, #7]
 8001c68:	f003 030f 	and.w	r3, r3, #15
 8001c6c:	3b04      	subs	r3, #4
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	b2d2      	uxtb	r2, r2
 8001c72:	0112      	lsls	r2, r2, #4
 8001c74:	b2d2      	uxtb	r2, r2
 8001c76:	440b      	add	r3, r1
 8001c78:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001c7a:	e009      	b.n	8001c90 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001c7c:	4908      	ldr	r1, [pc, #32]	; (8001ca0 <NVIC_SetPriority+0x50>)
 8001c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	0112      	lsls	r2, r2, #4
 8001c88:	b2d2      	uxtb	r2, r2
 8001c8a:	440b      	add	r3, r1
 8001c8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	e000ed00 	.word	0xe000ed00
 8001ca0:	e000e100 	.word	0xe000e100

08001ca4 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cb2:	d301      	bcc.n	8001cb8 <SysTick_Config+0x14>
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e011      	b.n	8001cdc <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001cb8:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <SysTick_Config+0x40>)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8001cc4:	210f      	movs	r1, #15
 8001cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8001cca:	f7ff ffc1 	bl	8001c50 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001cce:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <SysTick_Config+0x40>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cd4:	4b03      	ldr	r3, [pc, #12]	; (8001ce4 <SysTick_Config+0x40>)
 8001cd6:	2207      	movs	r2, #7
 8001cd8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	e000e010 	.word	0xe000e010

08001ce8 <SysTick_Handler>:
void TM_DELAY_TIM_IRQ_HANDLER(void) {
	TM_DELAY_TIM->SR = ~TIM_IT_Update;
#elif defined(KEIL_IDE)
void TimingDelay_Decrement(void) {
#else
void SysTick_Handler(void) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
#endif
	uint8_t i;
	
	TM_Time++;
 8001cee:	4b37      	ldr	r3, [pc, #220]	; (8001dcc <SysTick_Handler+0xe4>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	4a35      	ldr	r2, [pc, #212]	; (8001dcc <SysTick_Handler+0xe4>)
 8001cf6:	6013      	str	r3, [r2, #0]
	if (TM_Time2 != 0x00) {
 8001cf8:	4b35      	ldr	r3, [pc, #212]	; (8001dd0 <SysTick_Handler+0xe8>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d004      	beq.n	8001d0a <SysTick_Handler+0x22>
		TM_Time2--;
 8001d00:	4b33      	ldr	r3, [pc, #204]	; (8001dd0 <SysTick_Handler+0xe8>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	3b01      	subs	r3, #1
 8001d06:	4a32      	ldr	r2, [pc, #200]	; (8001dd0 <SysTick_Handler+0xe8>)
 8001d08:	6013      	str	r3, [r2, #0]
	}
	
	/* Call user function */
	TM_DELAY_1msHandler();
 8001d0a:	f3af 8000 	nop.w
	
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 8001d0e:	2300      	movs	r3, #0
 8001d10:	71fb      	strb	r3, [r7, #7]
 8001d12:	e052      	b.n	8001dba <SysTick_Handler+0xd2>
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	4a2f      	ldr	r2, [pc, #188]	; (8001dd4 <SysTick_Handler+0xec>)
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	4413      	add	r3, r2
 8001d1c:	685b      	ldr	r3, [r3, #4]
	TM_DELAY_1msHandler();
	
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
		/* Check if timer is enabled */
		if (
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d048      	beq.n	8001db4 <SysTick_Handler+0xcc>
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
			CustomTimers.Timers[i]->Enabled && /*!< Timer is enabled */
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	4a2b      	ldr	r2, [pc, #172]	; (8001dd4 <SysTick_Handler+0xec>)
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	4413      	add	r3, r2
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	7b1b      	ldrb	r3, [r3, #12]
	
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d040      	beq.n	8001db4 <SysTick_Handler+0xcc>
			CustomTimers.Timers[i]->Enabled && /*!< Timer is enabled */
			CustomTimers.Timers[i]->CNT > 0    /*!< Counter is not NULL */
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	4a27      	ldr	r2, [pc, #156]	; (8001dd4 <SysTick_Handler+0xec>)
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	4413      	add	r3, r2
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	689b      	ldr	r3, [r3, #8]
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
			CustomTimers.Timers[i]->Enabled && /*!< Timer is enabled */
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d038      	beq.n	8001db4 <SysTick_Handler+0xcc>
			CustomTimers.Timers[i]->CNT > 0    /*!< Counter is not NULL */
		) {
			/* Decrease counter */
			CustomTimers.Timers[i]->CNT--;
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	4a23      	ldr	r2, [pc, #140]	; (8001dd4 <SysTick_Handler+0xec>)
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	4413      	add	r3, r2
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	689a      	ldr	r2, [r3, #8]
 8001d4e:	3a01      	subs	r2, #1
 8001d50:	609a      	str	r2, [r3, #8]
			
			/* Check if count is zero */
			if (CustomTimers.Timers[i]->CNT == 0) {
 8001d52:	79fb      	ldrb	r3, [r7, #7]
 8001d54:	4a1f      	ldr	r2, [pc, #124]	; (8001dd4 <SysTick_Handler+0xec>)
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	4413      	add	r3, r2
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d128      	bne.n	8001db4 <SysTick_Handler+0xcc>
				/* Call user callback function */
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i]->UserParameters);
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	4a1b      	ldr	r2, [pc, #108]	; (8001dd4 <SysTick_Handler+0xec>)
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	4413      	add	r3, r2
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	691a      	ldr	r2, [r3, #16]
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	4918      	ldr	r1, [pc, #96]	; (8001dd4 <SysTick_Handler+0xec>)
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	440b      	add	r3, r1
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	4790      	blx	r2
				
				/* Set new counter value */
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	4a14      	ldr	r2, [pc, #80]	; (8001dd4 <SysTick_Handler+0xec>)
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	4413      	add	r3, r2
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	4912      	ldr	r1, [pc, #72]	; (8001dd4 <SysTick_Handler+0xec>)
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	440b      	add	r3, r1
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6093      	str	r3, [r2, #8]
				
				/* Disable timer if auto reload feature is not used */
				if (!CustomTimers.Timers[i]->AutoReload) {
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	4a0e      	ldr	r2, [pc, #56]	; (8001dd4 <SysTick_Handler+0xec>)
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4413      	add	r3, r2
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d106      	bne.n	8001db4 <SysTick_Handler+0xcc>
					/* Disable counter */
					CustomTimers.Timers[i]->Enabled = 0;
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <SysTick_Handler+0xec>)
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	4413      	add	r3, r2
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	731a      	strb	r2, [r3, #12]
	
	/* Call user function */
	TM_DELAY_1msHandler();
	
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	3301      	adds	r3, #1
 8001db8:	71fb      	strb	r3, [r7, #7]
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <SysTick_Handler+0xec>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	79fa      	ldrb	r2, [r7, #7]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d3a7      	bcc.n	8001d14 <SysTick_Handler+0x2c>
					CustomTimers.Timers[i]->Enabled = 0;
				}
			}
		}
	}
}
 8001dc4:	bf00      	nop
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	200000a8 	.word	0x200000a8
 8001dd0:	200000ac 	.word	0x200000ac
 8001dd4:	200000b4 	.word	0x200000b4

08001dd8 <TM_DELAY_Init>:

void TM_DELAY_Init(void) {	
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
#if defined(TM_DELAY_TIM)
	TM_DELAY_INT_InitTIM();
#else
	/* Set Systick interrupt every 1ms */
	if (SysTick_Config(SystemCoreClock / 1000)) {
 8001ddc:	4b0d      	ldr	r3, [pc, #52]	; (8001e14 <TM_DELAY_Init+0x3c>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a0d      	ldr	r2, [pc, #52]	; (8001e18 <TM_DELAY_Init+0x40>)
 8001de2:	fba2 2303 	umull	r2, r3, r2, r3
 8001de6:	099b      	lsrs	r3, r3, #6
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff ff5b 	bl	8001ca4 <SysTick_Config>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d000      	beq.n	8001df6 <TM_DELAY_Init+0x1e>
		/* Capture error */
		while (1);
 8001df4:	e7fe      	b.n	8001df4 <TM_DELAY_Init+0x1c>
	}
	
	#ifdef __GNUC__
		/* Set multiplier for delay under 1us with pooling mode = not so accurate */
		mult = SystemCoreClock / 7000000;
 8001df6:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <TM_DELAY_Init+0x3c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	099b      	lsrs	r3, r3, #6
 8001dfc:	4a07      	ldr	r2, [pc, #28]	; (8001e1c <TM_DELAY_Init+0x44>)
 8001dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8001e02:	0a9b      	lsrs	r3, r3, #10
 8001e04:	4a06      	ldr	r2, [pc, #24]	; (8001e20 <TM_DELAY_Init+0x48>)
 8001e06:	6013      	str	r3, [r2, #0]
		mult = SystemCoreClock / 3000000;
	#endif
#endif
	
	/* Set initialized flag */
	TM_DELAY_Initialized = 1;
 8001e08:	4b06      	ldr	r3, [pc, #24]	; (8001e24 <TM_DELAY_Init+0x4c>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	701a      	strb	r2, [r3, #0]
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000020 	.word	0x20000020
 8001e18:	10624dd3 	.word	0x10624dd3
 8001e1c:	02659117 	.word	0x02659117
 8001e20:	2000017c 	.word	0x2000017c
 8001e24:	200000b0 	.word	0x200000b0

08001e28 <TM_DISCO_LedInit>:
#include "tm_stm32f4_disco.h"

/* Button pressed status for onpressed/onreleased events */
static volatile uint8_t TM_INT_DISCO_ButtonPressed = 0;

void TM_DISCO_LedInit(void) {
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af02      	add	r7, sp, #8
	/* Set pins as output */
	TM_GPIO_Init(TM_DISCO_LED_PORT, LED_ALL, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High);
 8001e2e:	2303      	movs	r3, #3
 8001e30:	9301      	str	r3, [sp, #4]
 8001e32:	2300      	movs	r3, #0
 8001e34:	9300      	str	r3, [sp, #0]
 8001e36:	2300      	movs	r3, #0
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001e3e:	4805      	ldr	r0, [pc, #20]	; (8001e54 <TM_DISCO_LedInit+0x2c>)
 8001e40:	f000 f81c 	bl	8001e7c <TM_GPIO_Init>
	
	/* Turn leds off */
	TM_DISCO_LedOff(LED_ALL);
 8001e44:	4b03      	ldr	r3, [pc, #12]	; (8001e54 <TM_DISCO_LedInit+0x2c>)
 8001e46:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 8001e4a:	835a      	strh	r2, [r3, #26]
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40020c00 	.word	0x40020c00

08001e58 <TM_DISCO_ButtonInit>:

void TM_DISCO_ButtonInit(void) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af02      	add	r7, sp, #8
	/* Set pin as input */
	TM_GPIO_Init(TM_DISCO_BUTTON_PORT, TM_DISCO_BUTTON_PIN, TM_GPIO_Mode_IN, TM_GPIO_OType_PP, TM_DISCO_BUTTON_PULL, TM_GPIO_Speed_Low);
 8001e5e:	2300      	movs	r3, #0
 8001e60:	9301      	str	r3, [sp, #4]
 8001e62:	2302      	movs	r3, #2
 8001e64:	9300      	str	r3, [sp, #0]
 8001e66:	2300      	movs	r3, #0
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	4802      	ldr	r0, [pc, #8]	; (8001e78 <TM_DISCO_ButtonInit+0x20>)
 8001e6e:	f000 f805 	bl	8001e7c <TM_GPIO_Init>
}
 8001e72:	bf00      	nop
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40020000 	.word	0x40020000

08001e7c <TM_GPIO_Init>:
/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af02      	add	r7, sp, #8
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	4608      	mov	r0, r1
 8001e86:	4611      	mov	r1, r2
 8001e88:	461a      	mov	r2, r3
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	807b      	strh	r3, [r7, #2]
 8001e8e:	460b      	mov	r3, r1
 8001e90:	707b      	strb	r3, [r7, #1]
 8001e92:	4613      	mov	r3, r2
 8001e94:	703b      	strb	r3, [r7, #0]
	/* Check input */
	if (GPIO_Pin == 0x00) {
 8001e96:	887b      	ldrh	r3, [r7, #2]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00e      	beq.n	8001eba <TM_GPIO_Init+0x3e>
		return;
	}
	
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f000 f875 	bl	8001f8c <TM_GPIO_INT_EnableClock>
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8001ea2:	7838      	ldrb	r0, [r7, #0]
 8001ea4:	787a      	ldrb	r2, [r7, #1]
 8001ea6:	8879      	ldrh	r1, [r7, #2]
 8001ea8:	7d3b      	ldrb	r3, [r7, #20]
 8001eaa:	9301      	str	r3, [sp, #4]
 8001eac:	7c3b      	ldrb	r3, [r7, #16]
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f000 f882 	bl	8001fbc <TM_GPIO_INT_Init>
 8001eb8:	e000      	b.n	8001ebc <TM_GPIO_Init+0x40>
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
	/* Check input */
	if (GPIO_Pin == 0x00) {
		return;
 8001eba:	bf00      	nop
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
}
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop

08001ec4 <TM_GPIO_InitAlternate>:

void TM_GPIO_InitAlternate(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed, uint8_t Alternate) {
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af02      	add	r7, sp, #8
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	4608      	mov	r0, r1
 8001ece:	4611      	mov	r1, r2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	807b      	strh	r3, [r7, #2]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	707b      	strb	r3, [r7, #1]
 8001eda:	4613      	mov	r3, r2
 8001edc:	703b      	strb	r3, [r7, #0]
	uint32_t pinpos;

	/* Check input */
	if (GPIO_Pin == 0x00) {
 8001ede:	887b      	ldrh	r3, [r7, #2]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d03e      	beq.n	8001f62 <TM_GPIO_InitAlternate+0x9e>
		return;
	}
	
	/* Enable GPIOx clock */
	TM_GPIO_INT_EnableClock(GPIOx);
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f000 f851 	bl	8001f8c <TM_GPIO_INT_EnableClock>
	
	/* Set alternate functions for all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	e029      	b.n	8001f44 <TM_GPIO_InitAlternate+0x80>
		/* Check pin */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8001ef0:	887a      	ldrh	r2, [r7, #2]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	fa42 f303 	asr.w	r3, r2, r3
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d01d      	beq.n	8001f3c <TM_GPIO_InitAlternate+0x78>
			continue;
		}
		
		/* Set alternate function */
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	08da      	lsrs	r2, r3, #3
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	08d9      	lsrs	r1, r3, #3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3108      	adds	r1, #8
 8001f0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001f10:	68f9      	ldr	r1, [r7, #12]
 8001f12:	f001 0107 	and.w	r1, r1, #7
 8001f16:	0089      	lsls	r1, r1, #2
 8001f18:	200f      	movs	r0, #15
 8001f1a:	fa00 f101 	lsl.w	r1, r0, r1
 8001f1e:	43c9      	mvns	r1, r1
 8001f20:	400b      	ands	r3, r1
 8001f22:	7f38      	ldrb	r0, [r7, #28]
 8001f24:	68f9      	ldr	r1, [r7, #12]
 8001f26:	f001 0107 	and.w	r1, r1, #7
 8001f2a:	0089      	lsls	r1, r1, #2
 8001f2c:	fa00 f101 	lsl.w	r1, r0, r1
 8001f30:	4319      	orrs	r1, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	3208      	adds	r2, #8
 8001f36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8001f3a:	e000      	b.n	8001f3e <TM_GPIO_InitAlternate+0x7a>
	
	/* Set alternate functions for all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
		/* Check pin */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
 8001f3c:	bf00      	nop
	
	/* Enable GPIOx clock */
	TM_GPIO_INT_EnableClock(GPIOx);
	
	/* Set alternate functions for all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	3301      	adds	r3, #1
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	2b0f      	cmp	r3, #15
 8001f48:	d9d2      	bls.n	8001ef0 <TM_GPIO_InitAlternate+0x2c>
		/* Set alternate function */
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
	}
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, TM_GPIO_Mode_AF, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8001f4a:	787a      	ldrb	r2, [r7, #1]
 8001f4c:	8879      	ldrh	r1, [r7, #2]
 8001f4e:	7e3b      	ldrb	r3, [r7, #24]
 8001f50:	9301      	str	r3, [sp, #4]
 8001f52:	783b      	ldrb	r3, [r7, #0]
 8001f54:	9300      	str	r3, [sp, #0]
 8001f56:	4613      	mov	r3, r2
 8001f58:	2202      	movs	r2, #2
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f82e 	bl	8001fbc <TM_GPIO_INT_Init>
 8001f60:	e000      	b.n	8001f64 <TM_GPIO_InitAlternate+0xa0>
void TM_GPIO_InitAlternate(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed, uint8_t Alternate) {
	uint32_t pinpos;

	/* Check input */
	if (GPIO_Pin == 0x00) {
		return;
 8001f62:	bf00      	nop
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
	}
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, TM_GPIO_Mode_AF, GPIO_OType, GPIO_PuPd, GPIO_Speed);
}
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop

08001f6c <TM_GPIO_GetPortSource>:
	
	/* Return source */
	return pinsource;
}

uint16_t TM_GPIO_GetPortSource(GPIO_TypeDef* GPIOx) {
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
	/* Get port source number */
	/* Offset from GPIOA                       Difference between 2 GPIO addresses */
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f103 433f 	add.w	r3, r3, #3204448256	; 0xbf000000
 8001f7a:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8001f7e:	0a9b      	lsrs	r3, r3, #10
 8001f80:	b29b      	uxth	r3, r3
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr

08001f8c <TM_GPIO_INT_EnableClock>:

/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
	/* Set bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff ffe9 	bl	8001f6c <TM_GPIO_GetPortSource>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	fa03 f102 	lsl.w	r1, r3, r2
 8001fa4:	4a04      	ldr	r2, [pc, #16]	; (8001fb8 <TM_GPIO_INT_EnableClock+0x2c>)
 8001fa6:	4b04      	ldr	r3, [pc, #16]	; (8001fb8 <TM_GPIO_INT_EnableClock+0x2c>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	430b      	orrs	r3, r1
 8001fac:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40023800 	.word	0x40023800

08001fbc <TM_GPIO_INT_Init>:
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx) {
	/* Clear bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	4608      	mov	r0, r1
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	461a      	mov	r2, r3
 8001fca:	4603      	mov	r3, r0
 8001fcc:	807b      	strh	r3, [r7, #2]
 8001fce:	460b      	mov	r3, r1
 8001fd0:	707b      	strb	r3, [r7, #1]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	703b      	strb	r3, [r7, #0]
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7ff ffc8 	bl	8001f6c <TM_GPIO_GetPortSource>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	73bb      	strb	r3, [r7, #14]
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	73fb      	strb	r3, [r7, #15]
 8001fe4:	e067      	b.n	80020b6 <TM_GPIO_INT_Init+0xfa>
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8001fe6:	887a      	ldrh	r2, [r7, #2]
 8001fe8:	7bfb      	ldrb	r3, [r7, #15]
 8001fea:	fa42 f303 	asr.w	r3, r2, r3
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d05b      	beq.n	80020ae <TM_GPIO_INT_Init+0xf2>
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8001ff6:	7bbb      	ldrb	r3, [r7, #14]
 8001ff8:	7bba      	ldrb	r2, [r7, #14]
 8001ffa:	4932      	ldr	r1, [pc, #200]	; (80020c4 <TM_GPIO_INT_Init+0x108>)
 8001ffc:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8002000:	b211      	sxth	r1, r2
 8002002:	7bfa      	ldrb	r2, [r7, #15]
 8002004:	2001      	movs	r0, #1
 8002006:	fa00 f202 	lsl.w	r2, r0, r2
 800200a:	b212      	sxth	r2, r2
 800200c:	430a      	orrs	r2, r1
 800200e:	b212      	sxth	r2, r2
 8002010:	b291      	uxth	r1, r2
 8002012:	4a2c      	ldr	r2, [pc, #176]	; (80020c4 <TM_GPIO_INT_Init+0x108>)
 8002014:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	7bfa      	ldrb	r2, [r7, #15]
 800201e:	0052      	lsls	r2, r2, #1
 8002020:	2103      	movs	r1, #3
 8002022:	fa01 f202 	lsl.w	r2, r1, r2
 8002026:	43d2      	mvns	r2, r2
 8002028:	4013      	ands	r3, r2
 800202a:	7e39      	ldrb	r1, [r7, #24]
 800202c:	7bfa      	ldrb	r2, [r7, #15]
 800202e:	0052      	lsls	r2, r2, #1
 8002030:	fa01 f202 	lsl.w	r2, r1, r2
 8002034:	431a      	orrs	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	60da      	str	r2, [r3, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	7bfb      	ldrb	r3, [r7, #15]
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	2103      	movs	r1, #3
 8002044:	fa01 f303 	lsl.w	r3, r1, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	4013      	ands	r3, r2
 800204c:	7879      	ldrb	r1, [r7, #1]
 800204e:	7bfa      	ldrb	r2, [r7, #15]
 8002050:	0052      	lsls	r2, r2, #1
 8002052:	fa01 f202 	lsl.w	r2, r1, r2
 8002056:	431a      	orrs	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	601a      	str	r2, [r3, #0]
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 800205c:	787b      	ldrb	r3, [r7, #1]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d002      	beq.n	8002068 <TM_GPIO_INT_Init+0xac>
 8002062:	787b      	ldrb	r3, [r7, #1]
 8002064:	2b02      	cmp	r3, #2
 8002066:	d123      	bne.n	80020b0 <TM_GPIO_INT_Init+0xf4>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	7bfa      	ldrb	r2, [r7, #15]
 800206e:	2101      	movs	r1, #1
 8002070:	fa01 f202 	lsl.w	r2, r1, r2
 8002074:	b292      	uxth	r2, r2
 8002076:	43d2      	mvns	r2, r2
 8002078:	401a      	ands	r2, r3
 800207a:	7839      	ldrb	r1, [r7, #0]
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	fa01 f303 	lsl.w	r3, r1, r3
 8002082:	b29b      	uxth	r3, r3
 8002084:	431a      	orrs	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	605a      	str	r2, [r3, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	7bfb      	ldrb	r3, [r7, #15]
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	2103      	movs	r1, #3
 8002094:	fa01 f303 	lsl.w	r3, r1, r3
 8002098:	43db      	mvns	r3, r3
 800209a:	4013      	ands	r3, r2
 800209c:	7f39      	ldrb	r1, [r7, #28]
 800209e:	7bfa      	ldrb	r2, [r7, #15]
 80020a0:	0052      	lsls	r2, r2, #1
 80020a2:	fa01 f202 	lsl.w	r2, r1, r2
 80020a6:	431a      	orrs	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	609a      	str	r2, [r3, #8]
 80020ac:	e000      	b.n	80020b0 <TM_GPIO_INT_Init+0xf4>
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
 80020ae:	bf00      	nop
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	3301      	adds	r3, #1
 80020b4:	73fb      	strb	r3, [r7, #15]
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	2b0f      	cmp	r3, #15
 80020ba:	d994      	bls.n	8001fe6 <TM_GPIO_INT_Init+0x2a>
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
		}
	}
}
 80020bc:	bf00      	nop
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	200000cc 	.word	0x200000cc

080020c8 <TM_SPI_Send>:
 * @brief  Sends single byte over SPI
 * @param  *SPIx: Pointer to SPIx peripheral you will use, where x is between 1 to 6
 * @param  data: 8-bit data size to send over SPI
 * @retval Received byte from slave device
 */
static __INLINE uint8_t TM_SPI_Send(SPI_TypeDef* SPIx, uint8_t data) {
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	460b      	mov	r3, r1
 80020d2:	70fb      	strb	r3, [r7, #3]
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED_RESP(SPIx, 0);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	881b      	ldrh	r3, [r3, #0]
 80020d8:	b29b      	uxth	r3, r3
 80020da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <TM_SPI_Send+0x1e>
 80020e2:	2300      	movs	r3, #0
 80020e4:	e025      	b.n	8002132 <TM_SPI_Send+0x6a>
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT(SPIx);
 80020e6:	bf00      	nop
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	891b      	ldrh	r3, [r3, #8]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	f003 0303 	and.w	r3, r3, #3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d0f8      	beq.n	80020e8 <TM_SPI_Send+0x20>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	891b      	ldrh	r3, [r3, #8]
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1f1      	bne.n	80020e8 <TM_SPI_Send+0x20>
	
	/* Fill output buffer with data */
	SPIx->DR = data;
 8002104:	78fb      	ldrb	r3, [r7, #3]
 8002106:	b29a      	uxth	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	819a      	strh	r2, [r3, #12]
	
	/* Wait for transmission to complete */
	SPI_WAIT(SPIx);
 800210c:	bf00      	nop
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	891b      	ldrh	r3, [r3, #8]
 8002112:	b29b      	uxth	r3, r3
 8002114:	f003 0303 	and.w	r3, r3, #3
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0f8      	beq.n	800210e <TM_SPI_Send+0x46>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	891b      	ldrh	r3, [r3, #8]
 8002120:	b29b      	uxth	r3, r3
 8002122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1f1      	bne.n	800210e <TM_SPI_Send+0x46>
	
	/* Return data from buffer */
	return SPIx->DR;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	899b      	ldrh	r3, [r3, #12]
 800212e:	b29b      	uxth	r3, r3
 8002130:	b2db      	uxtb	r3, r3
}
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr

0800213c <TM_LIS302DL_LIS3DSH_Detect>:

TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_Error;
float TM_LIS3DSH_INT_Sensitivity;

/* Public */
TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_Detect(void) {
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
	uint8_t id;
	/* Delay on power up */
	TM_LIS302DL_LIS3DSH_INT_Delay();
 8002142:	f000 faf5 	bl	8002730 <TM_LIS302DL_LIS3DSH_INT_Delay>
	/* Init SPI */
	TM_LIS302DL_LIS3DSH_INT_InitPins();
 8002146:	f000 f86b 	bl	8002220 <TM_LIS302DL_LIS3DSH_INT_InitPins>
	/* Get ID */
	TM_LIS302DL_LIS3DSH_INT_ReadSPI(&id, LIS302DL_LIS3DSH_REG_WHO_I_AM, 1);
 800214a:	1dfb      	adds	r3, r7, #7
 800214c:	2201      	movs	r2, #1
 800214e:	210f      	movs	r1, #15
 8002150:	4618      	mov	r0, r3
 8002152:	f000 f8c3 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	/* Check device */
	if (id == LIS302DL_ID) {
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	2b3b      	cmp	r3, #59	; 0x3b
 800215a:	d104      	bne.n	8002166 <TM_LIS302DL_LIS3DSH_Detect+0x2a>
		/* Set device */
		TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 800215c:	4b08      	ldr	r3, [pc, #32]	; (8002180 <TM_LIS302DL_LIS3DSH_Detect+0x44>)
 800215e:	2201      	movs	r2, #1
 8002160:	701a      	strb	r2, [r3, #0]
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 8002162:	2301      	movs	r3, #1
 8002164:	e008      	b.n	8002178 <TM_LIS302DL_LIS3DSH_Detect+0x3c>
	} else if (id == LIS3DSH_ID) {
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	2b3f      	cmp	r3, #63	; 0x3f
 800216a:	d104      	bne.n	8002176 <TM_LIS302DL_LIS3DSH_Detect+0x3a>
		/* Set device */
		TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 800216c:	4b04      	ldr	r3, [pc, #16]	; (8002180 <TM_LIS302DL_LIS3DSH_Detect+0x44>)
 800216e:	2202      	movs	r2, #2
 8002170:	701a      	strb	r2, [r3, #0]
		/* Return device */;
		return TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 8002172:	2302      	movs	r3, #2
 8002174:	e000      	b.n	8002178 <TM_LIS302DL_LIS3DSH_Detect+0x3c>
	}
	
	/* Return Error */
	return TM_LIS302DL_LIS3DSH_Device_Error;
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	200000e2 	.word	0x200000e2

08002184 <TM_LIS302DL_LIS3DSH_Init>:

TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_Init(TM_LIS302DL_LIS3DSH_Sensitivity_t Sensitivity, TM_LIS302DL_LIS3DSH_Filter_t Filter) {
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	460a      	mov	r2, r1
 800218e:	71fb      	strb	r3, [r7, #7]
 8002190:	4613      	mov	r3, r2
 8002192:	71bb      	strb	r3, [r7, #6]
	/* Init pinout and SPI */
	TM_LIS302DL_LIS3DSH_INT_InitPins();
 8002194:	f000 f844 	bl	8002220 <TM_LIS302DL_LIS3DSH_INT_InitPins>
	/* Some delay */
	TM_LIS302DL_LIS3DSH_INT_Delay();
 8002198:	f000 faca 	bl	8002730 <TM_LIS302DL_LIS3DSH_INT_Delay>
	/* Detect proper device and init it */
	if (TM_LIS302DL_LIS3DSH_Detect() == TM_LIS302DL_LIS3DSH_Device_LIS302DL) {
 800219c:	f7ff ffce 	bl	800213c <TM_LIS302DL_LIS3DSH_Detect>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d107      	bne.n	80021b6 <TM_LIS302DL_LIS3DSH_Init+0x32>
		/* Init sequence for LIS302DL */
		TM_LIS302DL_LIS3DSH_INT_InitLIS302DL(Sensitivity, Filter);
 80021a6:	79ba      	ldrb	r2, [r7, #6]
 80021a8:	79fb      	ldrb	r3, [r7, #7]
 80021aa:	4611      	mov	r1, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f000 f945 	bl	800243c <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e010      	b.n	80021d8 <TM_LIS302DL_LIS3DSH_Init+0x54>
	} else if (TM_LIS302DL_LIS3DSH_Detect() == TM_LIS302DL_LIS3DSH_Device_LIS3DSH) {
 80021b6:	f7ff ffc1 	bl	800213c <TM_LIS302DL_LIS3DSH_Detect>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d107      	bne.n	80021d0 <TM_LIS302DL_LIS3DSH_Init+0x4c>
		/* Init sequence for LIS3DSH */
		TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH(Sensitivity, Filter);
 80021c0:	79ba      	ldrb	r2, [r7, #6]
 80021c2:	79fb      	ldrb	r3, [r7, #7]
 80021c4:	4611      	mov	r1, r2
 80021c6:	4618      	mov	r0, r3
 80021c8:	f000 f8b4 	bl	8002334 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 80021cc:	2302      	movs	r3, #2
 80021ce:	e003      	b.n	80021d8 <TM_LIS302DL_LIS3DSH_Init+0x54>
	}
	
	/* Error detection */
	TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_Error;
 80021d0:	4b03      	ldr	r3, [pc, #12]	; (80021e0 <TM_LIS302DL_LIS3DSH_Init+0x5c>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	701a      	strb	r2, [r3, #0]
	/* Return Error */
	return TM_LIS302DL_LIS3DSH_Device_Error;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3708      	adds	r7, #8
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	200000e2 	.word	0x200000e2

080021e4 <TM_LIS302DL_LIS3DSH_ReadAxes>:

TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_ReadAxes(TM_LIS302DL_LIS3DSH_t* Axes_Data) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
	if (TM_LIS302DL_LIS3DSH_INT_Device == TM_LIS302DL_LIS3DSH_Device_LIS302DL) {
 80021ec:	4b0b      	ldr	r3, [pc, #44]	; (800221c <TM_LIS302DL_LIS3DSH_ReadAxes+0x38>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d104      	bne.n	80021fe <TM_LIS302DL_LIS3DSH_ReadAxes+0x1a>
		/* Init sequence for LIS302DL */
		TM_LIS302DL_INT_ReadAxes(Axes_Data);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f000 fa2f 	bl	8002658 <TM_LIS302DL_INT_ReadAxes>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e009      	b.n	8002212 <TM_LIS302DL_LIS3DSH_ReadAxes+0x2e>
	} else if (TM_LIS302DL_LIS3DSH_INT_Device == TM_LIS302DL_LIS3DSH_Device_LIS3DSH) {
 80021fe:	4b07      	ldr	r3, [pc, #28]	; (800221c <TM_LIS302DL_LIS3DSH_ReadAxes+0x38>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	2b02      	cmp	r3, #2
 8002204:	d104      	bne.n	8002210 <TM_LIS302DL_LIS3DSH_ReadAxes+0x2c>
		/* Init sequence for LIS3DSH */
		TM_LIS3DSH_INT_ReadAxes(Axes_Data);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f996 	bl	8002538 <TM_LIS3DSH_INT_ReadAxes>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 800220c:	2302      	movs	r3, #2
 800220e:	e000      	b.n	8002212 <TM_LIS302DL_LIS3DSH_ReadAxes+0x2e>
	}
	/* Return Error */
	return TM_LIS302DL_LIS3DSH_Device_Error;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	200000e2 	.word	0x200000e2

08002220 <TM_LIS302DL_LIS3DSH_INT_InitPins>:

/* Private */
void TM_LIS302DL_LIS3DSH_INT_InitPins(void) {
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	static uint8_t initialized = 0;
	if (initialized) {
 8002226:	4b13      	ldr	r3, [pc, #76]	; (8002274 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x54>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d11d      	bne.n	800226a <TM_LIS302DL_LIS3DSH_INT_InitPins+0x4a>
		return;
	}
	
	/* Initialize SPI */
	TM_SPI_Init(LIS302DL_LIS3DSH_SPI, LIS302DL_LIS3DSH_SPI_PINSPACK);
 800222e:	2100      	movs	r1, #0
 8002230:	4811      	ldr	r0, [pc, #68]	; (8002278 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x58>)
 8002232:	f000 fa8f 	bl	8002754 <TM_SPI_Init>
	
	/* Enable clock for CS port */
	RCC_AHB1PeriphClockCmd(LIS302DL_LIS3DSH_CS_RCC, ENABLE);
 8002236:	2101      	movs	r1, #1
 8002238:	2010      	movs	r0, #16
 800223a:	f7ff f94f 	bl	80014dc <RCC_AHB1PeriphClockCmd>
	
	/* Configure CS pin */
	GPIO_InitStruct.GPIO_Pin = LIS302DL_LIS3DSH_CS_PIN;
 800223e:	2308      	movs	r3, #8
 8002240:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8002242:	2301      	movs	r3, #1
 8002244:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002246:	2300      	movs	r3, #0
 8002248:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 800224a:	2301      	movs	r3, #1
 800224c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_25MHz;
 800224e:	2301      	movs	r3, #1
 8002250:	717b      	strb	r3, [r7, #5]
	/* GPIO Init */
	GPIO_Init(LIS302DL_LIS3DSH_CS_PORT, &GPIO_InitStruct);
 8002252:	463b      	mov	r3, r7
 8002254:	4619      	mov	r1, r3
 8002256:	4809      	ldr	r0, [pc, #36]	; (800227c <TM_LIS302DL_LIS3DSH_INT_InitPins+0x5c>)
 8002258:	f7fe ffc0 	bl	80011dc <GPIO_Init>
	
	/* CS HIGH */
	LIS302DL_LIS3DSH_CS_HIGH;
 800225c:	4b07      	ldr	r3, [pc, #28]	; (800227c <TM_LIS302DL_LIS3DSH_INT_InitPins+0x5c>)
 800225e:	2208      	movs	r2, #8
 8002260:	831a      	strh	r2, [r3, #24]
	
	initialized = 1;
 8002262:	4b04      	ldr	r3, [pc, #16]	; (8002274 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x54>)
 8002264:	2201      	movs	r2, #1
 8002266:	701a      	strb	r2, [r3, #0]
 8002268:	e000      	b.n	800226c <TM_LIS302DL_LIS3DSH_INT_InitPins+0x4c>
/* Private */
void TM_LIS302DL_LIS3DSH_INT_InitPins(void) {
	GPIO_InitTypeDef GPIO_InitStruct;
	static uint8_t initialized = 0;
	if (initialized) {
		return;
 800226a:	bf00      	nop
	
	/* CS HIGH */
	LIS302DL_LIS3DSH_CS_HIGH;
	
	initialized = 1;
}
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	200000e3 	.word	0x200000e3
 8002278:	40013000 	.word	0x40013000
 800227c:	40021000 	.word	0x40021000

08002280 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>:

void TM_LIS302DL_LIS3DSH_INT_WriteSPI(uint8_t* data, uint8_t addr, uint8_t count) {
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	460b      	mov	r3, r1
 800228a:	70fb      	strb	r3, [r7, #3]
 800228c:	4613      	mov	r3, r2
 800228e:	70bb      	strb	r3, [r7, #2]
	/* Start SPI transmission */
	LIS302DL_LIS3DSH_CS_LOW;
 8002290:	4b0f      	ldr	r3, [pc, #60]	; (80022d0 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x50>)
 8002292:	2208      	movs	r2, #8
 8002294:	835a      	strh	r2, [r3, #26]
	
	if (count > 1 && TM_LIS302DL_LIS3DSH_INT_Device == TM_LIS302DL_LIS3DSH_Device_LIS302DL) {
 8002296:	78bb      	ldrb	r3, [r7, #2]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d907      	bls.n	80022ac <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x2c>
 800229c:	4b0d      	ldr	r3, [pc, #52]	; (80022d4 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x54>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d103      	bne.n	80022ac <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x2c>
		/* Add autoincrement bit */
		/* Only LIS302DL device */
		addr |= 0x40;
 80022a4:	78fb      	ldrb	r3, [r7, #3]
 80022a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022aa:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Send address */
	TM_SPI_Send(LIS302DL_LIS3DSH_SPI, addr);
 80022ac:	78fb      	ldrb	r3, [r7, #3]
 80022ae:	4619      	mov	r1, r3
 80022b0:	4809      	ldr	r0, [pc, #36]	; (80022d8 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x58>)
 80022b2:	f7ff ff09 	bl	80020c8 <TM_SPI_Send>
	/* Send data */
	TM_SPI_WriteMulti(LIS302DL_LIS3DSH_SPI, data, count);
 80022b6:	78bb      	ldrb	r3, [r7, #2]
 80022b8:	461a      	mov	r2, r3
 80022ba:	6879      	ldr	r1, [r7, #4]
 80022bc:	4806      	ldr	r0, [pc, #24]	; (80022d8 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x58>)
 80022be:	f000 fab9 	bl	8002834 <TM_SPI_WriteMulti>
	
	/* Stop SPI transmission */
	LIS302DL_LIS3DSH_CS_HIGH;
 80022c2:	4b03      	ldr	r3, [pc, #12]	; (80022d0 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x50>)
 80022c4:	2208      	movs	r2, #8
 80022c6:	831a      	strh	r2, [r3, #24]
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40021000 	.word	0x40021000
 80022d4:	200000e2 	.word	0x200000e2
 80022d8:	40013000 	.word	0x40013000

080022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>:

void TM_LIS302DL_LIS3DSH_INT_ReadSPI(uint8_t* data, uint8_t addr, uint8_t count) {
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	460b      	mov	r3, r1
 80022e6:	70fb      	strb	r3, [r7, #3]
 80022e8:	4613      	mov	r3, r2
 80022ea:	70bb      	strb	r3, [r7, #2]
	/* Start SPI transmission */
	LIS302DL_LIS3DSH_CS_LOW;
 80022ec:	4b0f      	ldr	r3, [pc, #60]	; (800232c <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x50>)
 80022ee:	2208      	movs	r2, #8
 80022f0:	835a      	strh	r2, [r3, #26]
	
	/* Add read bit */
	addr |= 0x80;
 80022f2:	78fb      	ldrb	r3, [r7, #3]
 80022f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80022f8:	70fb      	strb	r3, [r7, #3]
	
	if (count > 1) {
 80022fa:	78bb      	ldrb	r3, [r7, #2]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d903      	bls.n	8002308 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x2c>
		/* Add autoincrement bit */
		addr |= 0x40;
 8002300:	78fb      	ldrb	r3, [r7, #3]
 8002302:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002306:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Send address */
	TM_SPI_Send(LIS302DL_LIS3DSH_SPI, addr);
 8002308:	78fb      	ldrb	r3, [r7, #3]
 800230a:	4619      	mov	r1, r3
 800230c:	4808      	ldr	r0, [pc, #32]	; (8002330 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x54>)
 800230e:	f7ff fedb 	bl	80020c8 <TM_SPI_Send>
	/* Receive data */
	TM_SPI_ReadMulti(LIS302DL_LIS3DSH_SPI, data, 0x00, count);
 8002312:	78bb      	ldrb	r3, [r7, #2]
 8002314:	2200      	movs	r2, #0
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	4805      	ldr	r0, [pc, #20]	; (8002330 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x54>)
 800231a:	f000 facf 	bl	80028bc <TM_SPI_ReadMulti>
	
	/* Stop SPI transmission */
	LIS302DL_LIS3DSH_CS_HIGH;
 800231e:	4b03      	ldr	r3, [pc, #12]	; (800232c <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x50>)
 8002320:	2208      	movs	r2, #8
 8002322:	831a      	strh	r2, [r3, #24]
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	40021000 	.word	0x40021000
 8002330:	40013000 	.word	0x40013000

08002334 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH>:

void TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH(TM_LIS302DL_LIS3DSH_Sensitivity_t Sensitivity, TM_LIS302DL_LIS3DSH_Filter_t Filter) {
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	460a      	mov	r2, r1
 800233e:	71fb      	strb	r3, [r7, #7]
 8002340:	4613      	mov	r3, r2
 8002342:	71bb      	strb	r3, [r7, #6]
	uint8_t tmpreg;
	uint16_t temp;

	/* Set data */
	temp = (uint16_t) (LIS3DSH_DATARATE_100 | LIS3DSH_XYZ_ENABLE);
 8002344:	2367      	movs	r3, #103	; 0x67
 8002346:	81fb      	strh	r3, [r7, #14]
	temp |= (uint16_t) (LIS3DSH_SERIALINTERFACE_4WIRE | LIS3DSH_SELFTEST_NORMAL);
	
	/* Set sensitivity */
	if (Sensitivity == TM_LIS3DSH_Sensitivity_2G) {
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d103      	bne.n	8002356 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x22>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_2);
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 800234e:	4b35      	ldr	r3, [pc, #212]	; (8002424 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 8002350:	4a35      	ldr	r2, [pc, #212]	; (8002428 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf4>)
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	e02a      	b.n	80023ac <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_4G) {
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d107      	bne.n	800236c <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x38>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_4);
 800235c:	89fb      	ldrh	r3, [r7, #14]
 800235e:	f043 0308 	orr.w	r3, r3, #8
 8002362:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 8002364:	4b2f      	ldr	r3, [pc, #188]	; (8002424 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 8002366:	4a31      	ldr	r2, [pc, #196]	; (800242c <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf8>)
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	e01f      	b.n	80023ac <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_6G) {
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	2b02      	cmp	r3, #2
 8002370:	d107      	bne.n	8002382 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x4e>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_6);
 8002372:	89fb      	ldrh	r3, [r7, #14]
 8002374:	f043 0310 	orr.w	r3, r3, #16
 8002378:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 800237a:	4b2a      	ldr	r3, [pc, #168]	; (8002424 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 800237c:	4a2c      	ldr	r2, [pc, #176]	; (8002430 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xfc>)
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	e014      	b.n	80023ac <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_8G) {
 8002382:	79fb      	ldrb	r3, [r7, #7]
 8002384:	2b03      	cmp	r3, #3
 8002386:	d107      	bne.n	8002398 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x64>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_8);
 8002388:	89fb      	ldrh	r3, [r7, #14]
 800238a:	f043 0318 	orr.w	r3, r3, #24
 800238e:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 8002390:	4b24      	ldr	r3, [pc, #144]	; (8002424 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 8002392:	4a28      	ldr	r2, [pc, #160]	; (8002434 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x100>)
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	e009      	b.n	80023ac <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_16G) {
 8002398:	79fb      	ldrb	r3, [r7, #7]
 800239a:	2b04      	cmp	r3, #4
 800239c:	d13b      	bne.n	8002416 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe2>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_16);
 800239e:	89fb      	ldrh	r3, [r7, #14]
 80023a0:	f043 0320 	orr.w	r3, r3, #32
 80023a4:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 80023a6:	4b1f      	ldr	r3, [pc, #124]	; (8002424 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 80023a8:	4a23      	ldr	r2, [pc, #140]	; (8002438 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x104>)
 80023aa:	601a      	str	r2, [r3, #0]
	} else {
		return;
	}
	
	/* Set filter */
	if (Filter == TM_LIS3DSH_Filter_800Hz) {
 80023ac:	79bb      	ldrb	r3, [r7, #6]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d01a      	beq.n	80023e8 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xb4>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_800 << 8);
	} else if (Filter == TM_LIS3DSH_Filter_400Hz) {
 80023b2:	79bb      	ldrb	r3, [r7, #6]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d104      	bne.n	80023c2 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x8e>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_400 << 8);
 80023b8:	89fb      	ldrh	r3, [r7, #14]
 80023ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023be:	81fb      	strh	r3, [r7, #14]
 80023c0:	e012      	b.n	80023e8 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xb4>
	} else if (Filter == TM_LIS3DSH_Filter_200Hz) {
 80023c2:	79bb      	ldrb	r3, [r7, #6]
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d106      	bne.n	80023d6 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xa2>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_200 << 8);
 80023c8:	89fb      	ldrh	r3, [r7, #14]
 80023ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80023ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023d2:	81fb      	strh	r3, [r7, #14]
 80023d4:	e008      	b.n	80023e8 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xb4>
	} else if (Filter == TM_LIS3DSH_Filter_50Hz) {
 80023d6:	79bb      	ldrb	r3, [r7, #6]
 80023d8:	2b03      	cmp	r3, #3
 80023da:	d11e      	bne.n	800241a <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe6>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_50 << 8);
 80023dc:	89fb      	ldrh	r3, [r7, #14]
 80023de:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 80023e2:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 80023e6:	81fb      	strh	r3, [r7, #14]
	} else {
		return;
	}
	
	/* Configure MEMS: power mode(ODR) and axes enable */
	tmpreg = (uint8_t) (temp);
 80023e8:	89fb      	ldrh	r3, [r7, #14]
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	737b      	strb	r3, [r7, #13]

	/* Write value to MEMS CTRL_REG4 register */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI(&tmpreg, LIS3DSH_CTRL_REG4_ADDR, 1);
 80023ee:	f107 030d 	add.w	r3, r7, #13
 80023f2:	2201      	movs	r2, #1
 80023f4:	2120      	movs	r1, #32
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff ff42 	bl	8002280 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>

	/* Configure MEMS: full scale and self test */
	tmpreg = (uint8_t) (temp >> 8);
 80023fc:	89fb      	ldrh	r3, [r7, #14]
 80023fe:	0a1b      	lsrs	r3, r3, #8
 8002400:	b29b      	uxth	r3, r3
 8002402:	b2db      	uxtb	r3, r3
 8002404:	737b      	strb	r3, [r7, #13]

	/* Write value to MEMS CTRL_REG5 register */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI(&tmpreg, LIS3DSH_CTRL_REG5_ADDR, 1);
 8002406:	f107 030d 	add.w	r3, r7, #13
 800240a:	2201      	movs	r2, #1
 800240c:	2124      	movs	r1, #36	; 0x24
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff ff36 	bl	8002280 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
 8002414:	e002      	b.n	800241c <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe8>
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_24G;
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_16G) {
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_16);
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_73G;
	} else {
		return;
 8002416:	bf00      	nop
 8002418:	e000      	b.n	800241c <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe8>
	} else if (Filter == TM_LIS3DSH_Filter_200Hz) {
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_200 << 8);
	} else if (Filter == TM_LIS3DSH_Filter_50Hz) {
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_50 << 8);
	} else {
		return;
 800241a:	bf00      	nop
	/* Configure MEMS: full scale and self test */
	tmpreg = (uint8_t) (temp >> 8);

	/* Write value to MEMS CTRL_REG5 register */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI(&tmpreg, LIS3DSH_CTRL_REG5_ADDR, 1);
}
 800241c:	3710      	adds	r7, #16
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20000180 	.word	0x20000180
 8002428:	3d75c28f 	.word	0x3d75c28f
 800242c:	3df5c28f 	.word	0x3df5c28f
 8002430:	3e3851ec 	.word	0x3e3851ec
 8002434:	3e75c28f 	.word	0x3e75c28f
 8002438:	3f3ae148 	.word	0x3f3ae148

0800243c <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL>:

void TM_LIS302DL_LIS3DSH_INT_InitLIS302DL(TM_LIS302DL_LIS3DSH_Sensitivity_t Sensitivity, TM_LIS302DL_LIS3DSH_Filter_t Filter) {
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	4603      	mov	r3, r0
 8002444:	460a      	mov	r2, r1
 8002446:	71fb      	strb	r3, [r7, #7]
 8002448:	4613      	mov	r3, r2
 800244a:	71bb      	strb	r3, [r7, #6]
	uint16_t ctrl;
	
	/* Reboot */
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 800244c:	f107 030e 	add.w	r3, r7, #14
 8002450:	2201      	movs	r2, #1
 8002452:	2121      	movs	r1, #33	; 0x21
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff ff41 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	ctrl |= LIS302DL_BOOT_REBOOTMEMORY;
 800245a:	89fb      	ldrh	r3, [r7, #14]
 800245c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002460:	b29b      	uxth	r3, r3
 8002462:	81fb      	strh	r3, [r7, #14]
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002464:	f107 030e 	add.w	r3, r7, #14
 8002468:	2201      	movs	r2, #1
 800246a:	2121      	movs	r1, #33	; 0x21
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff ff07 	bl	8002280 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
	
	/* Init settings */
	ctrl = (uint16_t) (LIS302DL_DATARATE_100 | LIS302DL_LOWPOWERMODE_ACTIVE | LIS302DL_SELFTEST_NORMAL | LIS302DL_XYZ_ENABLE);
 8002472:	2347      	movs	r3, #71	; 0x47
 8002474:	81fb      	strh	r3, [r7, #14]
	if (Sensitivity == TM_LIS302DL_Sensitivity_2_3G) {
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	2b05      	cmp	r3, #5
 800247a:	d105      	bne.n	8002488 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0x4c>
		ctrl |= (uint16_t) LIS302DL_FULLSCALE_2_3;
 800247c:	89fb      	ldrh	r3, [r7, #14]
 800247e:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002480:	4b2a      	ldr	r3, [pc, #168]	; (800252c <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf0>)
 8002482:	4a2b      	ldr	r2, [pc, #172]	; (8002530 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf4>)
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	e00a      	b.n	800249e <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0x62>
	} else if (Sensitivity == TM_LIS302DL_Sensitivity_9_2G) {
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	2b06      	cmp	r3, #6
 800248c:	d147      	bne.n	800251e <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe2>
		ctrl |= (uint16_t) LIS302DL_FULLSCALE_9_2;
 800248e:	89fb      	ldrh	r3, [r7, #14]
 8002490:	f043 0320 	orr.w	r3, r3, #32
 8002494:	b29b      	uxth	r3, r3
 8002496:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS302DL_SENSITIVITY_9_2G;
 8002498:	4b24      	ldr	r3, [pc, #144]	; (800252c <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf0>)
 800249a:	4a26      	ldr	r2, [pc, #152]	; (8002534 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf8>)
 800249c:	601a      	str	r2, [r3, #0]
	} else {
		return;
	}
	/* Write settings */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 800249e:	f107 030e 	add.w	r3, r7, #14
 80024a2:	2201      	movs	r2, #1
 80024a4:	2120      	movs	r1, #32
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff feea 	bl	8002280 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
	
	/* Read filter */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 80024ac:	f107 030e 	add.w	r3, r7, #14
 80024b0:	2201      	movs	r2, #1
 80024b2:	2121      	movs	r1, #33	; 0x21
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff fee3 	bl	8002280 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
	ctrl &= (uint8_t) ~(LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER | LIS302DL_HIGHPASSFILTER_LEVEL_3 | LIS302DL_HIGHPASSFILTERINTERRUPT_1_2);
 80024ba:	89fb      	ldrh	r3, [r7, #14]
 80024bc:	f003 03d0 	and.w	r3, r3, #208	; 0xd0
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	81fb      	strh	r3, [r7, #14]
	/* Set filter */
    ctrl |= (uint8_t) (LIS302DL_HIGHPASSFILTERINTERRUPT_1_2 | LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER);
 80024c4:	89fb      	ldrh	r3, [r7, #14]
 80024c6:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	81fb      	strh	r3, [r7, #14]
	/* Set filter value */
	if (Filter == TM_LIS302DL_Filter_2Hz) {
 80024ce:	79bb      	ldrb	r3, [r7, #6]
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d102      	bne.n	80024da <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0x9e>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_0;
 80024d4:	89fb      	ldrh	r3, [r7, #14]
 80024d6:	81fb      	strh	r3, [r7, #14]
 80024d8:	e019      	b.n	800250e <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xd2>
	} else if (Filter == TM_LIS302DL_Filter_1Hz) {
 80024da:	79bb      	ldrb	r3, [r7, #6]
 80024dc:	2b05      	cmp	r3, #5
 80024de:	d105      	bne.n	80024ec <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xb0>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_1;
 80024e0:	89fb      	ldrh	r3, [r7, #14]
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	81fb      	strh	r3, [r7, #14]
 80024ea:	e010      	b.n	800250e <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xd2>
	} else if (Filter == TM_LIS302DL_Filter_500mHz) {
 80024ec:	79bb      	ldrb	r3, [r7, #6]
 80024ee:	2b06      	cmp	r3, #6
 80024f0:	d105      	bne.n	80024fe <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xc2>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_2;
 80024f2:	89fb      	ldrh	r3, [r7, #14]
 80024f4:	f043 0302 	orr.w	r3, r3, #2
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	81fb      	strh	r3, [r7, #14]
 80024fc:	e007      	b.n	800250e <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xd2>
	} else if (Filter == TM_LIS302DL_Filter_250mHz) {
 80024fe:	79bb      	ldrb	r3, [r7, #6]
 8002500:	2b07      	cmp	r3, #7
 8002502:	d10e      	bne.n	8002522 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe6>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_3;
 8002504:	89fb      	ldrh	r3, [r7, #14]
 8002506:	f043 0303 	orr.w	r3, r3, #3
 800250a:	b29b      	uxth	r3, r3
 800250c:	81fb      	strh	r3, [r7, #14]
	} else {
		return;
	}
	/* Write settings */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 800250e:	f107 030e 	add.w	r3, r7, #14
 8002512:	2201      	movs	r2, #1
 8002514:	2121      	movs	r1, #33	; 0x21
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff feb2 	bl	8002280 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
 800251c:	e002      	b.n	8002524 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe8>
		TM_LIS3DSH_INT_Sensitivity = LIS302DL_SENSITIVITY_2_3G;
	} else if (Sensitivity == TM_LIS302DL_Sensitivity_9_2G) {
		ctrl |= (uint16_t) LIS302DL_FULLSCALE_9_2;
		TM_LIS3DSH_INT_Sensitivity = LIS302DL_SENSITIVITY_9_2G;
	} else {
		return;
 800251e:	bf00      	nop
 8002520:	e000      	b.n	8002524 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe8>
	} else if (Filter == TM_LIS302DL_Filter_500mHz) {
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_2;
	} else if (Filter == TM_LIS302DL_Filter_250mHz) {
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_3;
	} else {
		return;
 8002522:	bf00      	nop
	}
	/* Write settings */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
}
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	20000180 	.word	0x20000180
 8002530:	41900000 	.word	0x41900000
 8002534:	42900000 	.word	0x42900000

08002538 <TM_LIS3DSH_INT_ReadAxes>:

void TM_LIS3DSH_INT_ReadAxes(TM_LIS302DL_LIS3DSH_t *Axes_Data) {
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
	int8_t buffer[6];

	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[0], LIS3DSH_OUT_X_L_ADDR, 1);
 8002540:	f107 0308 	add.w	r3, r7, #8
 8002544:	2201      	movs	r2, #1
 8002546:	2128      	movs	r1, #40	; 0x28
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff fec7 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[1], LIS3DSH_OUT_X_H_ADDR, 1);
 800254e:	f107 0308 	add.w	r3, r7, #8
 8002552:	3301      	adds	r3, #1
 8002554:	2201      	movs	r2, #1
 8002556:	2129      	movs	r1, #41	; 0x29
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff febf 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[2], LIS3DSH_OUT_Y_L_ADDR, 1);
 800255e:	f107 0308 	add.w	r3, r7, #8
 8002562:	3302      	adds	r3, #2
 8002564:	2201      	movs	r2, #1
 8002566:	212a      	movs	r1, #42	; 0x2a
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff feb7 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[3], LIS3DSH_OUT_Y_H_ADDR, 1);
 800256e:	f107 0308 	add.w	r3, r7, #8
 8002572:	3303      	adds	r3, #3
 8002574:	2201      	movs	r2, #1
 8002576:	212b      	movs	r1, #43	; 0x2b
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff feaf 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[4], LIS3DSH_OUT_Z_L_ADDR, 1);
 800257e:	f107 0308 	add.w	r3, r7, #8
 8002582:	3304      	adds	r3, #4
 8002584:	2201      	movs	r2, #1
 8002586:	212c      	movs	r1, #44	; 0x2c
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff fea7 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[5], LIS3DSH_OUT_Z_H_ADDR, 1);
 800258e:	f107 0308 	add.w	r3, r7, #8
 8002592:	3305      	adds	r3, #5
 8002594:	2201      	movs	r2, #1
 8002596:	212d      	movs	r1, #45	; 0x2d
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff fe9f 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	
	/* Set axes */
	Axes_Data->X = (int16_t)((buffer[1] << 8) + buffer[0]) * TM_LIS3DSH_INT_Sensitivity;
 800259e:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	021b      	lsls	r3, r3, #8
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	f997 3008 	ldrsb.w	r3, [r7, #8]
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	4413      	add	r3, r2
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	b21b      	sxth	r3, r3
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7fe fadb 	bl	8000b70 <__aeabi_i2f>
 80025ba:	4602      	mov	r2, r0
 80025bc:	4b25      	ldr	r3, [pc, #148]	; (8002654 <TM_LIS3DSH_INT_ReadAxes+0x11c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4619      	mov	r1, r3
 80025c2:	4610      	mov	r0, r2
 80025c4:	f7fe fb28 	bl	8000c18 <__aeabi_fmul>
 80025c8:	4603      	mov	r3, r0
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7fe fc74 	bl	8000eb8 <__aeabi_f2iz>
 80025d0:	4603      	mov	r3, r0
 80025d2:	b21a      	sxth	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	801a      	strh	r2, [r3, #0]
	Axes_Data->Y = (int16_t)((buffer[3] << 8) + buffer[2]) * TM_LIS3DSH_INT_Sensitivity;
 80025d8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80025dc:	b29b      	uxth	r3, r3
 80025de:	021b      	lsls	r3, r3, #8
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	4413      	add	r3, r2
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	b21b      	sxth	r3, r3
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7fe fabe 	bl	8000b70 <__aeabi_i2f>
 80025f4:	4602      	mov	r2, r0
 80025f6:	4b17      	ldr	r3, [pc, #92]	; (8002654 <TM_LIS3DSH_INT_ReadAxes+0x11c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4619      	mov	r1, r3
 80025fc:	4610      	mov	r0, r2
 80025fe:	f7fe fb0b 	bl	8000c18 <__aeabi_fmul>
 8002602:	4603      	mov	r3, r0
 8002604:	4618      	mov	r0, r3
 8002606:	f7fe fc57 	bl	8000eb8 <__aeabi_f2iz>
 800260a:	4603      	mov	r3, r0
 800260c:	b21a      	sxth	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	805a      	strh	r2, [r3, #2]
	Axes_Data->Z = (int16_t)((buffer[5] << 8) + buffer[4]) * TM_LIS3DSH_INT_Sensitivity;
 8002612:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002616:	b29b      	uxth	r3, r3
 8002618:	021b      	lsls	r3, r3, #8
 800261a:	b29a      	uxth	r2, r3
 800261c:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8002620:	b29b      	uxth	r3, r3
 8002622:	4413      	add	r3, r2
 8002624:	b29b      	uxth	r3, r3
 8002626:	b21b      	sxth	r3, r3
 8002628:	4618      	mov	r0, r3
 800262a:	f7fe faa1 	bl	8000b70 <__aeabi_i2f>
 800262e:	4602      	mov	r2, r0
 8002630:	4b08      	ldr	r3, [pc, #32]	; (8002654 <TM_LIS3DSH_INT_ReadAxes+0x11c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4619      	mov	r1, r3
 8002636:	4610      	mov	r0, r2
 8002638:	f7fe faee 	bl	8000c18 <__aeabi_fmul>
 800263c:	4603      	mov	r3, r0
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe fc3a 	bl	8000eb8 <__aeabi_f2iz>
 8002644:	4603      	mov	r3, r0
 8002646:	b21a      	sxth	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	809a      	strh	r2, [r3, #4]
}
 800264c:	bf00      	nop
 800264e:	3710      	adds	r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	20000180 	.word	0x20000180

08002658 <TM_LIS302DL_INT_ReadAxes>:

void TM_LIS302DL_INT_ReadAxes(TM_LIS302DL_LIS3DSH_t* Axes_Data) {
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
	int8_t buffer[3];
	int16_t SwitchXY;

	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[0], LIS302DL_OUT_X_ADDR, 1);
 8002660:	f107 0308 	add.w	r3, r7, #8
 8002664:	2201      	movs	r2, #1
 8002666:	2129      	movs	r1, #41	; 0x29
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff fe37 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[1], LIS302DL_OUT_Y_ADDR, 1);
 800266e:	f107 0308 	add.w	r3, r7, #8
 8002672:	3301      	adds	r3, #1
 8002674:	2201      	movs	r2, #1
 8002676:	212b      	movs	r1, #43	; 0x2b
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff fe2f 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[2], LIS302DL_OUT_Z_ADDR, 1);
 800267e:	f107 0308 	add.w	r3, r7, #8
 8002682:	3302      	adds	r3, #2
 8002684:	2201      	movs	r2, #1
 8002686:	212d      	movs	r1, #45	; 0x2d
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fe27 	bl	80022dc <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	
	/* Set axes */
	Axes_Data->X = (int16_t) (buffer[0]) * TM_LIS3DSH_INT_Sensitivity;
 800268e:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8002692:	4618      	mov	r0, r3
 8002694:	f7fe fa6c 	bl	8000b70 <__aeabi_i2f>
 8002698:	4602      	mov	r2, r0
 800269a:	4b24      	ldr	r3, [pc, #144]	; (800272c <TM_LIS302DL_INT_ReadAxes+0xd4>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4619      	mov	r1, r3
 80026a0:	4610      	mov	r0, r2
 80026a2:	f7fe fab9 	bl	8000c18 <__aeabi_fmul>
 80026a6:	4603      	mov	r3, r0
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7fe fc05 	bl	8000eb8 <__aeabi_f2iz>
 80026ae:	4603      	mov	r3, r0
 80026b0:	b21a      	sxth	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	801a      	strh	r2, [r3, #0]
	Axes_Data->Y = (int16_t) (buffer[1]) * TM_LIS3DSH_INT_Sensitivity;
 80026b6:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7fe fa58 	bl	8000b70 <__aeabi_i2f>
 80026c0:	4602      	mov	r2, r0
 80026c2:	4b1a      	ldr	r3, [pc, #104]	; (800272c <TM_LIS302DL_INT_ReadAxes+0xd4>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4619      	mov	r1, r3
 80026c8:	4610      	mov	r0, r2
 80026ca:	f7fe faa5 	bl	8000c18 <__aeabi_fmul>
 80026ce:	4603      	mov	r3, r0
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7fe fbf1 	bl	8000eb8 <__aeabi_f2iz>
 80026d6:	4603      	mov	r3, r0
 80026d8:	b21a      	sxth	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	805a      	strh	r2, [r3, #2]
	Axes_Data->Z = (int16_t) (buffer[2]) * TM_LIS3DSH_INT_Sensitivity;	
 80026de:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fe fa44 	bl	8000b70 <__aeabi_i2f>
 80026e8:	4602      	mov	r2, r0
 80026ea:	4b10      	ldr	r3, [pc, #64]	; (800272c <TM_LIS302DL_INT_ReadAxes+0xd4>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4619      	mov	r1, r3
 80026f0:	4610      	mov	r0, r2
 80026f2:	f7fe fa91 	bl	8000c18 <__aeabi_fmul>
 80026f6:	4603      	mov	r3, r0
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7fe fbdd 	bl	8000eb8 <__aeabi_f2iz>
 80026fe:	4603      	mov	r3, r0
 8002700:	b21a      	sxth	r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	809a      	strh	r2, [r3, #4]
	/* Switch axes */
	SwitchXY  = Axes_Data->X;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	881b      	ldrh	r3, [r3, #0]
 800270a:	81fb      	strh	r3, [r7, #14]
	Axes_Data->X = Axes_Data->Y;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	801a      	strh	r2, [r3, #0]
	Axes_Data->X = -SwitchXY;
 8002716:	89fb      	ldrh	r3, [r7, #14]
 8002718:	425b      	negs	r3, r3
 800271a:	b29b      	uxth	r3, r3
 800271c:	b21a      	sxth	r2, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	801a      	strh	r2, [r3, #0]
}
 8002722:	bf00      	nop
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	20000180 	.word	0x20000180

08002730 <TM_LIS302DL_LIS3DSH_INT_Delay>:

void TM_LIS302DL_LIS3DSH_INT_Delay(void) {
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
	uint32_t delay = 1000000;
 8002736:	4b06      	ldr	r3, [pc, #24]	; (8002750 <TM_LIS302DL_LIS3DSH_INT_Delay+0x20>)
 8002738:	607b      	str	r3, [r7, #4]
	while (delay--);
 800273a:	bf00      	nop
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	1e5a      	subs	r2, r3, #1
 8002740:	607a      	str	r2, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1fa      	bne.n	800273c <TM_LIS302DL_LIS3DSH_INT_Delay+0xc>
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr
 8002750:	000f4240 	.word	0x000f4240

08002754 <TM_SPI_Init>:
void TM_SPI3_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI4_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI5_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI6_INT_InitPins(TM_SPI_PinsPack_t pinspack);

void TM_SPI_Init(SPI_TypeDef* SPIx, TM_SPI_PinsPack_t pinspack) {
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af02      	add	r7, sp, #8
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	70fb      	strb	r3, [r7, #3]
	/* Init with default settings */
#ifdef USE_SPI1
	if (SPIx == SPI1) {
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a2e      	ldr	r2, [pc, #184]	; (800281c <TM_SPI_Init+0xc8>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d10a      	bne.n	800277e <TM_SPI_Init+0x2a>
		TM_SPIx_Init(SPI1, pinspack, TM_SPI1_MODE, TM_SPI1_PRESCALER, TM_SPI1_MASTERSLAVE, TM_SPI1_FIRSTBIT);
 8002768:	78f9      	ldrb	r1, [r7, #3]
 800276a:	2300      	movs	r3, #0
 800276c:	9301      	str	r3, [sp, #4]
 800276e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002772:	9300      	str	r3, [sp, #0]
 8002774:	2320      	movs	r3, #32
 8002776:	2200      	movs	r2, #0
 8002778:	4828      	ldr	r0, [pc, #160]	; (800281c <TM_SPI_Init+0xc8>)
 800277a:	f000 f8f5 	bl	8002968 <TM_SPIx_Init>
	}
#endif
#ifdef USE_SPI2
	if (SPIx == SPI2) {
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a27      	ldr	r2, [pc, #156]	; (8002820 <TM_SPI_Init+0xcc>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d10a      	bne.n	800279c <TM_SPI_Init+0x48>
		TM_SPIx_Init(SPI2, pinspack, TM_SPI2_MODE, TM_SPI2_PRESCALER, TM_SPI2_MASTERSLAVE, TM_SPI2_FIRSTBIT);
 8002786:	78f9      	ldrb	r1, [r7, #3]
 8002788:	2300      	movs	r3, #0
 800278a:	9301      	str	r3, [sp, #4]
 800278c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	2320      	movs	r3, #32
 8002794:	2200      	movs	r2, #0
 8002796:	4822      	ldr	r0, [pc, #136]	; (8002820 <TM_SPI_Init+0xcc>)
 8002798:	f000 f8e6 	bl	8002968 <TM_SPIx_Init>
	}
#endif
#ifdef USE_SPI3
	if (SPIx == SPI3) {
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a21      	ldr	r2, [pc, #132]	; (8002824 <TM_SPI_Init+0xd0>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d10a      	bne.n	80027ba <TM_SPI_Init+0x66>
		TM_SPIx_Init(SPI3, pinspack, TM_SPI3_MODE, TM_SPI3_PRESCALER, TM_SPI3_MASTERSLAVE, TM_SPI3_FIRSTBIT);
 80027a4:	78f9      	ldrb	r1, [r7, #3]
 80027a6:	2300      	movs	r3, #0
 80027a8:	9301      	str	r3, [sp, #4]
 80027aa:	f44f 7382 	mov.w	r3, #260	; 0x104
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	2320      	movs	r3, #32
 80027b2:	2200      	movs	r2, #0
 80027b4:	481b      	ldr	r0, [pc, #108]	; (8002824 <TM_SPI_Init+0xd0>)
 80027b6:	f000 f8d7 	bl	8002968 <TM_SPIx_Init>
	}
#endif
#ifdef USE_SPI4
	if (SPIx == SPI4) {
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a1a      	ldr	r2, [pc, #104]	; (8002828 <TM_SPI_Init+0xd4>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d10a      	bne.n	80027d8 <TM_SPI_Init+0x84>
		TM_SPIx_Init(SPI4, pinspack, TM_SPI4_MODE, TM_SPI4_PRESCALER, TM_SPI4_MASTERSLAVE, TM_SPI4_FIRSTBIT);
 80027c2:	78f9      	ldrb	r1, [r7, #3]
 80027c4:	2300      	movs	r3, #0
 80027c6:	9301      	str	r3, [sp, #4]
 80027c8:	f44f 7382 	mov.w	r3, #260	; 0x104
 80027cc:	9300      	str	r3, [sp, #0]
 80027ce:	2320      	movs	r3, #32
 80027d0:	2200      	movs	r2, #0
 80027d2:	4815      	ldr	r0, [pc, #84]	; (8002828 <TM_SPI_Init+0xd4>)
 80027d4:	f000 f8c8 	bl	8002968 <TM_SPIx_Init>
	}
#endif
#ifdef USE_SPI5
	if (SPIx == SPI5) {
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a14      	ldr	r2, [pc, #80]	; (800282c <TM_SPI_Init+0xd8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d10a      	bne.n	80027f6 <TM_SPI_Init+0xa2>
		TM_SPIx_Init(SPI5, pinspack, TM_SPI5_MODE, TM_SPI5_PRESCALER, TM_SPI5_MASTERSLAVE, TM_SPI5_FIRSTBIT);
 80027e0:	78f9      	ldrb	r1, [r7, #3]
 80027e2:	2300      	movs	r3, #0
 80027e4:	9301      	str	r3, [sp, #4]
 80027e6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	2320      	movs	r3, #32
 80027ee:	2200      	movs	r2, #0
 80027f0:	480e      	ldr	r0, [pc, #56]	; (800282c <TM_SPI_Init+0xd8>)
 80027f2:	f000 f8b9 	bl	8002968 <TM_SPIx_Init>
	}
#endif
#ifdef USE_SPI6
	if (SPIx == SPI6) {
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a0d      	ldr	r2, [pc, #52]	; (8002830 <TM_SPI_Init+0xdc>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d10a      	bne.n	8002814 <TM_SPI_Init+0xc0>
		TM_SPIx_Init(SPI6, pinspack, TM_SPI6_MODE, TM_SPI6_PRESCALER, TM_SPI6_MASTERSLAVE, TM_SPI6_FIRSTBIT);
 80027fe:	78f9      	ldrb	r1, [r7, #3]
 8002800:	2300      	movs	r3, #0
 8002802:	9301      	str	r3, [sp, #4]
 8002804:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002808:	9300      	str	r3, [sp, #0]
 800280a:	2320      	movs	r3, #32
 800280c:	2200      	movs	r2, #0
 800280e:	4808      	ldr	r0, [pc, #32]	; (8002830 <TM_SPI_Init+0xdc>)
 8002810:	f000 f8aa 	bl	8002968 <TM_SPIx_Init>
	}
#endif
}
 8002814:	bf00      	nop
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	40013000 	.word	0x40013000
 8002820:	40003800 	.word	0x40003800
 8002824:	40003c00 	.word	0x40003c00
 8002828:	40013400 	.word	0x40013400
 800282c:	40015000 	.word	0x40015000
 8002830:	40015400 	.word	0x40015400

08002834 <TM_SPI_WriteMulti>:
		/* Read data register */
		dataIn[i] = SPIx->DR;
	}
}

void TM_SPI_WriteMulti(SPI_TypeDef* SPIx, uint8_t* dataOut, uint32_t count) {
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
	uint32_t i;	
	
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED(SPIx);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	881b      	ldrh	r3, [r3, #0]
 8002844:	b29b      	uxth	r3, r3
 8002846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800284a:	2b00      	cmp	r3, #0
 800284c:	d031      	beq.n	80028b2 <TM_SPI_WriteMulti+0x7e>
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT(SPIx);
 800284e:	bf00      	nop
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	891b      	ldrh	r3, [r3, #8]
 8002854:	b29b      	uxth	r3, r3
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f8      	beq.n	8002850 <TM_SPI_WriteMulti+0x1c>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	891b      	ldrh	r3, [r3, #8]
 8002862:	b29b      	uxth	r3, r3
 8002864:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1f1      	bne.n	8002850 <TM_SPI_WriteMulti+0x1c>
	
	for (i = 0; i < count; i++) {
 800286c:	2300      	movs	r3, #0
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	e01a      	b.n	80028a8 <TM_SPI_WriteMulti+0x74>
		/* Fill output buffer with data */
		SPIx->DR = dataOut[i];
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	4413      	add	r3, r2
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	b29a      	uxth	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	819a      	strh	r2, [r3, #12]
		
		/* Wait for SPI to end everything */
		SPI_WAIT(SPIx);
 8002880:	bf00      	nop
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	891b      	ldrh	r3, [r3, #8]
 8002886:	b29b      	uxth	r3, r3
 8002888:	f003 0303 	and.w	r3, r3, #3
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0f8      	beq.n	8002882 <TM_SPI_WriteMulti+0x4e>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	891b      	ldrh	r3, [r3, #8]
 8002894:	b29b      	uxth	r3, r3
 8002896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f1      	bne.n	8002882 <TM_SPI_WriteMulti+0x4e>
		
		/* Read data register */
		(void)SPIx->DR;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	899b      	ldrh	r3, [r3, #12]
	SPI_CHECK_ENABLED(SPIx);
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT(SPIx);
	
	for (i = 0; i < count; i++) {
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	3301      	adds	r3, #1
 80028a6:	617b      	str	r3, [r7, #20]
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d3e0      	bcc.n	8002872 <TM_SPI_WriteMulti+0x3e>
 80028b0:	e000      	b.n	80028b4 <TM_SPI_WriteMulti+0x80>

void TM_SPI_WriteMulti(SPI_TypeDef* SPIx, uint8_t* dataOut, uint32_t count) {
	uint32_t i;	
	
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED(SPIx);
 80028b2:	bf00      	nop
		SPI_WAIT(SPIx);
		
		/* Read data register */
		(void)SPIx->DR;
	}
}
 80028b4:	371c      	adds	r7, #28
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr

080028bc <TM_SPI_ReadMulti>:

void TM_SPI_ReadMulti(SPI_TypeDef* SPIx, uint8_t* dataIn, uint8_t dummy, uint32_t count) {
 80028bc:	b480      	push	{r7}
 80028be:	b087      	sub	sp, #28
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	603b      	str	r3, [r7, #0]
 80028c8:	4613      	mov	r3, r2
 80028ca:	71fb      	strb	r3, [r7, #7]
	uint32_t i;
	
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED(SPIx);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	881b      	ldrh	r3, [r3, #0]
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d034      	beq.n	8002944 <TM_SPI_ReadMulti+0x88>
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT(SPIx);
 80028da:	bf00      	nop
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	891b      	ldrh	r3, [r3, #8]
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0f8      	beq.n	80028dc <TM_SPI_ReadMulti+0x20>
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	891b      	ldrh	r3, [r3, #8]
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1f1      	bne.n	80028dc <TM_SPI_ReadMulti+0x20>
	
	for (i = 0; i < count; i++) {
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]
 80028fc:	e01d      	b.n	800293a <TM_SPI_ReadMulti+0x7e>
		/* Fill output buffer with data */
		SPIx->DR = dummy;
 80028fe:	79fb      	ldrb	r3, [r7, #7]
 8002900:	b29a      	uxth	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	819a      	strh	r2, [r3, #12]
		
		/* Wait for SPI to end everything */
		SPI_WAIT(SPIx);
 8002906:	bf00      	nop
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	891b      	ldrh	r3, [r3, #8]
 800290c:	b29b      	uxth	r3, r3
 800290e:	f003 0303 	and.w	r3, r3, #3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d0f8      	beq.n	8002908 <TM_SPI_ReadMulti+0x4c>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	891b      	ldrh	r3, [r3, #8]
 800291a:	b29b      	uxth	r3, r3
 800291c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1f1      	bne.n	8002908 <TM_SPI_ReadMulti+0x4c>
		
		/* Save data to buffer */
		dataIn[i] = SPIx->DR;
 8002924:	68ba      	ldr	r2, [r7, #8]
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	4413      	add	r3, r2
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	8992      	ldrh	r2, [r2, #12]
 800292e:	b292      	uxth	r2, r2
 8002930:	b2d2      	uxtb	r2, r2
 8002932:	701a      	strb	r2, [r3, #0]
	SPI_CHECK_ENABLED(SPIx);
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT(SPIx);
	
	for (i = 0; i < count; i++) {
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	3301      	adds	r3, #1
 8002938:	617b      	str	r3, [r7, #20]
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	429a      	cmp	r2, r3
 8002940:	d3dd      	bcc.n	80028fe <TM_SPI_ReadMulti+0x42>
 8002942:	e000      	b.n	8002946 <TM_SPI_ReadMulti+0x8a>

void TM_SPI_ReadMulti(SPI_TypeDef* SPIx, uint8_t* dataIn, uint8_t dummy, uint32_t count) {
	uint32_t i;
	
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED(SPIx);
 8002944:	bf00      	nop
		SPI_WAIT(SPIx);
		
		/* Save data to buffer */
		dataIn[i] = SPIx->DR;
	}
}
 8002946:	371c      	adds	r7, #28
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop

08002950 <TM_SPI_InitCustomPinsCallback>:
		/* Save data to buffer */
		dataIn[i] = SPIx->DR;
	}
}

__weak void TM_SPI_InitCustomPinsCallback(SPI_TypeDef* SPIx, uint16_t AlternateFunction) {
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	460b      	mov	r3, r1
 800295a:	807b      	strh	r3, [r7, #2]
	/* Custom user function. */
	/* In case user needs functionality for custom pins, this function should be declared outside this library */
}
 800295c:	bf00      	nop
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	bc80      	pop	{r7}
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop

08002968 <TM_SPIx_Init>:

/* Private functions */
static void TM_SPIx_Init(SPI_TypeDef* SPIx, TM_SPI_PinsPack_t pinspack, TM_SPI_Mode_t SPI_Mode, uint16_t SPI_BaudRatePrescaler, uint16_t SPI_MasterSlave, uint16_t SPI_FirstBit) {
 8002968:	b580      	push	{r7, lr}
 800296a:	b088      	sub	sp, #32
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	4608      	mov	r0, r1
 8002972:	4611      	mov	r1, r2
 8002974:	461a      	mov	r2, r3
 8002976:	4603      	mov	r3, r0
 8002978:	70fb      	strb	r3, [r7, #3]
 800297a:	460b      	mov	r3, r1
 800297c:	70bb      	strb	r3, [r7, #2]
 800297e:	4613      	mov	r3, r2
 8002980:	803b      	strh	r3, [r7, #0]
	SPI_InitTypeDef SPI_InitStruct;

	/* Set default settings */
	SPI_StructInit(&SPI_InitStruct);
 8002982:	f107 030c 	add.w	r3, r7, #12
 8002986:	4618      	mov	r0, r3
 8002988:	f7fe fe28 	bl	80015dc <SPI_StructInit>
#ifdef USE_SPI1	
	if (SPIx == SPI1) {
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a51      	ldr	r2, [pc, #324]	; (8002ad4 <TM_SPIx_Init+0x16c>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d10b      	bne.n	80029ac <TM_SPIx_Init+0x44>
		/* Enable SPI clock */
		RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8002994:	4a50      	ldr	r2, [pc, #320]	; (8002ad8 <TM_SPIx_Init+0x170>)
 8002996:	4b50      	ldr	r3, [pc, #320]	; (8002ad8 <TM_SPIx_Init+0x170>)
 8002998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800299e:	6453      	str	r3, [r2, #68]	; 0x44
		
		/* Init pins */
		TM_SPI1_INT_InitPins(pinspack);
 80029a0:	78fb      	ldrb	r3, [r7, #3]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f000 f8a4 	bl	8002af0 <TM_SPI1_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI1_DATASIZE;
 80029a8:	2300      	movs	r3, #0
 80029aa:	823b      	strh	r3, [r7, #16]
	}
#endif
#ifdef USE_SPI2
	if (SPIx == SPI2) {
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a4b      	ldr	r2, [pc, #300]	; (8002adc <TM_SPIx_Init+0x174>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d10b      	bne.n	80029cc <TM_SPIx_Init+0x64>
		/* Enable SPI clock */
		RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 80029b4:	4a48      	ldr	r2, [pc, #288]	; (8002ad8 <TM_SPIx_Init+0x170>)
 80029b6:	4b48      	ldr	r3, [pc, #288]	; (8002ad8 <TM_SPIx_Init+0x170>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029be:	6413      	str	r3, [r2, #64]	; 0x40
		
		/* Init pins */
		TM_SPI2_INT_InitPins(pinspack);
 80029c0:	78fb      	ldrb	r3, [r7, #3]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 f8c4 	bl	8002b50 <TM_SPI2_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI2_DATASIZE;
 80029c8:	2300      	movs	r3, #0
 80029ca:	823b      	strh	r3, [r7, #16]
	}
#endif
#ifdef USE_SPI3
	if (SPIx == SPI3) {
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a44      	ldr	r2, [pc, #272]	; (8002ae0 <TM_SPIx_Init+0x178>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d10b      	bne.n	80029ec <TM_SPIx_Init+0x84>
		/* Enable SPI clock */
		RCC->APB1ENR |= RCC_APB1ENR_SPI3EN;
 80029d4:	4a40      	ldr	r2, [pc, #256]	; (8002ad8 <TM_SPIx_Init+0x170>)
 80029d6:	4b40      	ldr	r3, [pc, #256]	; (8002ad8 <TM_SPIx_Init+0x170>)
 80029d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029de:	6413      	str	r3, [r2, #64]	; 0x40
		
		/* Init pins */
		TM_SPI3_INT_InitPins(pinspack);
 80029e0:	78fb      	ldrb	r3, [r7, #3]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f000 f900 	bl	8002be8 <TM_SPI3_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI3_DATASIZE;
 80029e8:	2300      	movs	r3, #0
 80029ea:	823b      	strh	r3, [r7, #16]
	
	}
#endif
#ifdef USE_SPI4
	if (SPIx == SPI4) {
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	4a3d      	ldr	r2, [pc, #244]	; (8002ae4 <TM_SPIx_Init+0x17c>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d10b      	bne.n	8002a0c <TM_SPIx_Init+0xa4>
		/* Enable SPI clock */
		RCC->APB2ENR |= RCC_APB2ENR_SPI4EN;
 80029f4:	4a38      	ldr	r2, [pc, #224]	; (8002ad8 <TM_SPIx_Init+0x170>)
 80029f6:	4b38      	ldr	r3, [pc, #224]	; (8002ad8 <TM_SPIx_Init+0x170>)
 80029f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80029fe:	6453      	str	r3, [r2, #68]	; 0x44
		
		/* Init pins */
		TM_SPI4_INT_InitPins(pinspack);
 8002a00:	78fb      	ldrb	r3, [r7, #3]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f000 f922 	bl	8002c4c <TM_SPI4_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI4_DATASIZE;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	823b      	strh	r3, [r7, #16]
	}
#endif
#ifdef USE_SPI5
	if (SPIx == SPI5) {
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a36      	ldr	r2, [pc, #216]	; (8002ae8 <TM_SPIx_Init+0x180>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d10b      	bne.n	8002a2c <TM_SPIx_Init+0xc4>
		/* Enable SPI clock */
		RCC->APB2ENR |= RCC_APB2ENR_SPI5EN;
 8002a14:	4a30      	ldr	r2, [pc, #192]	; (8002ad8 <TM_SPIx_Init+0x170>)
 8002a16:	4b30      	ldr	r3, [pc, #192]	; (8002ad8 <TM_SPIx_Init+0x170>)
 8002a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a1e:	6453      	str	r3, [r2, #68]	; 0x44
		
		/* Init pins */
		TM_SPI5_INT_InitPins(pinspack);
 8002a20:	78fb      	ldrb	r3, [r7, #3]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f000 f942 	bl	8002cac <TM_SPI5_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI5_DATASIZE;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	823b      	strh	r3, [r7, #16]
	}
#endif
#ifdef USE_SPI6
	if (SPIx == SPI6) {
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4a2f      	ldr	r2, [pc, #188]	; (8002aec <TM_SPIx_Init+0x184>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d10b      	bne.n	8002a4c <TM_SPIx_Init+0xe4>
		/* Enable SPI clock */
		RCC->APB2ENR |= RCC_APB2ENR_SPI6EN;
 8002a34:	4a28      	ldr	r2, [pc, #160]	; (8002ad8 <TM_SPIx_Init+0x170>)
 8002a36:	4b28      	ldr	r3, [pc, #160]	; (8002ad8 <TM_SPIx_Init+0x170>)
 8002a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a3a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a3e:	6453      	str	r3, [r2, #68]	; 0x44
		
		/* Init pins */
		TM_SPI6_INT_InitPins(pinspack);
 8002a40:	78fb      	ldrb	r3, [r7, #3]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f000 f96e 	bl	8002d24 <TM_SPI6_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI6_DATASIZE;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	823b      	strh	r3, [r7, #16]
	}
#endif

	/* Fill SPI settings */
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler;
 8002a4c:	883b      	ldrh	r3, [r7, #0]
 8002a4e:	833b      	strh	r3, [r7, #24]
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002a50:	2300      	movs	r3, #0
 8002a52:	81bb      	strh	r3, [r7, #12]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit;
 8002a54:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002a56:	837b      	strh	r3, [r7, #26]
	SPI_InitStruct.SPI_Mode = SPI_MasterSlave;
 8002a58:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002a5a:	81fb      	strh	r3, [r7, #14]
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
 8002a5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a60:	82fb      	strh	r3, [r7, #22]
	//SPI_InitStruct.SPI_DataSize = SPI_DataSize_16b;
	
	/* SPI mode */
	if (SPI_Mode == TM_SPI_Mode_0) {
 8002a62:	78bb      	ldrb	r3, [r7, #2]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d104      	bne.n	8002a72 <TM_SPIx_Init+0x10a>
		SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	827b      	strh	r3, [r7, #18]
		SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	82bb      	strh	r3, [r7, #20]
 8002a70:	e016      	b.n	8002aa0 <TM_SPIx_Init+0x138>
	} else if (SPI_Mode == TM_SPI_Mode_1) {
 8002a72:	78bb      	ldrb	r3, [r7, #2]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d104      	bne.n	8002a82 <TM_SPIx_Init+0x11a>
		SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	827b      	strh	r3, [r7, #18]
		SPI_InitStruct.SPI_CPHA = SPI_CPHA_2Edge;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	82bb      	strh	r3, [r7, #20]
 8002a80:	e00e      	b.n	8002aa0 <TM_SPIx_Init+0x138>
	} else if (SPI_Mode == TM_SPI_Mode_2) {
 8002a82:	78bb      	ldrb	r3, [r7, #2]
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d104      	bne.n	8002a92 <TM_SPIx_Init+0x12a>
		SPI_InitStruct.SPI_CPOL = SPI_CPOL_High;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	827b      	strh	r3, [r7, #18]
		SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	82bb      	strh	r3, [r7, #20]
 8002a90:	e006      	b.n	8002aa0 <TM_SPIx_Init+0x138>
	} else if (SPI_Mode == TM_SPI_Mode_3) {
 8002a92:	78bb      	ldrb	r3, [r7, #2]
 8002a94:	2b03      	cmp	r3, #3
 8002a96:	d103      	bne.n	8002aa0 <TM_SPIx_Init+0x138>
		SPI_InitStruct.SPI_CPOL = SPI_CPOL_High;
 8002a98:	2302      	movs	r3, #2
 8002a9a:	827b      	strh	r3, [r7, #18]
		SPI_InitStruct.SPI_CPHA = SPI_CPHA_2Edge;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	82bb      	strh	r3, [r7, #20]
	}
	
	/* Disable first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	881b      	ldrh	r3, [r3, #0]
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	801a      	strh	r2, [r3, #0]
	
	/* Init SPI */
	SPI_Init(SPIx, &SPI_InitStruct);
 8002ab0:	f107 030c 	add.w	r3, r7, #12
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7fe fd4c 	bl	8001554 <SPI_Init>
	
	/* Enable SPI */
	SPIx->CR1 |= SPI_CR1_SPE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	881b      	ldrh	r3, [r3, #0]
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	801a      	strh	r2, [r3, #0]
}
 8002acc:	bf00      	nop
 8002ace:	3720      	adds	r7, #32
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	40013000 	.word	0x40013000
 8002ad8:	40023800 	.word	0x40023800
 8002adc:	40003800 	.word	0x40003800
 8002ae0:	40003c00 	.word	0x40003c00
 8002ae4:	40013400 	.word	0x40013400
 8002ae8:	40015000 	.word	0x40015000
 8002aec:	40015400 	.word	0x40015400

08002af0 <TM_SPI1_INT_InitPins>:

/* Private functions */
#ifdef USE_SPI1
void TM_SPI1_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af02      	add	r7, sp, #8
 8002af6:	4603      	mov	r3, r0
 8002af8:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOA)
	if (pinspack == TM_SPI_PinsPack_1) {
 8002afa:	79fb      	ldrb	r3, [r7, #7]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d109      	bne.n	8002b14 <TM_SPI1_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOA, GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI1);
 8002b00:	2305      	movs	r3, #5
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	2303      	movs	r3, #3
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2300      	movs	r3, #0
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	21e0      	movs	r1, #224	; 0xe0
 8002b0e:	480d      	ldr	r0, [pc, #52]	; (8002b44 <TM_SPI1_INT_InitPins+0x54>)
 8002b10:	f7ff f9d8 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_2) {
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d109      	bne.n	8002b2e <TM_SPI1_INT_InitPins+0x3e>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI1);
 8002b1a:	2305      	movs	r3, #5
 8002b1c:	9301      	str	r3, [sp, #4]
 8002b1e:	2303      	movs	r3, #3
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	2300      	movs	r3, #0
 8002b24:	2200      	movs	r2, #0
 8002b26:	2138      	movs	r1, #56	; 0x38
 8002b28:	4807      	ldr	r0, [pc, #28]	; (8002b48 <TM_SPI1_INT_InitPins+0x58>)
 8002b2a:	f7ff f9cb 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	2b03      	cmp	r3, #3
 8002b32:	d103      	bne.n	8002b3c <TM_SPI1_INT_InitPins+0x4c>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI1, GPIO_AF_SPI1);
 8002b34:	2105      	movs	r1, #5
 8002b36:	4805      	ldr	r0, [pc, #20]	; (8002b4c <TM_SPI1_INT_InitPins+0x5c>)
 8002b38:	f7ff ff0a 	bl	8002950 <TM_SPI_InitCustomPinsCallback>
	}
}
 8002b3c:	bf00      	nop
 8002b3e:	3708      	adds	r7, #8
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40020000 	.word	0x40020000
 8002b48:	40020400 	.word	0x40020400
 8002b4c:	40013000 	.word	0x40013000

08002b50 <TM_SPI2_INT_InitPins>:
#endif

#ifdef USE_SPI2
void TM_SPI2_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af02      	add	r7, sp, #8
 8002b56:	4603      	mov	r3, r0
 8002b58:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOB) && defined(GPIOC)
	if (pinspack == TM_SPI_PinsPack_1) {
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d114      	bne.n	8002b8a <TM_SPI2_INT_InitPins+0x3a>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_10, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI2);
 8002b60:	2305      	movs	r3, #5
 8002b62:	9301      	str	r3, [sp, #4]
 8002b64:	2303      	movs	r3, #3
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	2300      	movs	r3, #0
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b70:	4819      	ldr	r0, [pc, #100]	; (8002bd8 <TM_SPI2_INT_InitPins+0x88>)
 8002b72:	f7ff f9a7 	bl	8001ec4 <TM_GPIO_InitAlternate>
		TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_2 | GPIO_PIN_3, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI2);
 8002b76:	2305      	movs	r3, #5
 8002b78:	9301      	str	r3, [sp, #4]
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	9300      	str	r3, [sp, #0]
 8002b7e:	2300      	movs	r3, #0
 8002b80:	2200      	movs	r2, #0
 8002b82:	210c      	movs	r1, #12
 8002b84:	4815      	ldr	r0, [pc, #84]	; (8002bdc <TM_SPI2_INT_InitPins+0x8c>)
 8002b86:	f7ff f99d 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_2) {
 8002b8a:	79fb      	ldrb	r3, [r7, #7]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d10a      	bne.n	8002ba6 <TM_SPI2_INT_InitPins+0x56>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI2);
 8002b90:	2305      	movs	r3, #5
 8002b92:	9301      	str	r3, [sp, #4]
 8002b94:	2303      	movs	r3, #3
 8002b96:	9300      	str	r3, [sp, #0]
 8002b98:	2300      	movs	r3, #0
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8002ba0:	480d      	ldr	r0, [pc, #52]	; (8002bd8 <TM_SPI2_INT_InitPins+0x88>)
 8002ba2:	f7ff f98f 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOI)
	if (pinspack == TM_SPI_PinsPack_3) {
 8002ba6:	79fb      	ldrb	r3, [r7, #7]
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d109      	bne.n	8002bc0 <TM_SPI2_INT_InitPins+0x70>
		TM_GPIO_InitAlternate(GPIOI, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_3, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI2);
 8002bac:	2305      	movs	r3, #5
 8002bae:	9301      	str	r3, [sp, #4]
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	210d      	movs	r1, #13
 8002bba:	4809      	ldr	r0, [pc, #36]	; (8002be0 <TM_SPI2_INT_InitPins+0x90>)
 8002bbc:	f7ff f982 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8002bc0:	79fb      	ldrb	r3, [r7, #7]
 8002bc2:	2b03      	cmp	r3, #3
 8002bc4:	d103      	bne.n	8002bce <TM_SPI2_INT_InitPins+0x7e>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI2, GPIO_AF_SPI2);
 8002bc6:	2105      	movs	r1, #5
 8002bc8:	4806      	ldr	r0, [pc, #24]	; (8002be4 <TM_SPI2_INT_InitPins+0x94>)
 8002bca:	f7ff fec1 	bl	8002950 <TM_SPI_InitCustomPinsCallback>
	}
}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40020400 	.word	0x40020400
 8002bdc:	40020800 	.word	0x40020800
 8002be0:	40022000 	.word	0x40022000
 8002be4:	40003800 	.word	0x40003800

08002be8 <TM_SPI3_INT_InitPins>:
#endif

#ifdef USE_SPI3
void TM_SPI3_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af02      	add	r7, sp, #8
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]
	/* Enable SPI pins */
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_1) {
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d109      	bne.n	8002c0c <TM_SPI3_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI3);
 8002bf8:	2306      	movs	r3, #6
 8002bfa:	9301      	str	r3, [sp, #4]
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	9300      	str	r3, [sp, #0]
 8002c00:	2300      	movs	r3, #0
 8002c02:	2200      	movs	r2, #0
 8002c04:	2138      	movs	r1, #56	; 0x38
 8002c06:	480e      	ldr	r0, [pc, #56]	; (8002c40 <TM_SPI3_INT_InitPins+0x58>)
 8002c08:	f7ff f95c 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOC)
	if (pinspack == TM_SPI_PinsPack_2) {
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d10a      	bne.n	8002c28 <TM_SPI3_INT_InitPins+0x40>
		TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI3);
 8002c12:	2306      	movs	r3, #6
 8002c14:	9301      	str	r3, [sp, #4]
 8002c16:	2303      	movs	r3, #3
 8002c18:	9300      	str	r3, [sp, #0]
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8002c22:	4808      	ldr	r0, [pc, #32]	; (8002c44 <TM_SPI3_INT_InitPins+0x5c>)
 8002c24:	f7ff f94e 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8002c28:	79fb      	ldrb	r3, [r7, #7]
 8002c2a:	2b03      	cmp	r3, #3
 8002c2c:	d103      	bne.n	8002c36 <TM_SPI3_INT_InitPins+0x4e>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI3, GPIO_AF_SPI3);
 8002c2e:	2106      	movs	r1, #6
 8002c30:	4805      	ldr	r0, [pc, #20]	; (8002c48 <TM_SPI3_INT_InitPins+0x60>)
 8002c32:	f7ff fe8d 	bl	8002950 <TM_SPI_InitCustomPinsCallback>
	}
}
 8002c36:	bf00      	nop
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	40020400 	.word	0x40020400
 8002c44:	40020800 	.word	0x40020800
 8002c48:	40003c00 	.word	0x40003c00

08002c4c <TM_SPI4_INT_InitPins>:
#endif

#ifdef USE_SPI4
void TM_SPI4_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af02      	add	r7, sp, #8
 8002c52:	4603      	mov	r3, r0
 8002c54:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOE)
	if (pinspack == TM_SPI_PinsPack_1) {
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d109      	bne.n	8002c70 <TM_SPI4_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOE, GPIO_PIN_2 | GPIO_PIN_5 | GPIO_PIN_6, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI4);
 8002c5c:	2305      	movs	r3, #5
 8002c5e:	9301      	str	r3, [sp, #4]
 8002c60:	2303      	movs	r3, #3
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	2300      	movs	r3, #0
 8002c66:	2200      	movs	r2, #0
 8002c68:	2164      	movs	r1, #100	; 0x64
 8002c6a:	480e      	ldr	r0, [pc, #56]	; (8002ca4 <TM_SPI4_INT_InitPins+0x58>)
 8002c6c:	f7ff f92a 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOE)
	if (pinspack == TM_SPI_PinsPack_2) {
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d10a      	bne.n	8002c8c <TM_SPI4_INT_InitPins+0x40>
		TM_GPIO_InitAlternate(GPIOE, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI4);
 8002c76:	2305      	movs	r3, #5
 8002c78:	9301      	str	r3, [sp, #4]
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	2200      	movs	r2, #0
 8002c82:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8002c86:	4807      	ldr	r0, [pc, #28]	; (8002ca4 <TM_SPI4_INT_InitPins+0x58>)
 8002c88:	f7ff f91c 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8002c8c:	79fb      	ldrb	r3, [r7, #7]
 8002c8e:	2b03      	cmp	r3, #3
 8002c90:	d103      	bne.n	8002c9a <TM_SPI4_INT_InitPins+0x4e>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI4, GPIO_AF_SPI4);
 8002c92:	2105      	movs	r1, #5
 8002c94:	4804      	ldr	r0, [pc, #16]	; (8002ca8 <TM_SPI4_INT_InitPins+0x5c>)
 8002c96:	f7ff fe5b 	bl	8002950 <TM_SPI_InitCustomPinsCallback>
	}
}
 8002c9a:	bf00      	nop
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40013400 	.word	0x40013400

08002cac <TM_SPI5_INT_InitPins>:
#endif

#ifdef USE_SPI5
void TM_SPI5_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af02      	add	r7, sp, #8
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOF)
	if (pinspack == TM_SPI_PinsPack_1) {
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d10a      	bne.n	8002cd2 <TM_SPI5_INT_InitPins+0x26>
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI5);
 8002cbc:	2305      	movs	r3, #5
 8002cbe:	9301      	str	r3, [sp, #4]
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	9300      	str	r3, [sp, #0]
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f44f 7160 	mov.w	r1, #896	; 0x380
 8002ccc:	4812      	ldr	r0, [pc, #72]	; (8002d18 <TM_SPI5_INT_InitPins+0x6c>)
 8002cce:	f7ff f8f9 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOF) && defined(GPIOH)
	if (pinspack == TM_SPI_PinsPack_2) {
 8002cd2:	79fb      	ldrb	r3, [r7, #7]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d114      	bne.n	8002d02 <TM_SPI5_INT_InitPins+0x56>
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_11, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI5);
 8002cd8:	2305      	movs	r3, #5
 8002cda:	9301      	str	r3, [sp, #4]
 8002cdc:	2303      	movs	r3, #3
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ce8:	480b      	ldr	r0, [pc, #44]	; (8002d18 <TM_SPI5_INT_InitPins+0x6c>)
 8002cea:	f7ff f8eb 	bl	8001ec4 <TM_GPIO_InitAlternate>
		TM_GPIO_InitAlternate(GPIOH, GPIO_PIN_6 | GPIO_PIN_7, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI5);
 8002cee:	2305      	movs	r3, #5
 8002cf0:	9301      	str	r3, [sp, #4]
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	21c0      	movs	r1, #192	; 0xc0
 8002cfc:	4807      	ldr	r0, [pc, #28]	; (8002d1c <TM_SPI5_INT_InitPins+0x70>)
 8002cfe:	f7ff f8e1 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	2b03      	cmp	r3, #3
 8002d06:	d103      	bne.n	8002d10 <TM_SPI5_INT_InitPins+0x64>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI5, GPIO_AF_SPI5);
 8002d08:	2105      	movs	r1, #5
 8002d0a:	4805      	ldr	r0, [pc, #20]	; (8002d20 <TM_SPI5_INT_InitPins+0x74>)
 8002d0c:	f7ff fe20 	bl	8002950 <TM_SPI_InitCustomPinsCallback>
	}
}
 8002d10:	bf00      	nop
 8002d12:	3708      	adds	r7, #8
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	40021400 	.word	0x40021400
 8002d1c:	40021c00 	.word	0x40021c00
 8002d20:	40015000 	.word	0x40015000

08002d24 <TM_SPI6_INT_InitPins>:
#endif

#ifdef USE_SPI6
void TM_SPI6_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af02      	add	r7, sp, #8
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	71fb      	strb	r3, [r7, #7]
#if defined(GPIOG)
	if (pinspack == TM_SPI_PinsPack_1) {
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10a      	bne.n	8002d4a <TM_SPI6_INT_InitPins+0x26>
		/* Init SPI pins */
		TM_GPIO_InitAlternate(GPIOG, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI6);
 8002d34:	2305      	movs	r3, #5
 8002d36:	9301      	str	r3, [sp, #4]
 8002d38:	2303      	movs	r3, #3
 8002d3a:	9300      	str	r3, [sp, #0]
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8002d44:	4806      	ldr	r0, [pc, #24]	; (8002d60 <TM_SPI6_INT_InitPins+0x3c>)
 8002d46:	f7ff f8bd 	bl	8001ec4 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8002d4a:	79fb      	ldrb	r3, [r7, #7]
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d103      	bne.n	8002d58 <TM_SPI6_INT_InitPins+0x34>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI6, GPIO_AF_SPI6);
 8002d50:	2105      	movs	r1, #5
 8002d52:	4804      	ldr	r0, [pc, #16]	; (8002d64 <TM_SPI6_INT_InitPins+0x40>)
 8002d54:	f7ff fdfc 	bl	8002950 <TM_SPI_InitCustomPinsCallback>
	}
}
 8002d58:	bf00      	nop
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40021800 	.word	0x40021800
 8002d64:	40015400 	.word	0x40015400

08002d68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002da0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002d6c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002d6e:	e003      	b.n	8002d78 <LoopCopyDataInit>

08002d70 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002d70:	4b0c      	ldr	r3, [pc, #48]	; (8002da4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002d72:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002d74:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002d76:	3104      	adds	r1, #4

08002d78 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002d78:	480b      	ldr	r0, [pc, #44]	; (8002da8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002d7a:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002d7c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002d7e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002d80:	d3f6      	bcc.n	8002d70 <CopyDataInit>
  ldr  r2, =_sbss
 8002d82:	4a0b      	ldr	r2, [pc, #44]	; (8002db0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002d84:	e002      	b.n	8002d8c <LoopFillZerobss>

08002d86 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002d86:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002d88:	f842 3b04 	str.w	r3, [r2], #4

08002d8c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002d8c:	4b09      	ldr	r3, [pc, #36]	; (8002db4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002d8e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002d90:	d3f9      	bcc.n	8002d86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d92:	f000 f847 	bl	8002e24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d96:	f000 fb8f 	bl	80034b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d9a:	f000 f971 	bl	8003080 <main>
  bx  lr    
 8002d9e:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002da0:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8002da4:	08003678 	.word	0x08003678
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002da8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002dac:	20000088 	.word	0x20000088
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8002db0:	20000088 	.word	0x20000088
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002db4:	20000188 	.word	0x20000188

08002db8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002db8:	e7fe      	b.n	8002db8 <ADC_IRQHandler>
	...

08002dbc <_sbrk>:
  /* Implement your write code here, this is used by puts and printf for example */
  return len;
}

caddr_t _sbrk(int32_t incr)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  extern uint32_t _Min_Heap_Size; /* _Min_Heap_Size symbol defined in the linker script. */
  extern uint8_t end asm("end");
  const uint8_t *max_heap = (uint8_t*)((uint32_t)&end + (uint32_t)&_Min_Heap_Size);
 8002dc4:	4a13      	ldr	r2, [pc, #76]	; (8002e14 <_sbrk+0x58>)
 8002dc6:	4b14      	ldr	r3, [pc, #80]	; (8002e18 <_sbrk+0x5c>)
 8002dc8:	4413      	add	r3, r2
 8002dca:	60fb      	str	r3, [r7, #12]
  static uint8_t *heap_end;
  uint8_t *prev_heap_end;

  if (heap_end == 0)
 8002dcc:	4b13      	ldr	r3, [pc, #76]	; (8002e1c <_sbrk+0x60>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d102      	bne.n	8002dda <_sbrk+0x1e>
    heap_end = &end;
 8002dd4:	4b11      	ldr	r3, [pc, #68]	; (8002e1c <_sbrk+0x60>)
 8002dd6:	4a0f      	ldr	r2, [pc, #60]	; (8002e14 <_sbrk+0x58>)
 8002dd8:	601a      	str	r2, [r3, #0]

  prev_heap_end = heap_end;
 8002dda:	4b10      	ldr	r3, [pc, #64]	; (8002e1c <_sbrk+0x60>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	60bb      	str	r3, [r7, #8]
  if (heap_end + incr > max_heap)
 8002de0:	4b0e      	ldr	r3, [pc, #56]	; (8002e1c <_sbrk+0x60>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	441a      	add	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d905      	bls.n	8002dfa <_sbrk+0x3e>
  {
//    write(1, "Heap and stack collision\n", 25);
//    abort();
    errno = ENOMEM;
 8002dee:	4b0c      	ldr	r3, [pc, #48]	; (8002e20 <_sbrk+0x64>)
 8002df0:	220c      	movs	r2, #12
 8002df2:	601a      	str	r2, [r3, #0]
    return (caddr_t) -1;
 8002df4:	f04f 33ff 	mov.w	r3, #4294967295
 8002df8:	e006      	b.n	8002e08 <_sbrk+0x4c>
  }

  heap_end += incr;
 8002dfa:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <_sbrk+0x60>)
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4413      	add	r3, r2
 8002e02:	4a06      	ldr	r2, [pc, #24]	; (8002e1c <_sbrk+0x60>)
 8002e04:	6013      	str	r3, [r2, #0]

  return (caddr_t) prev_heap_end;
 8002e06:	68bb      	ldr	r3, [r7, #8]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3714      	adds	r7, #20
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	20000188 	.word	0x20000188
 8002e18:	00005000 	.word	0x00005000
 8002e1c:	200000e4 	.word	0x200000e4
 8002e20:	20000184 	.word	0x20000184

08002e24 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002e28:	4a12      	ldr	r2, [pc, #72]	; (8002e74 <SystemInit+0x50>)
 8002e2a:	4b12      	ldr	r3, [pc, #72]	; (8002e74 <SystemInit+0x50>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f043 0301 	orr.w	r3, r3, #1
 8002e32:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002e34:	4b0f      	ldr	r3, [pc, #60]	; (8002e74 <SystemInit+0x50>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002e3a:	4a0e      	ldr	r2, [pc, #56]	; (8002e74 <SystemInit+0x50>)
 8002e3c:	4b0d      	ldr	r3, [pc, #52]	; (8002e74 <SystemInit+0x50>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002e44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e48:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002e4a:	4b0a      	ldr	r3, [pc, #40]	; (8002e74 <SystemInit+0x50>)
 8002e4c:	4a0a      	ldr	r2, [pc, #40]	; (8002e78 <SystemInit+0x54>)
 8002e4e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002e50:	4a08      	ldr	r2, [pc, #32]	; (8002e74 <SystemInit+0x50>)
 8002e52:	4b08      	ldr	r3, [pc, #32]	; (8002e74 <SystemInit+0x50>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e5a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002e5c:	4b05      	ldr	r3, [pc, #20]	; (8002e74 <SystemInit+0x50>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8002e62:	f000 f80d 	bl	8002e80 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e66:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <SystemInit+0x58>)
 8002e68:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e6c:	609a      	str	r2, [r3, #8]
#endif
}
 8002e6e:	bf00      	nop
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40023800 	.word	0x40023800
 8002e78:	24003010 	.word	0x24003010
 8002e7c:	e000ed00 	.word	0xe000ed00

08002e80 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002e86:	2300      	movs	r3, #0
 8002e88:	607b      	str	r3, [r7, #4]
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002e8e:	4a35      	ldr	r2, [pc, #212]	; (8002f64 <SetSysClock+0xe4>)
 8002e90:	4b34      	ldr	r3, [pc, #208]	; (8002f64 <SetSysClock+0xe4>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e98:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002e9a:	4b32      	ldr	r3, [pc, #200]	; (8002f64 <SetSysClock+0xe4>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d103      	bne.n	8002eb8 <SetSysClock+0x38>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002eb6:	d1f0      	bne.n	8002e9a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002eb8:	4b2a      	ldr	r3, [pc, #168]	; (8002f64 <SetSysClock+0xe4>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d002      	beq.n	8002eca <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	603b      	str	r3, [r7, #0]
 8002ec8:	e001      	b.n	8002ece <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d142      	bne.n	8002f5a <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002ed4:	4a23      	ldr	r2, [pc, #140]	; (8002f64 <SetSysClock+0xe4>)
 8002ed6:	4b23      	ldr	r3, [pc, #140]	; (8002f64 <SetSysClock+0xe4>)
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ede:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8002ee0:	4a21      	ldr	r2, [pc, #132]	; (8002f68 <SetSysClock+0xe8>)
 8002ee2:	4b21      	ldr	r3, [pc, #132]	; (8002f68 <SetSysClock+0xe8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002eea:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002eec:	4a1d      	ldr	r2, [pc, #116]	; (8002f64 <SetSysClock+0xe4>)
 8002eee:	4b1d      	ldr	r3, [pc, #116]	; (8002f64 <SetSysClock+0xe4>)
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002ef4:	4a1b      	ldr	r2, [pc, #108]	; (8002f64 <SetSysClock+0xe4>)
 8002ef6:	4b1b      	ldr	r3, [pc, #108]	; (8002f64 <SetSysClock+0xe4>)
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002efe:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002f00:	4a18      	ldr	r2, [pc, #96]	; (8002f64 <SetSysClock+0xe4>)
 8002f02:	4b18      	ldr	r3, [pc, #96]	; (8002f64 <SetSysClock+0xe4>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002f0a:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002f0c:	4b15      	ldr	r3, [pc, #84]	; (8002f64 <SetSysClock+0xe4>)
 8002f0e:	4a17      	ldr	r2, [pc, #92]	; (8002f6c <SetSysClock+0xec>)
 8002f10:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002f12:	4a14      	ldr	r2, [pc, #80]	; (8002f64 <SetSysClock+0xe4>)
 8002f14:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <SetSysClock+0xe4>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f1c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002f1e:	bf00      	nop
 8002f20:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <SetSysClock+0xe4>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d0f9      	beq.n	8002f20 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002f2c:	4b10      	ldr	r3, [pc, #64]	; (8002f70 <SetSysClock+0xf0>)
 8002f2e:	f240 6205 	movw	r2, #1541	; 0x605
 8002f32:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002f34:	4a0b      	ldr	r2, [pc, #44]	; (8002f64 <SetSysClock+0xe4>)
 8002f36:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <SetSysClock+0xe4>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f023 0303 	bic.w	r3, r3, #3
 8002f3e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002f40:	4a08      	ldr	r2, [pc, #32]	; (8002f64 <SetSysClock+0xe4>)
 8002f42:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <SetSysClock+0xe4>)
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f043 0302 	orr.w	r3, r3, #2
 8002f4a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002f4c:	bf00      	nop
 8002f4e:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <SetSysClock+0xe4>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 030c 	and.w	r3, r3, #12
 8002f56:	2b08      	cmp	r3, #8
 8002f58:	d1f9      	bne.n	8002f4e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40007000 	.word	0x40007000
 8002f6c:	07405408 	.word	0x07405408
 8002f70:	40023c00 	.word	0x40023c00

08002f74 <average>:
		if(array[i] > max) { max = array[i]; }
	}
	return max;
}

float average(float *array, int begin, int end) {
 8002f74:	b590      	push	{r4, r7, lr}
 8002f76:	b087      	sub	sp, #28
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
	float sum = 0;
 8002f80:	f04f 0300 	mov.w	r3, #0
 8002f84:	617b      	str	r3, [r7, #20]
	int i;
	for(i = begin; i < end; i++) {
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	613b      	str	r3, [r7, #16]
 8002f8a:	e00d      	b.n	8002fa8 <average+0x34>
		sum += array[i];
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	68fa      	ldr	r2, [r7, #12]
 8002f92:	4413      	add	r3, r2
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4619      	mov	r1, r3
 8002f98:	6978      	ldr	r0, [r7, #20]
 8002f9a:	f7fd fd35 	bl	8000a08 <__addsf3>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	617b      	str	r3, [r7, #20]
}

float average(float *array, int begin, int end) {
	float sum = 0;
	int i;
	for(i = begin; i < end; i++) {
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	613b      	str	r3, [r7, #16]
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	dbed      	blt.n	8002f8c <average+0x18>
		sum += array[i];
	}
	return sum / (float) end - begin;
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7fd fddd 	bl	8000b70 <__aeabi_i2f>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	4619      	mov	r1, r3
 8002fba:	6978      	ldr	r0, [r7, #20]
 8002fbc:	f7fd fee0 	bl	8000d80 <__aeabi_fdiv>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	461c      	mov	r4, r3
 8002fc4:	68b8      	ldr	r0, [r7, #8]
 8002fc6:	f7fd fdd3 	bl	8000b70 <__aeabi_i2f>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	4619      	mov	r1, r3
 8002fce:	4620      	mov	r0, r4
 8002fd0:	f7fd fd18 	bl	8000a04 <__aeabi_fsub>
 8002fd4:	4603      	mov	r3, r0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	371c      	adds	r7, #28
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd90      	pop	{r4, r7, pc}
 8002fde:	bf00      	nop

08002fe0 <newLinkedList>:
 *      Author: Alan
 */

#include "LinkedList.h"

LinkedList * newLinkedList() {
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
    LinkedList *list = (LinkedList *) malloc(sizeof(LinkedList));
 8002fe6:	2008      	movs	r0, #8
 8002fe8:	f000 fa8c 	bl	8003504 <malloc>
 8002fec:	4603      	mov	r3, r0
 8002fee:	607b      	str	r3, [r7, #4]
    list->value = 0.0;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f04f 0200 	mov.w	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
    list->next = NULL;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	605a      	str	r2, [r3, #4]
    return list;
 8002ffe:	687b      	ldr	r3, [r7, #4]
}
 8003000:	4618      	mov	r0, r3
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <Delayms>:
 * @param  Delays for specific amount of milliseconds
 * @param  millis: Time in milliseconds for delay
 * @retval None
 * @note   Declared as static inline
 */
static __INLINE void Delayms(uint32_t millis) {
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
	volatile uint32_t timer = TM_Time;
 8003010:	4b11      	ldr	r3, [pc, #68]	; (8003058 <Delayms+0x50>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003016:	f3ef 8305 	mrs	r3, IPSR
 800301a:	60fb      	str	r3, [r7, #12]
  return(result);
 800301c:	68fb      	ldr	r3, [r7, #12]

	/* Called from thread */
	if (!__get_IPSR()) {
 800301e:	2b00      	cmp	r3, #0
 8003020:	d111      	bne.n	8003046 <Delayms+0x3e>
		/* Wait for timer to count milliseconds */
		while ((TM_Time - timer) < millis) {
 8003022:	bf00      	nop
 8003024:	4b0c      	ldr	r3, [pc, #48]	; (8003058 <Delayms+0x50>)
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	1ad2      	subs	r2, r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	429a      	cmp	r2, r3
 8003030:	d3f8      	bcc.n	8003024 <Delayms+0x1c>
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
				millis--;
			}
		}
	}
}
 8003032:	e00b      	b.n	800304c <Delayms+0x44>
#endif
		}
	} else {
		/* Called from interrupt */
		while (millis) {
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 8003034:	4b09      	ldr	r3, [pc, #36]	; (800305c <Delayms+0x54>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d002      	beq.n	8003046 <Delayms+0x3e>
				millis--;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3b01      	subs	r3, #1
 8003044:	607b      	str	r3, [r7, #4]
			__WFI();
#endif
		}
	} else {
		/* Called from interrupt */
		while (millis) {
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d1f3      	bne.n	8003034 <Delayms+0x2c>
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
				millis--;
			}
		}
	}
}
 800304c:	bf00      	nop
 800304e:	3714      	adds	r7, #20
 8003050:	46bd      	mov	sp, r7
 8003052:	bc80      	pop	{r7}
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	200000a8 	.word	0x200000a8
 800305c:	e000e010 	.word	0xe000e010

08003060 <setup>:

#define SIZE 200
#define AVG_SIZE 6
#define OFFSET 1000

void setup() {
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
	SystemInit();
 8003064:	f7ff fede 	bl	8002e24 <SystemInit>
	TM_DELAY_Init();
 8003068:	f7fe feb6 	bl	8001dd8 <TM_DELAY_Init>
	TM_DISCO_LedInit();
 800306c:	f7fe fedc 	bl	8001e28 <TM_DISCO_LedInit>
	TM_LIS302DL_LIS3DSH_Init(TM_LIS3DSH_Sensitivity_2G, TM_LIS3DSH_Filter_50Hz);
 8003070:	2103      	movs	r1, #3
 8003072:	2000      	movs	r0, #0
 8003074:	f7ff f886 	bl	8002184 <TM_LIS302DL_LIS3DSH_Init>
	TM_DISCO_ButtonInit();
 8003078:	f7fe feee 	bl	8001e58 <TM_DISCO_ButtonInit>
}
 800307c:	bf00      	nop
 800307e:	bd80      	pop	{r7, pc}

08003080 <main>:
		sum += pow(array[i] - avg, 2.0);
	}
	return sum / size;
}

int main(void) {
 8003080:	b5b0      	push	{r4, r5, r7, lr}
 8003082:	f5ad 5d16 	sub.w	sp, sp, #9600	; 0x2580
 8003086:	b08c      	sub	sp, #48	; 0x30
 8003088:	af00      	add	r7, sp, #0

	setup();
 800308a:	f7ff ffe9 	bl	8003060 <setup>

	init_USART1(9600);
 800308e:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8003092:	f7fe fd29 	bl	8001ae8 <init_USART1>

	//	testTimeOfDTW();

	int count = 0;
 8003096:	2300      	movs	r3, #0
 8003098:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 800309c:	f102 0218 	add.w	r2, r2, #24
 80030a0:	6013      	str	r3, [r2, #0]

	// Raw signals
	LinkedList *signalX = newLinkedList();
 80030a2:	f7ff ff9d 	bl	8002fe0 <newLinkedList>
 80030a6:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80030aa:	f103 0314 	add.w	r3, r3, #20
 80030ae:	6018      	str	r0, [r3, #0]
	LinkedList *signalY = newLinkedList();
 80030b0:	f7ff ff96 	bl	8002fe0 <newLinkedList>
 80030b4:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80030b8:	f103 0310 	add.w	r3, r3, #16
 80030bc:	6018      	str	r0, [r3, #0]
	LinkedList *signalZ = newLinkedList();
 80030be:	f7ff ff8f 	bl	8002fe0 <newLinkedList>
 80030c2:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80030c6:	f103 030c 	add.w	r3, r3, #12
 80030ca:	6018      	str	r0, [r3, #0]

	float fx;
	float fy;
	float fz;

	int v = 0;
 80030cc:	2300      	movs	r3, #0
 80030ce:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 80030d2:	f102 0220 	add.w	r2, r2, #32
 80030d6:	6013      	str	r3, [r2, #0]

	// Getting values for the initial average
	for(int i = 0; i < AVG_SIZE; i++) {
 80030d8:	2300      	movs	r3, #0
 80030da:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 80030de:	f102 021c 	add.w	r2, r2, #28
 80030e2:	6013      	str	r3, [r2, #0]
 80030e4:	e053      	b.n	800318e <main+0x10e>
		TM_LIS302DL_LIS3DSH_ReadAxes(&Axes_Data);
 80030e6:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80030ea:	f103 0304 	add.w	r3, r3, #4
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff f878 	bl	80021e4 <TM_LIS302DL_LIS3DSH_ReadAxes>
		rx[i] = (float) Axes_Data.X;
 80030f4:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80030f8:	f103 0304 	add.w	r3, r3, #4
 80030fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003100:	4618      	mov	r0, r3
 8003102:	f7fd fd35 	bl	8000b70 <__aeabi_i2f>
 8003106:	4601      	mov	r1, r0
 8003108:	f507 5309 	add.w	r3, r7, #8768	; 0x2240
 800310c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8003110:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003114:	f102 021c 	add.w	r2, r2, #28
 8003118:	6812      	ldr	r2, [r2, #0]
 800311a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ry[i] = (float) Axes_Data.Y;
 800311e:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 8003122:	f103 0306 	add.w	r3, r3, #6
 8003126:	f9b3 3000 	ldrsh.w	r3, [r3]
 800312a:	4618      	mov	r0, r3
 800312c:	f7fd fd20 	bl	8000b70 <__aeabi_i2f>
 8003130:	4601      	mov	r1, r0
 8003132:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 8003136:	f103 0304 	add.w	r3, r3, #4
 800313a:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 800313e:	f102 021c 	add.w	r2, r2, #28
 8003142:	6812      	ldr	r2, [r2, #0]
 8003144:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		rz[i] = (float) Axes_Data.Z;
 8003148:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 800314c:	f103 0308 	add.w	r3, r3, #8
 8003150:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003154:	4618      	mov	r0, r3
 8003156:	f7fd fd0b 	bl	8000b70 <__aeabi_i2f>
 800315a:	4601      	mov	r1, r0
 800315c:	f507 53e1 	add.w	r3, r7, #7200	; 0x1c20
 8003160:	f103 0304 	add.w	r3, r3, #4
 8003164:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003168:	f102 021c 	add.w	r2, r2, #28
 800316c:	6812      	ldr	r2, [r2, #0]
 800316e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		Delayms(SAMPLEPERIOD);
 8003172:	2014      	movs	r0, #20
 8003174:	f7ff ff48 	bl	8003008 <Delayms>
	float fz;

	int v = 0;

	// Getting values for the initial average
	for(int i = 0; i < AVG_SIZE; i++) {
 8003178:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 800317c:	f103 031c 	add.w	r3, r3, #28
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	3301      	adds	r3, #1
 8003184:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003188:	f102 021c 	add.w	r2, r2, #28
 800318c:	6013      	str	r3, [r2, #0]
 800318e:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 8003192:	f103 031c 	add.w	r3, r3, #28
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2b05      	cmp	r3, #5
 800319a:	dda4      	ble.n	80030e6 <main+0x66>
		rz[i] = (float) Axes_Data.Z;
		Delayms(SAMPLEPERIOD);
	}

	// Calculating the average
	fx = average(rx, 0, AVG_SIZE);
 800319c:	f507 5309 	add.w	r3, r7, #8768	; 0x2240
 80031a0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80031a4:	2206      	movs	r2, #6
 80031a6:	2100      	movs	r1, #0
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff fee3 	bl	8002f74 <average>
 80031ae:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80031b2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80031b6:	6018      	str	r0, [r3, #0]
	fy = average(ry, 0, AVG_SIZE);
 80031b8:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 80031bc:	f103 0304 	add.w	r3, r3, #4
 80031c0:	2206      	movs	r2, #6
 80031c2:	2100      	movs	r1, #0
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff fed5 	bl	8002f74 <average>
 80031ca:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80031ce:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80031d2:	6018      	str	r0, [r3, #0]
	fz = average(rz, 0, AVG_SIZE);
 80031d4:	f507 53e1 	add.w	r3, r7, #7200	; 0x1c20
 80031d8:	f103 0304 	add.w	r3, r3, #4
 80031dc:	2206      	movs	r2, #6
 80031de:	2100      	movs	r1, #0
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff fec7 	bl	8002f74 <average>
 80031e6:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80031ea:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80031ee:	6018      	str	r0, [r3, #0]

	while(v < SIZE) {
 80031f0:	e136      	b.n	8003460 <main+0x3e0>

		Delayms(SAMPLEPERIOD);
 80031f2:	2014      	movs	r0, #20
 80031f4:	f7ff ff08 	bl	8003008 <Delayms>

		// Adding accelerometer values
		TM_LIS302DL_LIS3DSH_ReadAxes(&Axes_Data);
 80031f8:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80031fc:	f103 0304 	add.w	r3, r3, #4
 8003200:	4618      	mov	r0, r3
 8003202:	f7fe ffef 	bl	80021e4 <TM_LIS302DL_LIS3DSH_ReadAxes>
		//		prependToLinkedList(signalX, (float) Axes_Data.X / ACCELEROMETER_DATA_DIVIDER);
		//		prependToLinkedList(signalY, (float) Axes_Data.Y / ACCELEROMETER_DATA_DIVIDER);
		//		prependToLinkedList(signalZ, (float) Axes_Data.Z / ACCELEROMETER_DATA_DIVIDER);
		//		count++;

		rx[v] = (float) Axes_Data.X;
 8003206:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 800320a:	f103 0304 	add.w	r3, r3, #4
 800320e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003212:	4618      	mov	r0, r3
 8003214:	f7fd fcac 	bl	8000b70 <__aeabi_i2f>
 8003218:	4601      	mov	r1, r0
 800321a:	f507 5309 	add.w	r3, r7, #8768	; 0x2240
 800321e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8003222:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003226:	f102 0220 	add.w	r2, r2, #32
 800322a:	6812      	ldr	r2, [r2, #0]
 800322c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ry[v] = (float) Axes_Data.Y;
 8003230:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 8003234:	f103 0306 	add.w	r3, r3, #6
 8003238:	f9b3 3000 	ldrsh.w	r3, [r3]
 800323c:	4618      	mov	r0, r3
 800323e:	f7fd fc97 	bl	8000b70 <__aeabi_i2f>
 8003242:	4601      	mov	r1, r0
 8003244:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 8003248:	f103 0304 	add.w	r3, r3, #4
 800324c:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003250:	f102 0220 	add.w	r2, r2, #32
 8003254:	6812      	ldr	r2, [r2, #0]
 8003256:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		rz[v] = (float) Axes_Data.Z;
 800325a:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 800325e:	f103 0308 	add.w	r3, r3, #8
 8003262:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003266:	4618      	mov	r0, r3
 8003268:	f7fd fc82 	bl	8000b70 <__aeabi_i2f>
 800326c:	4601      	mov	r1, r0
 800326e:	f507 53e1 	add.w	r3, r7, #7200	; 0x1c20
 8003272:	f103 0304 	add.w	r3, r3, #4
 8003276:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 800327a:	f102 0220 	add.w	r2, r2, #32
 800327e:	6812      	ldr	r2, [r2, #0]
 8003280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		// Calculating ewma
		ex[v] = EWMA_ALPHA * rx[v] + (1.0 - EWMA_ALPHA) * fx;
 8003284:	f507 5309 	add.w	r3, r7, #8768	; 0x2240
 8003288:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800328c:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003290:	f102 0220 	add.w	r2, r2, #32
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800329a:	4618      	mov	r0, r3
 800329c:	f7fd f8f8 	bl	8000490 <__aeabi_f2d>
 80032a0:	a377      	add	r3, pc, #476	; (adr r3, 8003480 <main+0x400>)
 80032a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a6:	f7fd f947 	bl	8000538 <__aeabi_dmul>
 80032aa:	4603      	mov	r3, r0
 80032ac:	460c      	mov	r4, r1
 80032ae:	4625      	mov	r5, r4
 80032b0:	461c      	mov	r4, r3
 80032b2:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80032b6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80032ba:	6818      	ldr	r0, [r3, #0]
 80032bc:	f7fd f8e8 	bl	8000490 <__aeabi_f2d>
 80032c0:	a371      	add	r3, pc, #452	; (adr r3, 8003488 <main+0x408>)
 80032c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c6:	f7fd f937 	bl	8000538 <__aeabi_dmul>
 80032ca:	4602      	mov	r2, r0
 80032cc:	460b      	mov	r3, r1
 80032ce:	4620      	mov	r0, r4
 80032d0:	4629      	mov	r1, r5
 80032d2:	f7fc ff7f 	bl	80001d4 <__adddf3>
 80032d6:	4603      	mov	r3, r0
 80032d8:	460c      	mov	r4, r1
 80032da:	4618      	mov	r0, r3
 80032dc:	4621      	mov	r1, r4
 80032de:	f7fd fb3d 	bl	800095c <__aeabi_d2f>
 80032e2:	4601      	mov	r1, r0
 80032e4:	f507 53c8 	add.w	r3, r7, #6400	; 0x1900
 80032e8:	f103 0304 	add.w	r3, r3, #4
 80032ec:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 80032f0:	f102 0220 	add.w	r2, r2, #32
 80032f4:	6812      	ldr	r2, [r2, #0]
 80032f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		fx = ex[v];
 80032fa:	f507 53c8 	add.w	r3, r7, #6400	; 0x1900
 80032fe:	f103 0304 	add.w	r3, r3, #4
 8003302:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003306:	f102 0220 	add.w	r2, r2, #32
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003310:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003314:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8003318:	6013      	str	r3, [r2, #0]

		ey[v] = EWMA_ALPHA * ry[v] + (1.0 - EWMA_ALPHA) * fy;
 800331a:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800331e:	f103 0304 	add.w	r3, r3, #4
 8003322:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003326:	f102 0220 	add.w	r2, r2, #32
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003330:	4618      	mov	r0, r3
 8003332:	f7fd f8ad 	bl	8000490 <__aeabi_f2d>
 8003336:	a352      	add	r3, pc, #328	; (adr r3, 8003480 <main+0x400>)
 8003338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333c:	f7fd f8fc 	bl	8000538 <__aeabi_dmul>
 8003340:	4603      	mov	r3, r0
 8003342:	460c      	mov	r4, r1
 8003344:	4625      	mov	r5, r4
 8003346:	461c      	mov	r4, r3
 8003348:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 800334c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8003350:	6818      	ldr	r0, [r3, #0]
 8003352:	f7fd f89d 	bl	8000490 <__aeabi_f2d>
 8003356:	a34c      	add	r3, pc, #304	; (adr r3, 8003488 <main+0x408>)
 8003358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800335c:	f7fd f8ec 	bl	8000538 <__aeabi_dmul>
 8003360:	4602      	mov	r2, r0
 8003362:	460b      	mov	r3, r1
 8003364:	4620      	mov	r0, r4
 8003366:	4629      	mov	r1, r5
 8003368:	f7fc ff34 	bl	80001d4 <__adddf3>
 800336c:	4603      	mov	r3, r0
 800336e:	460c      	mov	r4, r1
 8003370:	4618      	mov	r0, r3
 8003372:	4621      	mov	r1, r4
 8003374:	f7fd faf2 	bl	800095c <__aeabi_d2f>
 8003378:	4601      	mov	r1, r0
 800337a:	f507 53af 	add.w	r3, r7, #5600	; 0x15e0
 800337e:	f103 0304 	add.w	r3, r3, #4
 8003382:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003386:	f102 0220 	add.w	r2, r2, #32
 800338a:	6812      	ldr	r2, [r2, #0]
 800338c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		fy = ey[v];
 8003390:	f507 53af 	add.w	r3, r7, #5600	; 0x15e0
 8003394:	f103 0304 	add.w	r3, r3, #4
 8003398:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 800339c:	f102 0220 	add.w	r2, r2, #32
 80033a0:	6812      	ldr	r2, [r2, #0]
 80033a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033a6:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 80033aa:	f102 0228 	add.w	r2, r2, #40	; 0x28
 80033ae:	6013      	str	r3, [r2, #0]

		ez[v] = EWMA_ALPHA * rz[v] + (1.0 - EWMA_ALPHA) * fz;
 80033b0:	f507 53e1 	add.w	r3, r7, #7200	; 0x1c20
 80033b4:	f103 0304 	add.w	r3, r3, #4
 80033b8:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 80033bc:	f102 0220 	add.w	r2, r2, #32
 80033c0:	6812      	ldr	r2, [r2, #0]
 80033c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7fd f862 	bl	8000490 <__aeabi_f2d>
 80033cc:	a32c      	add	r3, pc, #176	; (adr r3, 8003480 <main+0x400>)
 80033ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d2:	f7fd f8b1 	bl	8000538 <__aeabi_dmul>
 80033d6:	4603      	mov	r3, r0
 80033d8:	460c      	mov	r4, r1
 80033da:	4625      	mov	r5, r4
 80033dc:	461c      	mov	r4, r3
 80033de:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 80033e2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80033e6:	6818      	ldr	r0, [r3, #0]
 80033e8:	f7fd f852 	bl	8000490 <__aeabi_f2d>
 80033ec:	a326      	add	r3, pc, #152	; (adr r3, 8003488 <main+0x408>)
 80033ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f2:	f7fd f8a1 	bl	8000538 <__aeabi_dmul>
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4620      	mov	r0, r4
 80033fc:	4629      	mov	r1, r5
 80033fe:	f7fc fee9 	bl	80001d4 <__adddf3>
 8003402:	4603      	mov	r3, r0
 8003404:	460c      	mov	r4, r1
 8003406:	4618      	mov	r0, r3
 8003408:	4621      	mov	r1, r4
 800340a:	f7fd faa7 	bl	800095c <__aeabi_d2f>
 800340e:	4601      	mov	r1, r0
 8003410:	f507 5396 	add.w	r3, r7, #4800	; 0x12c0
 8003414:	f103 0310 	add.w	r3, r3, #16
 8003418:	3b0c      	subs	r3, #12
 800341a:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 800341e:	f102 0220 	add.w	r2, r2, #32
 8003422:	6812      	ldr	r2, [r2, #0]
 8003424:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		fz = ez[v];
 8003428:	f507 5396 	add.w	r3, r7, #4800	; 0x12c0
 800342c:	f103 0310 	add.w	r3, r3, #16
 8003430:	3b0c      	subs	r3, #12
 8003432:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003436:	f102 0220 	add.w	r2, r2, #32
 800343a:	6812      	ldr	r2, [r2, #0]
 800343c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003440:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 8003444:	f102 0224 	add.w	r2, r2, #36	; 0x24
 8003448:	6013      	str	r3, [r2, #0]

		v++;
 800344a:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 800344e:	f103 0320 	add.w	r3, r3, #32
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	3301      	adds	r3, #1
 8003456:	f507 5216 	add.w	r2, r7, #9600	; 0x2580
 800345a:	f102 0220 	add.w	r2, r2, #32
 800345e:	6013      	str	r3, [r2, #0]
	// Calculating the average
	fx = average(rx, 0, AVG_SIZE);
	fy = average(ry, 0, AVG_SIZE);
	fz = average(rz, 0, AVG_SIZE);

	while(v < SIZE) {
 8003460:	f507 5316 	add.w	r3, r7, #9600	; 0x2580
 8003464:	f103 0320 	add.w	r3, r3, #32
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2bc7      	cmp	r3, #199	; 0xc7
 800346c:	f77f aec1 	ble.w	80031f2 <main+0x172>
		//			valuesz[i - 1] = valuesz[i];
		//		}

	}

	TM_DISCO_LedOff(LED_RED | LED_GREEN | LED_ORANGE | LED_BLUE);
 8003470:	4b07      	ldr	r3, [pc, #28]	; (8003490 <main+0x410>)
 8003472:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 8003476:	835a      	strh	r2, [r3, #26]

	while(1);
 8003478:	e7fe      	b.n	8003478 <main+0x3f8>
 800347a:	bf00      	nop
 800347c:	f3af 8000 	nop.w
 8003480:	33333333 	.word	0x33333333
 8003484:	3fd33333 	.word	0x3fd33333
 8003488:	66666666 	.word	0x66666666
 800348c:	3fe66666 	.word	0x3fe66666
 8003490:	40020c00 	.word	0x40020c00

08003494 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
	/* TODO, implement your code here */
	return;
 800349e:	bf00      	nop
}
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bc80      	pop	{r7}
 80034a6:	4770      	bx	lr

080034a8 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
	/* TODO, implement your code here */
	return -1;
 80034ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bc80      	pop	{r7}
 80034b6:	4770      	bx	lr

080034b8 <__libc_init_array>:
 80034b8:	b570      	push	{r4, r5, r6, lr}
 80034ba:	4b0e      	ldr	r3, [pc, #56]	; (80034f4 <__libc_init_array+0x3c>)
 80034bc:	4c0e      	ldr	r4, [pc, #56]	; (80034f8 <__libc_init_array+0x40>)
 80034be:	1ae4      	subs	r4, r4, r3
 80034c0:	10a4      	asrs	r4, r4, #2
 80034c2:	2500      	movs	r5, #0
 80034c4:	461e      	mov	r6, r3
 80034c6:	42a5      	cmp	r5, r4
 80034c8:	d004      	beq.n	80034d4 <__libc_init_array+0x1c>
 80034ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034ce:	4798      	blx	r3
 80034d0:	3501      	adds	r5, #1
 80034d2:	e7f8      	b.n	80034c6 <__libc_init_array+0xe>
 80034d4:	f000 f88e 	bl	80035f4 <_init>
 80034d8:	4c08      	ldr	r4, [pc, #32]	; (80034fc <__libc_init_array+0x44>)
 80034da:	4b09      	ldr	r3, [pc, #36]	; (8003500 <__libc_init_array+0x48>)
 80034dc:	1ae4      	subs	r4, r4, r3
 80034de:	10a4      	asrs	r4, r4, #2
 80034e0:	2500      	movs	r5, #0
 80034e2:	461e      	mov	r6, r3
 80034e4:	42a5      	cmp	r5, r4
 80034e6:	d004      	beq.n	80034f2 <__libc_init_array+0x3a>
 80034e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034ec:	4798      	blx	r3
 80034ee:	3501      	adds	r5, #1
 80034f0:	e7f8      	b.n	80034e4 <__libc_init_array+0x2c>
 80034f2:	bd70      	pop	{r4, r5, r6, pc}
 80034f4:	08003670 	.word	0x08003670
 80034f8:	08003670 	.word	0x08003670
 80034fc:	08003674 	.word	0x08003674
 8003500:	08003670 	.word	0x08003670

08003504 <malloc>:
 8003504:	4b02      	ldr	r3, [pc, #8]	; (8003510 <malloc+0xc>)
 8003506:	4601      	mov	r1, r0
 8003508:	6818      	ldr	r0, [r3, #0]
 800350a:	f000 b803 	b.w	8003514 <_malloc_r>
 800350e:	bf00      	nop
 8003510:	20000084 	.word	0x20000084

08003514 <_malloc_r>:
 8003514:	b570      	push	{r4, r5, r6, lr}
 8003516:	1ccd      	adds	r5, r1, #3
 8003518:	f025 0503 	bic.w	r5, r5, #3
 800351c:	3508      	adds	r5, #8
 800351e:	2d0c      	cmp	r5, #12
 8003520:	bf38      	it	cc
 8003522:	250c      	movcc	r5, #12
 8003524:	2d00      	cmp	r5, #0
 8003526:	4606      	mov	r6, r0
 8003528:	db01      	blt.n	800352e <_malloc_r+0x1a>
 800352a:	42a9      	cmp	r1, r5
 800352c:	d902      	bls.n	8003534 <_malloc_r+0x20>
 800352e:	230c      	movs	r3, #12
 8003530:	6033      	str	r3, [r6, #0]
 8003532:	e046      	b.n	80035c2 <_malloc_r+0xae>
 8003534:	f000 f85c 	bl	80035f0 <__malloc_lock>
 8003538:	4b23      	ldr	r3, [pc, #140]	; (80035c8 <_malloc_r+0xb4>)
 800353a:	681c      	ldr	r4, [r3, #0]
 800353c:	461a      	mov	r2, r3
 800353e:	4621      	mov	r1, r4
 8003540:	b1a1      	cbz	r1, 800356c <_malloc_r+0x58>
 8003542:	680b      	ldr	r3, [r1, #0]
 8003544:	1b5b      	subs	r3, r3, r5
 8003546:	d40e      	bmi.n	8003566 <_malloc_r+0x52>
 8003548:	2b0b      	cmp	r3, #11
 800354a:	d903      	bls.n	8003554 <_malloc_r+0x40>
 800354c:	600b      	str	r3, [r1, #0]
 800354e:	18cc      	adds	r4, r1, r3
 8003550:	50cd      	str	r5, [r1, r3]
 8003552:	e01e      	b.n	8003592 <_malloc_r+0x7e>
 8003554:	428c      	cmp	r4, r1
 8003556:	bf0d      	iteet	eq
 8003558:	6863      	ldreq	r3, [r4, #4]
 800355a:	684b      	ldrne	r3, [r1, #4]
 800355c:	6063      	strne	r3, [r4, #4]
 800355e:	6013      	streq	r3, [r2, #0]
 8003560:	bf18      	it	ne
 8003562:	460c      	movne	r4, r1
 8003564:	e015      	b.n	8003592 <_malloc_r+0x7e>
 8003566:	460c      	mov	r4, r1
 8003568:	6849      	ldr	r1, [r1, #4]
 800356a:	e7e9      	b.n	8003540 <_malloc_r+0x2c>
 800356c:	4c17      	ldr	r4, [pc, #92]	; (80035cc <_malloc_r+0xb8>)
 800356e:	6823      	ldr	r3, [r4, #0]
 8003570:	b91b      	cbnz	r3, 800357a <_malloc_r+0x66>
 8003572:	4630      	mov	r0, r6
 8003574:	f000 f82c 	bl	80035d0 <_sbrk_r>
 8003578:	6020      	str	r0, [r4, #0]
 800357a:	4629      	mov	r1, r5
 800357c:	4630      	mov	r0, r6
 800357e:	f000 f827 	bl	80035d0 <_sbrk_r>
 8003582:	1c43      	adds	r3, r0, #1
 8003584:	d018      	beq.n	80035b8 <_malloc_r+0xa4>
 8003586:	1cc4      	adds	r4, r0, #3
 8003588:	f024 0403 	bic.w	r4, r4, #3
 800358c:	42a0      	cmp	r0, r4
 800358e:	d10d      	bne.n	80035ac <_malloc_r+0x98>
 8003590:	6025      	str	r5, [r4, #0]
 8003592:	4630      	mov	r0, r6
 8003594:	f000 f82d 	bl	80035f2 <__malloc_unlock>
 8003598:	f104 000b 	add.w	r0, r4, #11
 800359c:	1d23      	adds	r3, r4, #4
 800359e:	f020 0007 	bic.w	r0, r0, #7
 80035a2:	1ac3      	subs	r3, r0, r3
 80035a4:	d00e      	beq.n	80035c4 <_malloc_r+0xb0>
 80035a6:	425a      	negs	r2, r3
 80035a8:	50e2      	str	r2, [r4, r3]
 80035aa:	bd70      	pop	{r4, r5, r6, pc}
 80035ac:	1a21      	subs	r1, r4, r0
 80035ae:	4630      	mov	r0, r6
 80035b0:	f000 f80e 	bl	80035d0 <_sbrk_r>
 80035b4:	3001      	adds	r0, #1
 80035b6:	d1eb      	bne.n	8003590 <_malloc_r+0x7c>
 80035b8:	230c      	movs	r3, #12
 80035ba:	6033      	str	r3, [r6, #0]
 80035bc:	4630      	mov	r0, r6
 80035be:	f000 f818 	bl	80035f2 <__malloc_unlock>
 80035c2:	2000      	movs	r0, #0
 80035c4:	bd70      	pop	{r4, r5, r6, pc}
 80035c6:	bf00      	nop
 80035c8:	200000ec 	.word	0x200000ec
 80035cc:	200000e8 	.word	0x200000e8

080035d0 <_sbrk_r>:
 80035d0:	b538      	push	{r3, r4, r5, lr}
 80035d2:	4c06      	ldr	r4, [pc, #24]	; (80035ec <_sbrk_r+0x1c>)
 80035d4:	2300      	movs	r3, #0
 80035d6:	4605      	mov	r5, r0
 80035d8:	4608      	mov	r0, r1
 80035da:	6023      	str	r3, [r4, #0]
 80035dc:	f7ff fbee 	bl	8002dbc <_sbrk>
 80035e0:	1c43      	adds	r3, r0, #1
 80035e2:	d102      	bne.n	80035ea <_sbrk_r+0x1a>
 80035e4:	6823      	ldr	r3, [r4, #0]
 80035e6:	b103      	cbz	r3, 80035ea <_sbrk_r+0x1a>
 80035e8:	602b      	str	r3, [r5, #0]
 80035ea:	bd38      	pop	{r3, r4, r5, pc}
 80035ec:	20000184 	.word	0x20000184

080035f0 <__malloc_lock>:
 80035f0:	4770      	bx	lr

080035f2 <__malloc_unlock>:
 80035f2:	4770      	bx	lr

080035f4 <_init>:
 80035f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035f6:	bf00      	nop
 80035f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035fa:	bc08      	pop	{r3}
 80035fc:	469e      	mov	lr, r3
 80035fe:	4770      	bx	lr

08003600 <_fini>:
 8003600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003602:	bf00      	nop
 8003604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003606:	bc08      	pop	{r3}
 8003608:	469e      	mov	lr, r3
 800360a:	4770      	bx	lr
