<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.1.1.259.1" title="cpnx_leddriver" device="LFCPNX-100-9LFG672C" performance_grade="9_High-Performance_1.0V" family_int="jd5d00" device_int="jd5d80" package_int="LFG672" operation_int="COM" speed_int="12" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options HDL_PARAM="BOARD=&quot;CPNX_VERSA&quot;" VerilogStandard="System Verilog" def_top="led_driver" hdl_sort="off">
            <Option name="include path" value="../../lib/svh"/>
            <Option name="top" value="led_driver"/>
        </Options>
        <Source name="BrdChk_CPNX.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../lib/hdr/lscc_defines.svh" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../lib/rtl/sync_rstn.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/rtl/led_kitt.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/rtl/svn_seg_cntr.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/rtl/led_driver.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="led_driver"/>
        </Source>
        <Source name="pre_synth.sdc" type="Pre-Synthesis Constraints File" type_short="SDC" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../../src/ldc/cst_physical_CPNX_eval.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="../../src/ldc/cst_timing_CPNX_eval.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="cpnx_leddriver1.sty"/>
</RadiantProject>
