CAPI=1
[main]
description = "mor1kx CPU"

[verilog]
src_files =
 rtl/verilog/mor1kx_cpu_espresso.v
 rtl/verilog/mor1kx_dcache.v
 rtl/verilog/mor1kx_icache.v
 rtl/verilog/mor1kx_fetch_cappuccino.v
 rtl/verilog/mor1kx_rf_espresso.v
 rtl/verilog/mor1kx-sprs.v
 rtl/verilog/mor1kx_cpu.v
 rtl/verilog/mor1kx_ctrl_branch_cappuccino.v
 rtl/verilog/mor1kx_wb_mux_espresso.v
 rtl/verilog/mor1kx_ctrl_espresso.v
 rtl/verilog/mor1kx_execute_alu.v
 rtl/verilog/mor1kx_lsu_cappuccino.v
 rtl/verilog/mor1kx_wb_mux_cappuccino.v
 rtl/verilog/mor1kx_fetch_prontoespresso.v
 rtl/verilog/mor1kx_lsu_espresso.v
 rtl/verilog/mor1kx_fetch_espresso.v
 rtl/verilog/mor1kx_rf_ram.v
 rtl/verilog/mor1kx_ctrl_prontoespresso.v
 rtl/verilog/mor1kx_spram.v
 rtl/verilog/mor1kx_bus_if_wb32.v
 rtl/verilog/mor1kx_rf_cappuccino.v
 rtl/verilog/mor1kx_cpu_cappuccino.v
 rtl/verilog/mor1kx.v
 rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
 rtl/verilog/mor1kx_cpu_prontoespresso.v
 rtl/verilog/mor1kx_decode.v
 rtl/verilog/mor1kx_ctrl_cappuccino.v

include_files =  rtl/verilog/mor1kx-defines.v

[provider]
name = github
user = openrisc
repo = mor1kx
branch = master