[
	{
		"original_line": "            + white_noise(4*`P_K*$temperature*rbt_rind, "Rin");", 
		"bug_line": "            + white_noise(4*`P_K*$temperature*rbt_rind "Rin");",
		"error_description": "Missing comma between function arguments, violating VerilogA syntax rules for parameter separation"
	},
	{
		"original_line": "`include "rbtConst.va"", 
		"bug_line": "`include "rbtConst.va",
		"error_description": "Unterminated string literal due to missing closing double quote"
	},
	{
		"original_line": "parameter real rbt_epsd  = `RBT_EPSD from [1:inf); // Drive dielectric permittivity", 
		"bug_line": "parameter real rbt_epsd  = `RBT_EPSD from (1:inf); // Drive dielectric permittivity",
		"error_description": "Mismatched range brackets: Changed inclusive lower bound '[' to exclusive '(', creating invalid range syntax '(1:inf)' where brackets must match ([ ] or ( ))."
	},
	{
		"original_line": "end // analog end", 
		"bug_line": "endd // analog end",
		"error_description": "Misspelled 'end' keyword as 'endd' - unrecognized keyword causes syntax error"
	},
	{
		"original_line": "analog begin", 
		"bug_line": "analg begin",
		"error_description": "Misspelled keyword 'analog' as 'analg'"
	},
	{
		"original_line": "`include "rbtConst.va"", 
		"bug_line": "`includ "rbtConst.va"",
		"error_description": "Misspelled preprocessor directive 'include' as 'includ', causing unrecognized compiler directive error"
	},
	{
		"original_line": "parameter real rbt_L     = `RBT_L    from (0:inf); // Resonator Length", 
		"bug_line": "parameter real rbt_L     = `RBT_L    from (0:inf; // Resonator Length",
		"error_description": "Missing closing parenthesis ')' in the range specification (0:inf). The unterminated '(' causes a syntax error."
	},
	{
		"original_line": "localparam tanhSmooth = `RBT_GAP_SMOOTHTANH;", 
		"bug_line": "localparam tanhSmooth = `RBT_GAP_SMOOTHTANH",
		"error_description": "Missing semicolon at end of statement"
	},
	{
		"original_line": "`ifdef __RBT_CAP_TRANS_VA__", 
		"bug_line": "`ifdefs __RBT_CAP_TRANS_VA__",
		"error_description": "Misspelled preprocessor directive 'ifdefs' instead of correct 'ifdef'"
	},
	{
		"original_line": "localparam tanhSmooth = `RBT_GAP_SMOOTHTANH;", 
		"bug_line": "localparam tanhSmooth : `RBT_GAP_SMOOTHTANH;",
		"error_description": "Used colon ':' instead of assignment operator '=' in parameter declaration"
	},
	{
		"original_line": "parameter real rbt_rind  = `RBT_RIND from [0:inf); // Input resistance for the capacitive drive module", 
		"bug_line": "parameter real rbt_rind  = `RBT_RIND from [0:inf; // Input resistance for the capacitive drive module",
		"error_description": "Missing closing parenthesis ')' for the range specification. The range [0:inf must be properly terminated with ')' or ']'."
	},
	{
		"original_line": "   Qin = Cin * V(pi,n);", 
		"bug_line": "   Qin = Cin * V(pi,n;",
		"error_description": "Missing closing parenthesis for the function call V(pi,n). The unmatched parenthesis causes a syntax error."
	},
	{
		"original_line": "analog begin", 
		"bug_line": "analg begin",
		"error_description": "Misspelled 'analog' keyword as 'analg'. VerilogA requires correct reserved words for block declarations."
	},
	{
		"original_line": "V(p,pi) <+ rbt_rind * I(p,pi)", 
		"bug_line": "V(p,pi) <+ rbt_rind I(p,pi)",
		"error_description": "Missing multiplication operator between 'rbt_rind' and 'I(p,pi)', causing invalid adjacent expressions without operator."
	},
	{
		"original_line": "		+ white_noise(4*`P_K*$temperature*rbt_rind, "Rin");", 
		"bug_line": "		+ white_noise(4*`P_K*$temperature*rbt_rind "Rin");",
		"error_description": "Missing comma between function arguments causes syntax error. The compiler expects an operator between the numeric expression and string literal."
	},
	{
		"original_line": "`ifdef __RBT_CAP_TRANS_VA__", 
		"bug_line": "ifdef __RBT_CAP_TRANS_VA__",
		"error_description": "Missing backtick (`) before compiler directive, making 'ifdef' an invalid token instead of a proper preprocessor command"
	},
	{
		"original_line": "electrical x;", 
		"bug_line": "electrical x",
		"error_description": "Missing semicolon at the end of the discipline declaration statement"
	},
	{
		"original_line": "parameter real rbt_dT = 0;", 
		"bug_line": "parameter real rbt_dT 0;",
		"error_description": "Missing equals sign in parameter assignment"
	},
	{
		"original_line": "inout x;", 
		"bug_line": "inout x",
		"error_description": "Missing semicolon at the end of the port declaration for 'x'. VerilogA requires semicolons to terminate individual port declarations."
	},
	{
		"original_line": "electrical p,n;", 
		"bug_line": "electrical p n;",
		"error_description": "Missing comma between node identifiers in the electrical declaration. VerilogA requires commas to separate multiple identifiers in port declarations."
	}
]