###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        17990   # Number of WRITE/WRITEP commands
num_reads_done                 =       663243   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       540608   # Number of read row buffer hits
num_read_cmds                  =       663239   # Number of READ/READP commands
num_writes_done                =        17993   # Number of read requests issued
num_write_row_hits             =        10296   # Number of write row buffer hits
num_act_cmds                   =       130871   # Number of ACT commands
num_pre_cmds                   =       130848   # Number of PRE commands
num_ondemand_pres              =       109766   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9255942   # Cyles of rank active rank.0
rank_active_cycles.1           =      8965523   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       744058   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1034477   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       630693   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9085   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4356   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7004   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4837   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1053   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1044   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1605   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3096   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2117   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16346   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           43   # Write cmd latency (cycles)
write_latency[100-119]         =           48   # Write cmd latency (cycles)
write_latency[120-139]         =           66   # Write cmd latency (cycles)
write_latency[140-159]         =          109   # Write cmd latency (cycles)
write_latency[160-179]         =          149   # Write cmd latency (cycles)
write_latency[180-199]         =          232   # Write cmd latency (cycles)
write_latency[200-]            =        17319   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       265646   # Read request latency (cycles)
read_latency[40-59]            =        90122   # Read request latency (cycles)
read_latency[60-79]            =        76530   # Read request latency (cycles)
read_latency[80-99]            =        37826   # Read request latency (cycles)
read_latency[100-119]          =        29501   # Read request latency (cycles)
read_latency[120-139]          =        26665   # Read request latency (cycles)
read_latency[140-159]          =        18936   # Read request latency (cycles)
read_latency[160-179]          =        14982   # Read request latency (cycles)
read_latency[180-199]          =        11966   # Read request latency (cycles)
read_latency[200-]             =        91065   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.98061e+07   # Write energy
read_energy                    =  2.67418e+09   # Read energy
act_energy                     =  3.58063e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.57148e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.96549e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77571e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59449e+09   # Active standby energy rank.1
average_read_latency           =       109.56   # Average read request latency (cycles)
average_interarrival           =      14.6791   # Average request interarrival latency (cycles)
total_energy                   =  1.60506e+10   # Total energy (pJ)
average_power                  =      1605.06   # Average power (mW)
average_bandwidth              =      5.81321   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        18704   # Number of WRITE/WRITEP commands
num_reads_done                 =       728685   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       593123   # Number of read row buffer hits
num_read_cmds                  =       728681   # Number of READ/READP commands
num_writes_done                =        18712   # Number of read requests issued
num_write_row_hits             =        10651   # Number of write row buffer hits
num_act_cmds                   =       144167   # Number of ACT commands
num_pre_cmds                   =       144146   # Number of PRE commands
num_ondemand_pres              =       121949   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9094320   # Cyles of rank active rank.0
rank_active_cycles.1           =      9091608   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       905680   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       908392   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       697468   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8722   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4407   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7309   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4362   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1026   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1033   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1677   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3178   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1904   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16311   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           12   # Write cmd latency (cycles)
write_latency[80-99]           =           28   # Write cmd latency (cycles)
write_latency[100-119]         =           39   # Write cmd latency (cycles)
write_latency[120-139]         =           64   # Write cmd latency (cycles)
write_latency[140-159]         =           97   # Write cmd latency (cycles)
write_latency[160-179]         =          178   # Write cmd latency (cycles)
write_latency[180-199]         =          250   # Write cmd latency (cycles)
write_latency[200-]            =        18032   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       269735   # Read request latency (cycles)
read_latency[40-59]            =       101135   # Read request latency (cycles)
read_latency[60-79]            =        87740   # Read request latency (cycles)
read_latency[80-99]            =        44934   # Read request latency (cycles)
read_latency[100-119]          =        34114   # Read request latency (cycles)
read_latency[120-139]          =        31269   # Read request latency (cycles)
read_latency[140-159]          =        22104   # Read request latency (cycles)
read_latency[160-179]          =        17500   # Read request latency (cycles)
read_latency[180-199]          =        14274   # Read request latency (cycles)
read_latency[200-]             =       105877   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.33704e+07   # Write energy
read_energy                    =  2.93804e+09   # Read energy
act_energy                     =  3.94441e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.34726e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.36028e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67486e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67316e+09   # Active standby energy rank.1
average_read_latency           =      115.305   # Average read request latency (cycles)
average_interarrival           =      13.3797   # Average request interarrival latency (cycles)
total_energy                   =  1.63493e+10   # Total energy (pJ)
average_power                  =      1634.93   # Average power (mW)
average_bandwidth              =      6.37779   # Average bandwidth
