Timing Analyzer report for NES
Tue Apr 02 23:56:44 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PPU:inst9|VGA_CLK'
 14. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'
 17. Slow 1200mV 85C Model Setup: 'PPU:inst9|clk_out'
 18. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'PPU:inst9|VGA_CLK'
 20. Slow 1200mV 85C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'
 21. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Hold: 'PPU:inst9|clk_out'
 23. Slow 1200mV 85C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'
 24. Slow 1200mV 85C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'
 33. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'
 36. Slow 1200mV 0C Model Setup: 'PPU:inst9|clk_out'
 37. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'
 39. Slow 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'
 40. Slow 1200mV 0C Model Hold: 'PPU:inst9|clk_out'
 41. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'
 43. Slow 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'
 51. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'
 54. Fast 1200mV 0C Model Setup: 'PPU:inst9|clk_out'
 55. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'
 57. Fast 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'
 58. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Hold: 'PPU:inst9|clk_out'
 60. Fast 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'
 61. Fast 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NES                                                 ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   9.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; NES.sdc       ; OK     ; Tue Apr 02 23:56:40 2024 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLKDIV:inst4|CLK_OUT~reg0 }                         ;
; CLOCK                                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLOCK }                                             ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; CLOCK  ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[0] } ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 7.999  ; 125.02 MHz ; 0.000 ; 3.999  ; 50.00      ; 48        ; 125         ;       ;        ;           ;            ; false    ; CLOCK  ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[1] } ;
; MemoryController:inst8|DMA_WRITE                  ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { MemoryController:inst8|DMA_WRITE }                  ;
; PPU:inst9|clk_out                                 ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { PPU:inst9|clk_out }                                 ;
; PPU:inst9|VGA_CLK                                 ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { PPU:inst9|VGA_CLK }                                 ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 25.34 MHz  ; 25.34 MHz       ; PPU:inst9|VGA_CLK                                 ;                                                ;
; 27.89 MHz  ; 27.89 MHz       ; CLKDIV:inst4|CLK_OUT~reg0                         ;                                                ;
; 103.02 MHz ; 103.02 MHz      ; PPU:inst9|clk_out                                 ;                                                ;
; 180.57 MHz ; 180.57 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 354.61 MHz ; 238.04 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PPU:inst9|VGA_CLK                                 ; -22.427 ; -412.879      ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -11.172 ; -1598.319     ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; -4.085  ; -122.462      ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 2.071   ; 0.000         ;
; PPU:inst9|clk_out                                 ; 30.293  ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -0.047 ; -0.073        ;
; PPU:inst9|VGA_CLK                                 ; 0.434  ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 0.435  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.509  ; 0.000         ;
; PPU:inst9|clk_out                                 ; 0.512  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary             ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 35.468 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary             ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 3.658 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 3.518  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 9.619  ; 0.000         ;
; CLOCK                                             ; 10.264 ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 19.613 ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 19.652 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 19.655 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PPU:inst9|VGA_CLK'                                                                                                                                                                                                      ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                    ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; -22.427 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.119      ; 24.468     ;
; -22.411 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.107      ; 24.440     ;
; -22.387 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.119      ; 24.428     ;
; -22.368 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.124      ; 24.414     ;
; -22.346 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.136      ; 24.404     ;
; -22.306 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.136      ; 24.364     ;
; -22.288 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.107      ; 24.317     ;
; -22.285 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.117      ; 24.324     ;
; -22.254 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.107      ; 24.283     ;
; -22.245 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.124      ; 24.291     ;
; -22.242 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.134      ; 24.298     ;
; -22.238 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.111      ; 24.271     ;
; -22.221 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.117      ; 24.260     ;
; -22.211 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.124      ; 24.257     ;
; -22.195 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.128      ; 24.245     ;
; -22.189 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.117      ; 24.228     ;
; -22.178 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.134      ; 24.234     ;
; -22.174 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.117      ; 24.213     ;
; -22.131 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.134      ; 24.187     ;
; -22.108 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.134      ; 24.164     ;
; -22.040 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.110      ; 24.072     ;
; -21.997 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.127      ; 24.046     ;
; -21.991 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.117      ; 24.030     ;
; -21.983 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.111      ; 24.016     ;
; -21.973 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.117      ; 24.012     ;
; -21.954 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.110      ; 23.986     ;
; -21.953 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.110      ; 23.985     ;
; -21.950 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.111      ; 23.983     ;
; -21.948 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.134      ; 24.004     ;
; -21.940 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.128      ; 23.990     ;
; -21.930 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.134      ; 23.986     ;
; -21.910 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.127      ; 23.959     ;
; -21.907 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.128      ; 23.957     ;
; -21.873 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.127      ; 23.922     ;
; -21.817 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.107      ; 23.846     ;
; -21.774 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.124      ; 23.820     ;
; -16.683 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.119      ; 18.724     ;
; -16.579 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.131      ; 18.632     ;
; -16.560 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.119      ; 18.601     ;
; -16.557 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.129      ; 18.608     ;
; -16.539 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.131      ; 18.592     ;
; -16.526 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.119      ; 18.567     ;
; -16.510 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.123      ; 18.555     ;
; -16.493 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.129      ; 18.544     ;
; -16.446 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.129      ; 18.497     ;
; -16.341 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.129      ; 18.392     ;
; -16.312 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.122      ; 18.356     ;
; -16.263 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.129      ; 18.314     ;
; -16.255 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.123      ; 18.300     ;
; -16.245 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.129      ; 18.296     ;
; -16.225 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.122      ; 18.269     ;
; -16.222 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.123      ; 18.267     ;
; -16.178 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.122      ; 18.222     ;
; -16.089 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.119      ; 18.130     ;
; -14.344 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.116      ; 16.382     ;
; -14.226 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.133      ; 16.281     ;
; -10.608 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.006      ; 12.536     ;
; -10.510 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.009      ; 12.441     ;
; -10.501 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.009      ; 12.432     ;
; -10.477 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.010      ; 12.409     ;
; -10.418 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 12.356     ;
; -10.358 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.006      ; 12.286     ;
; -10.346 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.018      ; 12.286     ;
; -10.338 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.009      ; 12.269     ;
; -10.337 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 12.275     ;
; -10.299 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.006      ; 12.227     ;
; -10.293 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 12.231     ;
; -10.277 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 12.215     ;
; -10.270 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.018      ; 12.210     ;
; -10.270 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.006      ; 12.198     ;
; -10.158 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.010      ; 12.090     ;
; -10.151 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.010      ; 12.083     ;
; -10.114 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 12.052     ;
; -9.978  ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 11.916     ;
; -9.313  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.006      ; 11.241     ;
; -9.267  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.981      ; 11.170     ;
; -9.233  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.010      ; 11.165     ;
; -9.220  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 11.158     ;
; -9.203  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.009      ; 11.134     ;
; -9.200  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.006      ; 11.128     ;
; -9.169  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.984      ; 11.075     ;
; -9.166  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.010      ; 11.098     ;
; -9.161  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 11.099     ;
; -9.161  ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 11.099     ;
; -9.160  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.009      ; 11.091     ;
; -9.160  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.984      ; 11.066     ;
; -9.156  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.009      ; 11.087     ;
; -9.136  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.985      ; 11.043     ;
; -9.091  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.006      ; 11.019     ;
; -9.077  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.991      ; 10.990     ;
; -9.068  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 11.006     ;
; -9.067  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.006      ; 10.995     ;
; -9.058  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.018      ; 10.998     ;
; -9.038  ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 10.976     ;
; -9.035  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.018      ; 10.975     ;
; -9.035  ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.026      ; 10.983     ;
; -9.020  ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.028      ; 10.970     ;
; -9.017  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.981      ; 10.920     ;
; -9.005  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.993      ; 10.920     ;
; -9.004  ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 2.016      ; 10.942     ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                                                                            ; Launch Clock              ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; -11.172 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.768     ; 8.403      ;
; -10.959 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 8.196      ;
; -10.925 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.768     ; 8.156      ;
; -10.911 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 8.148      ;
; -10.817 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 8.054      ;
; -10.799 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 8.036      ;
; -10.799 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.751     ; 8.047      ;
; -10.780 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 8.017      ;
; -10.769 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 8.006      ;
; -10.738 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 7.975      ;
; -10.671 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 7.908      ;
; -10.586 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.840      ;
; -10.552 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.751     ; 7.800      ;
; -10.538 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.792      ;
; -10.524 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 7.761      ;
; -10.444 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.698      ;
; -10.433 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.768     ; 7.664      ;
; -10.426 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.680      ;
; -10.408 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.768     ; 7.639      ;
; -10.407 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.661      ;
; -10.396 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.650      ;
; -10.379 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.768     ; 7.610      ;
; -10.365 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.619      ;
; -10.341 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 7.578      ;
; -10.298 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.552      ;
; -10.241 ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.768     ; 7.472      ;
; -10.192 ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.768     ; 7.423      ;
; -10.151 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.405      ;
; -10.136 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 7.373      ;
; -10.118 ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 7.355      ;
; -10.060 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.751     ; 7.308      ;
; -10.046 ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.768     ; 7.277      ;
; -10.035 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.751     ; 7.283      ;
; -10.006 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.751     ; 7.254      ;
; -9.968  ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.222      ;
; -9.920  ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.963     ; 6.956      ;
; -9.868  ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.751     ; 7.116      ;
; -9.850  ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.963     ; 6.886      ;
; -9.819  ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.751     ; 7.067      ;
; -9.772  ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.963     ; 6.808      ;
; -9.763  ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 7.017      ;
; -9.745  ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 6.999      ;
; -9.705  ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.963     ; 6.741      ;
; -9.704  ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 6.941      ;
; -9.673  ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.751     ; 6.921      ;
; -9.668  ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 6.905      ;
; -9.631  ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.963     ; 6.667      ;
; -9.571  ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 6.808      ;
; -9.563  ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.963     ; 6.599      ;
; -9.547  ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 6.600      ;
; -9.507  ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 6.744      ;
; -9.484  ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 6.537      ;
; -9.484  ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.963     ; 6.520      ;
; -9.417  ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.963     ; 6.453      ;
; -9.399  ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 6.452      ;
; -9.339  ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 6.392      ;
; -9.331  ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 6.585      ;
; -9.295  ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 6.549      ;
; -9.258  ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 6.311      ;
; -9.198  ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 6.452      ;
; -9.197  ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 6.250      ;
; -9.134  ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.745     ; 6.388      ;
; -9.111  ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 6.164      ;
; -9.051  ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.946     ; 6.104      ;
; -9.009  ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 6.017      ;
; -9.009  ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 6.017      ;
; -8.977  ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.985      ;
; -8.977  ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.985      ;
; -8.955  ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.963      ;
; -8.923  ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.931      ;
; -8.717  ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.763     ; 5.953      ;
; -8.687  ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.757     ; 5.929      ;
; -8.639  ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.757     ; 5.881      ;
; -8.610  ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.618      ;
; -8.610  ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.618      ;
; -8.588  ; MemoryController:inst8|UADDR[0]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.596      ;
; -8.588  ; MemoryController:inst8|UADDR[0]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.596      ;
; -8.556  ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.564      ;
; -8.545  ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.757     ; 5.787      ;
; -8.534  ; MemoryController:inst8|UADDR[0]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.542      ;
; -8.527  ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.757     ; 5.769      ;
; -8.516  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~22                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.854     ; 5.614      ;
; -8.516  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~27                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.854     ; 5.614      ;
; -8.516  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~26                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.854     ; 5.614      ;
; -8.516  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~23                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.854     ; 5.614      ;
; -8.516  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~24                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.854     ; 5.614      ;
; -8.516  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~25                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.854     ; 5.614      ;
; -8.508  ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.757     ; 5.750      ;
; -8.497  ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.757     ; 5.739      ;
; -8.484  ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.492      ;
; -8.484  ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.492      ;
; -8.480  ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.488      ;
; -8.480  ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.488      ;
; -8.470  ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.763     ; 5.706      ;
; -8.466  ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.757     ; 5.708      ;
; -8.457  ; MemoryController:inst8|PPU_CTRL[6][1] ; PPU:inst9|PALETTE_ROM~207                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.891     ; 5.518      ;
; -8.437  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~207                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.891     ; 5.498      ;
; -8.430  ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.438      ;
; -8.426  ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.944     ; 5.434      ;
; -8.407  ; MemoryController:inst8|PPU_CTRL[6][1] ; PPU:inst9|PALETTE_ROM~211                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.884     ; 5.475      ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.085 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.885      ;
; -4.084 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.884      ;
; -4.084 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.884      ;
; -4.083 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.883      ;
; -4.083 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.153     ; 0.882      ;
; -4.083 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.883      ;
; -4.083 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.153     ; 0.882      ;
; -4.083 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.883      ;
; -4.083 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.883      ;
; -4.083 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.883      ;
; -4.083 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.153     ; 0.882      ;
; -4.082 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.153     ; 0.881      ;
; -4.082 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.882      ;
; -4.082 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.882      ;
; -4.082 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.882      ;
; -4.082 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.153     ; 0.881      ;
; -4.082 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.153     ; 0.881      ;
; -4.082 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.882      ;
; -4.082 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.882      ;
; -4.081 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.153     ; 0.880      ;
; -4.081 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.881      ;
; -4.081 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.881      ;
; -4.081 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.153     ; 0.880      ;
; -4.081 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.881      ;
; -4.081 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.881      ;
; -4.081 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.153     ; 0.880      ;
; -4.081 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.153     ; 0.880      ;
; -4.081 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.881      ;
; -4.080 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.880      ;
; -4.080 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -3.152     ; 0.880      ;
; 2.461  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.444      ;
; 2.461  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.444      ;
; 2.461  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.444      ;
; 2.461  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.444      ;
; 2.462  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.443      ;
; 2.462  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.443      ;
; 2.462  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.443      ;
; 2.462  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.443      ;
; 2.471  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.434      ;
; 2.471  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.434      ;
; 2.471  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.434      ;
; 2.471  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.434      ;
; 2.472  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.433      ;
; 2.472  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.433      ;
; 2.472  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.433      ;
; 2.472  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.433      ;
; 2.533  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.372      ;
; 2.533  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.372      ;
; 2.533  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.372      ;
; 2.533  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.372      ;
; 2.534  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.371      ;
; 2.534  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.371      ;
; 2.534  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.371      ;
; 2.534  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.371      ;
; 2.540  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.365      ;
; 2.540  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.365      ;
; 2.540  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.365      ;
; 2.540  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.365      ;
; 2.541  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.364      ;
; 2.541  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.364      ;
; 2.541  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.364      ;
; 2.541  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.364      ;
; 2.574  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.324      ;
; 2.584  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.314      ;
; 2.646  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.252      ;
; 2.653  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.245      ;
; 2.786  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.112      ;
; 2.786  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.112      ;
; 2.787  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.111      ;
; 2.789  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.109      ;
; 2.791  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.107      ;
; 2.792  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.113      ;
; 2.792  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.113      ;
; 2.792  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.113      ;
; 2.792  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.113      ;
; 2.792  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.106      ;
; 2.793  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.112      ;
; 2.793  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.112      ;
; 2.793  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.112      ;
; 2.793  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.095     ; 5.112      ;
; 2.794  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.104      ;
; 2.796  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.102      ;
; 2.796  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.102      ;
; 2.797  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.101      ;
; 2.799  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.099      ;
; 2.801  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.097      ;
; 2.802  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.096      ;
; 2.804  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.094      ;
; 2.841  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.094     ; 5.065      ;
; 2.843  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.094     ; 5.063      ;
; 2.851  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.094     ; 5.055      ;
; 2.853  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.094     ; 5.053      ;
; 2.858  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.040      ;
; 2.858  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.040      ;
; 2.859  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.039      ;
; 2.861  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.037      ;
; 2.863  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.035      ;
; 2.864  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.034      ;
; 2.865  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.033      ;
; 2.865  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.102     ; 5.033      ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 2.071 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.054      ; 17.984     ;
; 2.103 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.058      ; 17.956     ;
; 2.152 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.055      ; 17.904     ;
; 2.273 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.049      ; 17.777     ;
; 2.316 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.413     ; 17.272     ;
; 2.423 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.058      ; 17.636     ;
; 2.472 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.055      ; 17.584     ;
; 2.518 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.418     ; 17.065     ;
; 2.645 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.054      ; 17.410     ;
; 2.655 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.776     ;
; 2.672 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.045      ; 17.374     ;
; 2.687 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.434      ; 17.748     ;
; 2.709 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.722     ;
; 2.735 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.046      ; 17.312     ;
; 2.736 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.431      ; 17.696     ;
; 2.741 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.434      ; 17.694     ;
; 2.782 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.057      ; 17.276     ;
; 2.790 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.431      ; 17.642     ;
; 2.792 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.053      ; 17.262     ;
; 2.798 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.041      ; 17.244     ;
; 2.827 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.040      ; 17.214     ;
; 2.832 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.064      ; 17.233     ;
; 2.842 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.063      ; 17.222     ;
; 2.846 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.429      ; 17.584     ;
; 2.853 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.429      ; 17.577     ;
; 2.869 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.562     ;
; 2.872 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.051      ; 17.180     ;
; 2.878 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.433      ; 17.556     ;
; 2.881 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.061      ; 17.181     ;
; 2.885 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.433      ; 17.549     ;
; 2.900 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.037     ; 17.064     ;
; 2.901 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.434      ; 17.534     ;
; 2.901 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.043      ; 17.143     ;
; 2.917 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.422     ; 16.662     ;
; 2.927 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.504     ;
; 2.932 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.413     ; 16.656     ;
; 2.934 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.497     ;
; 2.948 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.054      ; 17.107     ;
; 2.950 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.431      ; 17.482     ;
; 2.952 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.049      ; 17.098     ;
; 2.954 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.037     ; 17.010     ;
; 2.957 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.474     ;
; 2.957 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.042      ; 17.086     ;
; 2.989 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.434      ; 17.446     ;
; 2.996 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.434      ; 17.439     ;
; 3.004 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.053      ; 17.050     ;
; 3.009 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.061      ; 17.053     ;
; 3.010 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.045      ; 17.036     ;
; 3.013 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.045      ; 17.033     ;
; 3.038 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.431      ; 17.394     ;
; 3.054 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.060      ; 17.007     ;
; 3.057 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.374     ;
; 3.062 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[6]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.414     ; 16.525     ;
; 3.072 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.427     ; 16.502     ;
; 3.087 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.404     ; 16.510     ;
; 3.091 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.038     ; 16.872     ;
; 3.098 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.038     ; 16.865     ;
; 3.107 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.058      ; 16.952     ;
; 3.114 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.037     ; 16.850     ;
; 3.118 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.047      ; 16.930     ;
; 3.121 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.050      ; 16.930     ;
; 3.143 ; MemoryController:inst8|OTHER_CTRL[1][2]                                                                        ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.427      ; 17.285     ;
; 3.165 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.053      ; 16.889     ;
; 3.175 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.431      ; 17.257     ;
; 3.176 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.042      ; 16.867     ;
; 3.186 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.059      ; 16.874     ;
; 3.187 ; MemoryController:inst8|OTHER_CTRL[14][2]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.432      ; 17.246     ;
; 3.191 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.065      ; 16.875     ;
; 3.191 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.049      ; 16.859     ;
; 3.197 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.429      ; 17.233     ;
; 3.197 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.057      ; 16.861     ;
; 3.201 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.059      ; 16.859     ;
; 3.202 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.037     ; 16.762     ;
; 3.204 ; MemoryController:inst8|OTHER_CTRL[1][2]                                                                        ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.423      ; 17.220     ;
; 3.229 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.433      ; 17.205     ;
; 3.232 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.041      ; 16.810     ;
; 3.246 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.054      ; 16.809     ;
; 3.248 ; MemoryController:inst8|OTHER_CTRL[14][2]                                                                       ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.428      ; 17.181     ;
; 3.252 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.061      ; 16.810     ;
; 3.253 ; MemoryController:inst8|OTHER_CTRL[7][1]                                                                        ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.429      ; 17.177     ;
; 3.255 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.057      ; 16.803     ;
; 3.258 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.422     ; 16.321     ;
; 3.264 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.429      ; 17.166     ;
; 3.266 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.060      ; 16.795     ;
; 3.267 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|A[5]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.415     ; 16.319     ;
; 3.269 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.046      ; 16.778     ;
; 3.278 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.153     ;
; 3.285 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.044      ; 16.760     ;
; 3.289 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.065      ; 16.777     ;
; 3.296 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.433      ; 17.138     ;
; 3.298 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.064      ; 16.767     ;
; 3.302 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.037     ; 16.662     ;
; 3.302 ; MemoryController:inst8|OTHER_CTRL[7][1]                                                                        ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.426      ; 17.125     ;
; 3.311 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.425     ; 16.265     ;
; 3.316 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a13~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.034      ; 16.719     ;
; 3.323 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|DATA_OUT[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.413     ; 16.265     ;
; 3.337 ; MemoryController:inst8|OTHER_CTRL[26][3]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.436      ; 17.100     ;
; 3.341 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.407     ; 16.253     ;
; 3.345 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.430      ; 17.086     ;
; 3.347 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.061      ; 16.715     ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PPU:inst9|clk_out'                                                                                                                                                      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 30.293 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 9.623      ;
; 30.309 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 9.607      ;
; 30.401 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 9.515      ;
; 30.417 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 9.499      ;
; 30.439 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 9.477      ;
; 30.455 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 9.461      ;
; 30.547 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 9.369      ;
; 30.563 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 9.353      ;
; 30.657 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 9.253      ;
; 30.673 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 9.237      ;
; 30.756 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 9.163      ;
; 30.803 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 9.107      ;
; 30.819 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 9.091      ;
; 30.832 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 9.087      ;
; 30.902 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 9.017      ;
; 30.950 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.972      ;
; 30.966 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.956      ;
; 30.978 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.941      ;
; 31.012 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.907      ;
; 31.044 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 8.872      ;
; 31.051 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.868      ;
; 31.096 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.826      ;
; 31.109 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.810      ;
; 31.112 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.810      ;
; 31.125 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.794      ;
; 31.148 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.771      ;
; 31.151 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.769      ;
; 31.152 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 8.764      ;
; 31.158 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.761      ;
; 31.197 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.722      ;
; 31.222 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.697      ;
; 31.240 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.135     ; 8.626      ;
; 31.248 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.672      ;
; 31.255 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.664      ;
; 31.271 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.648      ;
; 31.294 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.625      ;
; 31.297 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.623      ;
; 31.368 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.551      ;
; 31.386 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.135     ; 8.480      ;
; 31.394 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.526      ;
; 31.408 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 8.502      ;
; 31.416 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.135     ; 8.450      ;
; 31.479 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.441      ;
; 31.498 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 8.412      ;
; 31.514 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 8.396      ;
; 31.576 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.344      ;
; 31.601 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.134     ; 8.266      ;
; 31.615 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.304      ;
; 31.625 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.295      ;
; 31.644 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 8.266      ;
; 31.660 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 8.250      ;
; 31.673 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.247      ;
; 31.701 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 8.221      ;
; 31.722 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.198      ;
; 31.747 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.134     ; 8.120      ;
; 31.770 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.150      ;
; 31.777 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.134     ; 8.090      ;
; 31.815 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.108      ;
; 31.819 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.101      ;
; 31.822 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.098      ;
; 31.903 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 8.016      ;
; 31.912 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.011      ;
; 31.916 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.004      ;
; 31.919 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.001      ;
; 31.942 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 7.977      ;
; 31.954 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.969      ;
; 31.961 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.962      ;
; 31.968 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.952      ;
; 31.993 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.134     ; 7.874      ;
; 32.005 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.082     ; 7.914      ;
; 32.025 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 7.885      ;
; 32.034 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.889      ;
; 32.041 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 7.869      ;
; 32.042 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.878      ;
; 32.054 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.135     ; 7.812      ;
; 32.058 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.865      ;
; 32.065 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.855      ;
; 32.083 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 7.833      ;
; 32.083 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.840      ;
; 32.098 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.135     ; 7.768      ;
; 32.099 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 7.817      ;
; 32.100 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.823      ;
; 32.111 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 7.805      ;
; 32.125 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.798      ;
; 32.127 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 7.789      ;
; 32.128 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8]     ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 7.794      ;
; 32.139 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.134     ; 7.728      ;
; 32.169 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.134     ; 7.698      ;
; 32.171 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 7.739      ;
; 32.180 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.743      ;
; 32.187 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 7.723      ;
; 32.198 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 7.724      ;
; 32.216 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.079     ; 7.706      ;
; 32.229 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 7.687      ;
; 32.244 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.135     ; 7.622      ;
; 32.245 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 7.671      ;
; 32.249 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.091     ; 7.661      ;
; 32.257 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 7.659      ;
; 32.273 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.085     ; 7.643      ;
; 32.274 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.135     ; 7.592      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.047 ; CLKDIV:inst4|CLK_OUT~reg0             ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.746      ;
; -0.029 ; CLKDIV:inst4|CLK_OUT~reg0             ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.764      ;
; -0.026 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|VGA_CLK                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.758      ;
; 0.001  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|VGA_CLK                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.785      ;
; 0.731  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|clk_out                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 1.515      ;
; 0.737  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|clk_out                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 1.521      ;
; 0.772  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[0]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.062      ;
; 0.776  ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.066      ;
; 0.779  ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.069      ;
; 0.780  ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.070      ;
; 0.780  ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.070      ;
; 0.780  ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.070      ;
; 1.076  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.366      ;
; 1.076  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.366      ;
; 1.079  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.369      ;
; 1.104  ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.394      ;
; 1.108  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.398      ;
; 1.121  ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.411      ;
; 1.151  ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.441      ;
; 1.213  ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.503      ;
; 1.213  ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.503      ;
; 1.245  ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.535      ;
; 1.250  ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.540      ;
; 1.259  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.549      ;
; 1.335  ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.625      ;
; 1.335  ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.625      ;
; 1.338  ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.628      ;
; 1.339  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.608      ; 2.562      ;
; 1.351  ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.641      ;
; 1.366  ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.656      ;
; 1.377  ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.667      ;
; 1.377  ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.667      ;
; 1.377  ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.667      ;
; 1.417  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.608      ; 2.640      ;
; 1.870  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.625      ; 3.110      ;
; 1.966  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.625      ; 3.206      ;
; 2.693  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 3.921      ;
; 2.855  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.613      ; 4.083      ;
; 3.121  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_we_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.612      ; 4.348      ;
; 3.248  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_we_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.612      ; 4.475      ;
; 3.372  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 4.611      ;
; 3.385  ; MemoryController:inst8|PPU_CTRL[7][5] ; PPU:inst9|PALETTE_ROM~59                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.655     ; 1.042      ;
; 3.479  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~55                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 4.753      ;
; 3.479  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~56                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 4.753      ;
; 3.479  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~58                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 4.753      ;
; 3.479  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~59                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 4.753      ;
; 3.479  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~54                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 4.753      ;
; 3.483  ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.343     ; 1.494      ;
; 3.561  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.624      ; 4.800      ;
; 3.592  ; MemoryController:inst8|PPU_CTRL[7][6] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.737     ; 1.209      ;
; 3.594  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~56                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 4.868      ;
; 3.594  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~55                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 4.868      ;
; 3.594  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~58                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 4.868      ;
; 3.594  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~59                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 4.868      ;
; 3.594  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~54                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.701      ; 4.868      ;
; 3.601  ; MemoryController:inst8|PPU_CTRL[7][3] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.737     ; 1.218      ;
; 3.619  ; MemoryController:inst8|PPU_CTRL[7][5] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.737     ; 1.236      ;
; 3.626  ; MemoryController:inst8|PPU_CTRL[7][1] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.737     ; 1.243      ;
; 3.641  ; MemoryController:inst8|PPU_CTRL[7][2] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.737     ; 1.258      ;
; 3.673  ; MemoryController:inst8|PPU_CTRL[0][0] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.336     ; 1.691      ;
; 3.706  ; MemoryController:inst8|PPU_CTRL[7][2] ; PPU:inst9|PALETTE_ROM~56                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.655     ; 1.363      ;
; 3.709  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~90                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 4.990      ;
; 3.753  ; MemoryController:inst8|PPU_CTRL[7][1] ; PPU:inst9|PALETTE_ROM~55                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.655     ; 1.410      ;
; 3.767  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.607      ; 4.989      ;
; 3.775  ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.343     ; 1.786      ;
; 3.803  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~49                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.726      ; 5.102      ;
; 3.803  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~47                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.726      ; 5.102      ;
; 3.808  ; MemoryController:inst8|PPU_CTRL[6][2] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 1.831      ;
; 3.845  ; MemoryController:inst8|PPU_CTRL[7][4] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.737     ; 1.462      ;
; 3.866  ; MemoryController:inst8|PPU_CTRL[7][0] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.737     ; 1.483      ;
; 3.871  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~90                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 5.152      ;
; 3.891  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~98                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.202      ;
; 3.891  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~95                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.202      ;
; 3.891  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~99                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.202      ;
; 3.891  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~97                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.202      ;
; 3.891  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~96                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.202      ;
; 3.891  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~94                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.202      ;
; 3.901  ; MemoryController:inst8|PPU_CTRL[6][0] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 1.924      ;
; 3.933  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~49                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.726      ; 5.232      ;
; 3.933  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~47                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.726      ; 5.232      ;
; 3.963  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~130                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.754      ; 5.290      ;
; 3.963  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~127                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.754      ; 5.290      ;
; 3.963  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~131                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.754      ; 5.290      ;
; 3.963  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~129                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.754      ; 5.290      ;
; 3.963  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~128                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.754      ; 5.290      ;
; 3.963  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~126                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.754      ; 5.290      ;
; 3.964  ; MemoryController:inst8|PPU_CTRL[7][0] ; PPU:inst9|PALETTE_ROM~230                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 1.636      ;
; 3.971  ; MemoryController:inst8|PPU_CTRL[7][4] ; PPU:inst9|PALETTE_ROM~90                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.648     ; 1.635      ;
; 3.977  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~82                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 5.243      ;
; 3.977  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~83                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 5.243      ;
; 3.977  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~81                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 5.243      ;
; 3.977  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~80                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 5.243      ;
; 3.977  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~78                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 5.243      ;
; 3.977  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~79                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 5.243      ;
; 3.985  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.607      ; 5.207      ;
; 4.000  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~98                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.311      ;
; 4.000  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~99                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.311      ;
; 4.000  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~95                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.311      ;
; 4.000  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~97                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.311      ;
; 4.000  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~96                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.738      ; 5.311      ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PPU:inst9|VGA_CLK'                                                                                                    ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.434 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.100      ; 0.746      ;
; 0.446 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.100      ; 0.758      ;
; 0.454 ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 0.746      ;
; 0.543 ; PPU:inst9|row[1]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 0.834      ;
; 0.560 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.100      ; 0.872      ;
; 0.563 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.100      ; 0.875      ;
; 0.770 ; PPU:inst9|col[0]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.099      ; 1.081      ;
; 0.773 ; PPU:inst9|col[9]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.064      ;
; 0.780 ; PPU:inst9|row[8]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.071      ;
; 0.781 ; PPU:inst9|row[6]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.072      ;
; 0.781 ; PPU:inst9|row[5]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.072      ;
; 0.781 ; PPU:inst9|row[7]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.072      ;
; 0.782 ; PPU:inst9|row[9]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.073      ;
; 0.784 ; PPU:inst9|row[2]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.075      ;
; 0.788 ; PPU:inst9|col[1]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.079      ;
; 0.790 ; PPU:inst9|col[2]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.081      ;
; 0.790 ; PPU:inst9|col[3]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.081      ;
; 0.796 ; PPU:inst9|row[1]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.087      ;
; 0.798 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.100      ; 1.110      ;
; 0.798 ; PPU:inst9|row[3]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.089      ;
; 0.807 ; PPU:inst9|col[4]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.098      ;
; 0.810 ; PPU:inst9|col[4]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.101      ;
; 0.893 ; PPU:inst9|col[5]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.184      ;
; 0.983 ; PPU:inst9|row[0]            ; PPU:inst9|row[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.274      ;
; 1.002 ; PPU:inst9|col[5]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.293      ;
; 1.004 ; PPU:inst9|col[8]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.295      ;
; 1.026 ; PPU:inst9|col[7]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.317      ;
; 1.059 ; PPU:inst9|col[9]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.350      ;
; 1.059 ; PPU:inst9|col[6]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.350      ;
; 1.062 ; PPU:inst9|col[6]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.353      ;
; 1.093 ; PPU:inst9|row[7]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.384      ;
; 1.135 ; PPU:inst9|row[7]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; PPU:inst9|row[5]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.426      ;
; 1.141 ; PPU:inst9|row[8]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.432      ;
; 1.142 ; PPU:inst9|row[6]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.433      ;
; 1.143 ; PPU:inst9|col[1]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.434      ;
; 1.144 ; PPU:inst9|col[3]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.435      ;
; 1.145 ; PPU:inst9|row[2]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.436      ;
; 1.151 ; PPU:inst9|row[6]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.442      ;
; 1.151 ; PPU:inst9|row[1]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.442      ;
; 1.151 ; PPU:inst9|col[2]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.442      ;
; 1.152 ; PPU:inst9|row[3]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.443      ;
; 1.154 ; PPU:inst9|row[2]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.445      ;
; 1.160 ; PPU:inst9|col[2]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.451      ;
; 1.168 ; PPU:inst9|col[4]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.459      ;
; 1.177 ; PPU:inst9|col[4]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.468      ;
; 1.181 ; PPU:inst9|row[9]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.472      ;
; 1.233 ; PPU:inst9|row[8]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.524      ;
; 1.266 ; PPU:inst9|row[7]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; PPU:inst9|row[5]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.557      ;
; 1.274 ; PPU:inst9|col[1]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.565      ;
; 1.275 ; PPU:inst9|row[5]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; PPU:inst9|col[3]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.566      ;
; 1.282 ; PPU:inst9|row[6]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.573      ;
; 1.282 ; PPU:inst9|row[1]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.573      ;
; 1.283 ; PPU:inst9|col[1]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.574      ;
; 1.283 ; PPU:inst9|row[3]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.574      ;
; 1.284 ; PPU:inst9|col[3]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.575      ;
; 1.285 ; PPU:inst9|row[2]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.576      ;
; 1.288 ; PPU:inst9|row[0]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.579      ;
; 1.291 ; PPU:inst9|row[1]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.582      ;
; 1.291 ; PPU:inst9|col[2]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.582      ;
; 1.292 ; PPU:inst9|row[3]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.583      ;
; 1.294 ; PPU:inst9|row[2]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.585      ;
; 1.300 ; PPU:inst9|col[2]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.591      ;
; 1.303 ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.594      ;
; 1.308 ; PPU:inst9|col[4]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.599      ;
; 1.317 ; PPU:inst9|col[4]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.608      ;
; 1.327 ; PPU:inst9|row[2]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.618      ;
; 1.330 ; PPU:inst9|row[0]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.621      ;
; 1.332 ; PPU:inst9|row[6]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.623      ;
; 1.333 ; PPU:inst9|row[5]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.624      ;
; 1.351 ; PPU:inst9|col[8]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.642      ;
; 1.357 ; PPU:inst9|col[5]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.648      ;
; 1.360 ; PPU:inst9|NMIE              ; PPU:inst9|NMIE              ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.651      ;
; 1.380 ; PPU:inst9|col[7]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.671      ;
; 1.406 ; PPU:inst9|row[5]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.697      ;
; 1.414 ; PPU:inst9|col[1]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.705      ;
; 1.415 ; PPU:inst9|col[3]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.706      ;
; 1.420 ; PPU:inst9|col[6]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.711      ;
; 1.422 ; PPU:inst9|row[1]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.713      ;
; 1.423 ; PPU:inst9|col[1]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.714      ;
; 1.423 ; PPU:inst9|row[3]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.714      ;
; 1.424 ; PPU:inst9|col[3]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.715      ;
; 1.425 ; PPU:inst9|row[2]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.716      ;
; 1.428 ; PPU:inst9|row[0]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.719      ;
; 1.429 ; PPU:inst9|col[6]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.720      ;
; 1.431 ; PPU:inst9|col[2]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.722      ;
; 1.431 ; PPU:inst9|row[1]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.722      ;
; 1.432 ; PPU:inst9|row[3]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.723      ;
; 1.432 ; PPU:inst9|col[7]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.723      ;
; 1.434 ; PPU:inst9|row[2]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.725      ;
; 1.440 ; PPU:inst9|col[2]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.731      ;
; 1.448 ; PPU:inst9|col[4]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.739      ;
; 1.452 ; PPU:inst9|col[5]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.743      ;
; 1.454 ; PPU:inst9|col[8]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.745      ;
; 1.470 ; PPU:inst9|row[0]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.761      ;
; 1.483 ; PPU:inst9|col[7]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.079      ; 1.774      ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                            ;
+-------+-------------------------------------+-------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.435 ; CPU_6502:inst|flags[7]              ; CPU_6502:inst|flags[7]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; CPU_6502:inst|flags[0]              ; CPU_6502:inst|flags[0]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; CPU_6502:inst|flags[1]              ; CPU_6502:inst|flags[1]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; CPU_6502:inst|IR[3]                 ; CPU_6502:inst|IR[3]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.098      ; 0.746      ;
; 0.438 ; MemoryController:inst8|OAM_TRANSFER ; MemoryController:inst8|OAM_TRANSFER ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.096      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[7]                  ; CPU_6502:inst|X[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[0]                  ; CPU_6502:inst|Y[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[7]                 ; CPU_6502:inst|SP[7]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[6]                 ; CPU_6502:inst|SP[6]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[7]                  ; CPU_6502:inst|Y[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|A[3]                  ; CPU_6502:inst|A[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[2]                  ; CPU_6502:inst|M[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[1]                 ; CPU_6502:inst|SP[1]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[4]                  ; CPU_6502:inst|M[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[13]                 ; CPU_6502:inst|M[13]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[5]                 ; CPU_6502:inst|SP[5]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[12]                 ; CPU_6502:inst|M[12]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[11]                 ; CPU_6502:inst|M[11]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[8]                  ; CPU_6502:inst|M[8]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[10]                 ; CPU_6502:inst|M[10]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|NMI_STATE             ; CPU_6502:inst|NMI_STATE             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|ADDR[8]~reg0          ; CPU_6502:inst|ADDR[8]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[15]                 ; CPU_6502:inst|M[15]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[14]                 ; CPU_6502:inst|M[14]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[5]                  ; CPU_6502:inst|Y[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[6]                  ; CPU_6502:inst|Y[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|M[6]                  ; CPU_6502:inst|M[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|X[0]                  ; CPU_6502:inst|X[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|Y[3]                  ; CPU_6502:inst|Y[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[2]                 ; CPU_6502:inst|SP[2]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|SP[3]                 ; CPU_6502:inst|SP[3]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; CPU_6502:inst|flags[3]              ; CPU_6502:inst|flags[3]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; CPU_6502:inst|CPU_STATE.INIT1       ; CPU_6502:inst|CPU_STATE.INIT1       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[1]                  ; CPU_6502:inst|Y[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|A[0]                  ; CPU_6502:inst|A[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MemoryController:inst8|OAM_COUNT[0] ; MemoryController:inst8|OAM_COUNT[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|A[2]                  ; CPU_6502:inst|A[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|EX_CYCLE[2]           ; CPU_6502:inst|EX_CYCLE[2]           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|A[4]                  ; CPU_6502:inst|A[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[3]                  ; CPU_6502:inst|M[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|flags[2]              ; CPU_6502:inst|flags[2]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|A[7]                  ; CPU_6502:inst|A[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|flags[6]              ; CPU_6502:inst|flags[6]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|W                     ; CPU_6502:inst|W                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|A[1]                  ; CPU_6502:inst|A[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|R                     ; CPU_6502:inst|R                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|SP[0]                 ; CPU_6502:inst|SP[0]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[5]                  ; CPU_6502:inst|M[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|IR[7]                 ; CPU_6502:inst|IR[7]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|IR[1]                 ; CPU_6502:inst|IR[1]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|X[1]                  ; CPU_6502:inst|X[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|A[6]                  ; CPU_6502:inst|A[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|X[6]                  ; CPU_6502:inst|X[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|page_crossed          ; CPU_6502:inst|page_crossed          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|X[5]                  ; CPU_6502:inst|X[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|SP[4]                 ; CPU_6502:inst|SP[4]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|IR[6]                 ; CPU_6502:inst|IR[6]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|X[4]                  ; CPU_6502:inst|X[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[7]                  ; CPU_6502:inst|M[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[9]                  ; CPU_6502:inst|M[9]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|CPU_STATE.INIT2       ; CPU_6502:inst|CPU_STATE.INIT2       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|page_corrected        ; CPU_6502:inst|page_corrected        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|IR[0]                 ; CPU_6502:inst|IR[0]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|A[5]                  ; CPU_6502:inst|A[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|ADDR[1]~reg0          ; CPU_6502:inst|ADDR[1]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|CPU_STATE.EXECUTE     ; CPU_6502:inst|CPU_STATE.EXECUTE     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[4]                  ; CPU_6502:inst|Y[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|IR[2]                 ; CPU_6502:inst|IR[2]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|IR[4]                 ; CPU_6502:inst|IR[4]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[1]                  ; CPU_6502:inst|M[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|Y[2]                  ; CPU_6502:inst|Y[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|M[0]                  ; CPU_6502:inst|M[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|X[2]                  ; CPU_6502:inst|X[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|EX_CYCLE[0]           ; CPU_6502:inst|EX_CYCLE[0]           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|EX_CYCLE[1]           ; CPU_6502:inst|EX_CYCLE[1]           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|IR[5]                 ; CPU_6502:inst|IR[5]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|CPU_STATE.WAIT_OAM    ; CPU_6502:inst|CPU_STATE.WAIT_OAM    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; CPU_6502:inst|X[3]                  ; CPU_6502:inst|X[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; MemoryController:inst8|HC[7]        ; MemoryController:inst8|HC[7]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; MemoryController:inst8|HC_BIT       ; MemoryController:inst8|HC_BIT       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; MemoryController:inst8|UPDATE_ADDR  ; MemoryController:inst8|UPDATE_ADDR  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.758      ;
; 0.504 ; MemoryController:inst8|HC[7]        ; MemoryController:inst8|HC[6]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.794      ;
; 0.505 ; MemoryController:inst8|CLEAR_DELAY  ; MemoryController:inst8|PPU_CLEAR    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.795      ;
; 0.537 ; CPU_6502:inst|CPU_STATE.INIT1       ; CPU_6502:inst|CPU_STATE.INIT2       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 0.828      ;
; 0.645 ; MemoryController:inst8|HC[3]        ; MemoryController:inst8|HC[2]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.935      ;
; 0.645 ; MemoryController:inst8|HC[1]        ; MemoryController:inst8|HC[0]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.935      ;
; 0.646 ; MemoryController:inst8|HC[6]        ; MemoryController:inst8|HC[5]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.936      ;
; 0.646 ; MemoryController:inst8|HC[2]        ; MemoryController:inst8|HC[1]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.936      ;
; 0.647 ; MemoryController:inst8|HC[5]        ; MemoryController:inst8|HC[4]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.937      ;
; 0.647 ; MemoryController:inst8|HC[4]        ; MemoryController:inst8|HC[3]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.937      ;
; 0.691 ; MemoryController:inst8|HC[0]        ; MemoryController:inst8|HC_BIT       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.078      ; 0.981      ;
; 0.725 ; CPU_6502:inst|ADDR[3]~reg0          ; CPU_6502:inst|ADDR[3]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 1.016      ;
; 0.725 ; CPU_6502:inst|ADDR[13]~reg0         ; CPU_6502:inst|ADDR[13]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.017      ;
; 0.732 ; CPU_6502:inst|ADDR[14]~reg0         ; CPU_6502:inst|ADDR[14]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.024      ;
; 0.733 ; CPU_6502:inst|ADDR[11]~reg0         ; CPU_6502:inst|ADDR[11]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.025      ;
; 0.733 ; CPU_6502:inst|ADDR[6]~reg0          ; CPU_6502:inst|ADDR[6]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 1.024      ;
; 0.734 ; CPU_6502:inst|ADDR[12]~reg0         ; CPU_6502:inst|ADDR[12]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.079      ; 1.025      ;
; 0.739 ; CPU_6502:inst|PC[12]~reg0           ; CPU_6502:inst|PC[12]~reg0           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.031      ;
; 0.741 ; CPU_6502:inst|ADDR[10]~reg0         ; CPU_6502:inst|ADDR[10]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; CPU_6502:inst|PC[0]~reg0            ; CPU_6502:inst|PC[0]~reg0            ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.080      ; 1.033      ;
+-------+-------------------------------------+-------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                           ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.509 ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_CLK[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.800      ;
; 0.510 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_CLK[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.801      ;
; 0.511 ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_CLK[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.637 ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_CLK[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.928      ;
; 0.652 ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_CLK[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.943      ;
; 0.707 ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_CLK[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.998      ;
; 0.709 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_CLK[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.000      ;
; 0.740 ; DVI_OUT:inst1|rSH_RED[5]                    ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; DVI_OUT:inst1|rSH_GRN[3]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; DVI_OUT:inst1|rSH_BLU[7]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; DVI_OUT:inst1|rSH_BLU[3]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; DVI_OUT:inst1|rSH_RED[4]                    ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; DVI_OUT:inst1|rSH_RED[8]                    ; DVI_OUT:inst1|rSH_RED[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; DVI_OUT:inst1|rSH_BLU[4]                    ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; DVI_OUT:inst1|rSH_RED[9]                    ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; DVI_OUT:inst1|rSH_RED[3]                    ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; DVI_OUT:inst1|rSH_BLU[5]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; DVI_OUT:inst1|rSH_GRN[2]                    ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; DVI_OUT:inst1|rSH_BLU[8]                    ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; DVI_OUT:inst1|rSH_BLU[2]                    ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; DVI_OUT:inst1|rSH_RED[7]                    ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; DVI_OUT:inst1|rSH_GRN[9]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; DVI_OUT:inst1|rSH_RED[2]                    ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; DVI_OUT:inst1|rSH_GRN[5]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.035      ;
; 0.746 ; DVI_OUT:inst1|rSH_BLU[9]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; DVI_OUT:inst1|rSH_GRN[7]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.037      ;
; 0.775 ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_CLK[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.066      ;
; 0.829 ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_CLK[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.120      ;
; 0.968 ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_CLK[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.259      ;
; 0.986 ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.138      ;
; 0.992 ; DVI_OUT:inst1|rSH_RED[6]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.283      ;
; 1.055 ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.207      ;
; 1.173 ; DVI_OUT:inst1|rSH_GRN[8]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.466      ;
; 1.281 ; DVI_OUT:inst1|rSH_BLU[6]                    ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.576      ;
; 1.322 ; DVI_OUT:inst1|rSH_GRN[4]                    ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.617      ;
; 1.346 ; DVI_OUT:inst1|rSH_GRN[6]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.633      ;
; 1.645 ; DVI_OUT:inst1|rSH_GRN[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.830      ;
; 1.772 ; DVI_OUT:inst1|rSH_GRN[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.957      ;
; 1.984 ; DVI_OUT:inst1|rSH_BLU[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.169      ;
; 2.039 ; DVI_OUT:inst1|rSH_BLU[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.224      ;
; 3.001 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.520     ; 0.793      ;
; 3.001 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.520     ; 0.793      ;
; 3.002 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.520     ; 0.794      ;
; 3.002 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.793      ;
; 3.002 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.520     ; 0.794      ;
; 3.002 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.520     ; 0.794      ;
; 3.002 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.520     ; 0.794      ;
; 3.002 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.520     ; 0.794      ;
; 3.002 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.793      ;
; 3.003 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.794      ;
; 3.003 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.794      ;
; 3.003 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.520     ; 0.795      ;
; 3.003 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.520     ; 0.795      ;
; 3.003 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.520     ; 0.795      ;
; 3.004 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.795      ;
; 3.004 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.795      ;
; 3.004 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.795      ;
; 3.004 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.795      ;
; 3.004 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.795      ;
; 3.004 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.795      ;
; 3.004 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.795      ;
; 3.004 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.795      ;
; 3.004 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.795      ;
; 3.004 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.795      ;
; 3.005 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.796      ;
; 3.005 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.796      ;
; 3.005 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.796      ;
; 3.005 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.796      ;
; 3.006 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.797      ;
; 3.006 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.521     ; 0.797      ;
; 3.144 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.444      ;
; 3.162 ; DVI_OUT:inst1|rSH_RED[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 3.337      ;
; 3.201 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.499      ;
; 3.207 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.505      ;
; 3.229 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.527      ;
; 3.239 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.541      ;
; 3.239 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.541      ;
; 3.240 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.542      ;
; 3.241 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.543      ;
; 3.242 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.544      ;
; 3.243 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.545      ;
; 3.243 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.545      ;
; 3.262 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.564      ;
; 3.297 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.597      ;
; 3.354 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.652      ;
; 3.360 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.658      ;
; 3.382 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 3.680      ;
; 3.392 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.694      ;
; 3.392 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.694      ;
; 3.393 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.695      ;
; 3.394 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.696      ;
; 3.395 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.697      ;
; 3.396 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.698      ;
; 3.396 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.698      ;
; 3.415 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.717      ;
; 3.417 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.719      ;
; 3.421 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.723      ;
; 3.423 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.725      ;
; 3.425 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.727      ;
; 3.426 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.728      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PPU:inst9|clk_out'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.512 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.802      ;
; 0.526 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 0.817      ;
; 0.656 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.946      ;
; 0.660 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.950      ;
; 0.662 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 0.953      ;
; 0.663 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 0.953      ;
; 0.681 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 0.972      ;
; 0.686 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 0.978      ;
; 0.708 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 0.999      ;
; 0.709 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.000      ;
; 0.710 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.001      ;
; 0.788 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.078      ;
; 0.791 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.081      ;
; 0.797 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.087      ;
; 0.798 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.088      ;
; 0.807 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.098      ;
; 0.817 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.108      ;
; 0.825 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.115      ;
; 0.864 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.156      ;
; 0.949 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.240      ;
; 0.949 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.240      ;
; 0.949 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.240      ;
; 0.949 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.240      ;
; 0.949 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.240      ;
; 0.962 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.253      ;
; 0.998 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.289      ;
; 1.006 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.295      ;
; 1.021 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.300      ;
; 1.025 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.317      ;
; 1.028 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.318      ;
; 1.029 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.319      ;
; 1.029 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.319      ;
; 1.030 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.320      ;
; 1.032 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.322      ;
; 1.032 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.322      ;
; 1.032 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.322      ;
; 1.034 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.324      ;
; 1.036 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.326      ;
; 1.037 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.327      ;
; 1.037 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.328      ;
; 1.042 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.320      ;
; 1.055 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.345      ;
; 1.058 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.348      ;
; 1.062 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.353      ;
; 1.066 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.357      ;
; 1.068 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.358      ;
; 1.070 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 1.360      ;
; 1.076 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.079      ; 1.367      ;
; 1.110 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.402      ;
; 1.179 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.473      ;
; 1.188 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.482      ;
; 1.188 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.482      ;
; 1.202 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.494      ;
; 1.203 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.482      ;
; 1.234 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.513      ;
; 1.262 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.541      ;
; 1.271 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.550      ;
; 1.319 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.075      ; 1.606      ;
; 1.340 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.625      ;
; 1.365 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 1.650      ;
; 1.398 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.692      ;
; 1.398 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.692      ;
; 1.400 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.694      ;
; 1.402 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.696      ;
; 1.402 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.696      ;
; 1.403 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.697      ;
; 1.405 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.699      ;
; 1.410 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.704      ;
; 1.428 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.722      ;
; 1.429 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.723      ;
; 1.430 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.724      ;
; 1.432 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.726      ;
; 1.434 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.728      ;
; 1.434 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.728      ;
; 1.435 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.714      ;
; 1.438 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.080      ; 1.730      ;
; 1.439 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.733      ;
; 1.441 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.735      ;
; 1.442 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.736      ;
; 1.445 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.739      ;
; 1.446 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.740      ;
; 1.459 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.753      ;
; 1.464 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.758      ;
; 1.465 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.759      ;
; 1.466 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.760      ;
; 1.468 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.762      ;
; 1.469 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.763      ;
; 1.469 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.763      ;
; 1.471 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.765      ;
; 1.477 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.771      ;
; 1.481 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.082      ; 1.775      ;
; 1.525 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.818      ;
; 1.525 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.818      ;
; 1.525 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.818      ;
; 1.525 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.818      ;
; 1.525 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.081      ; 1.818      ;
; 1.589 ; PPU:inst9|g[3]                                   ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 0.000        ; 0.126      ; 1.947      ;
; 1.601 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.075      ; 1.888      ;
; 1.680 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.076      ; 1.968      ;
; 1.717 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.078      ; 2.007      ;
+-------+--------------------------------------------------+--------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 35.468 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 40.000       ; 0.118      ; 4.651      ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 3.658 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.404      ; 4.294      ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 57.803 ns




+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 26.76 MHz  ; 26.76 MHz       ; PPU:inst9|VGA_CLK                                 ;                                                ;
; 29.7 MHz   ; 29.7 MHz        ; CLKDIV:inst4|CLK_OUT~reg0                         ;                                                ;
; 108.59 MHz ; 108.59 MHz      ; PPU:inst9|clk_out                                 ;                                                ;
; 190.48 MHz ; 190.48 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 388.2 MHz  ; 238.04 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PPU:inst9|VGA_CLK                                 ; -21.448 ; -394.308      ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -10.258 ; -1448.706     ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; -3.596  ; -107.770      ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 3.163   ; 0.000         ;
; PPU:inst9|clk_out                                 ; 30.791  ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -0.182 ; -0.341        ;
; PPU:inst9|VGA_CLK                                 ; 0.384  ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 0.385  ; 0.000         ;
; PPU:inst9|clk_out                                 ; 0.472  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.478  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 35.700 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 3.262 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 3.518  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 9.608  ; 0.000         ;
; CLOCK                                             ; 10.264 ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 19.538 ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 19.601 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 19.621 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                    ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; -21.448 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.833      ; 23.204     ;
; -21.425 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.823      ; 23.171     ;
; -21.415 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.833      ; 23.171     ;
; -21.354 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.849      ; 23.126     ;
; -21.348 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.839      ; 23.110     ;
; -21.321 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.849      ; 23.093     ;
; -21.317 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.823      ; 23.063     ;
; -21.242 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.831      ; 22.996     ;
; -21.240 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.839      ; 23.002     ;
; -21.232 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.831      ; 22.986     ;
; -21.227 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.832      ; 22.982     ;
; -21.199 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.823      ; 22.945     ;
; -21.193 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.825      ; 22.941     ;
; -21.188 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.831      ; 22.942     ;
; -21.165 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.847      ; 22.935     ;
; -21.155 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.847      ; 22.925     ;
; -21.133 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.848      ; 22.904     ;
; -21.122 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.839      ; 22.884     ;
; -21.116 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.841      ; 22.880     ;
; -21.111 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.847      ; 22.881     ;
; -21.060 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.828      ; 22.811     ;
; -21.019 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.832      ; 22.774     ;
; -20.996 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.828      ; 22.747     ;
; -20.983 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.844      ; 22.750     ;
; -20.975 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.825      ; 22.723     ;
; -20.958 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.832      ; 22.713     ;
; -20.942 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.848      ; 22.713     ;
; -20.915 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.825      ; 22.663     ;
; -20.910 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.828      ; 22.661     ;
; -20.902 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.844      ; 22.669     ;
; -20.898 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.841      ; 22.662     ;
; -20.881 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.848      ; 22.652     ;
; -20.849 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.823      ; 22.595     ;
; -20.821 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.841      ; 22.585     ;
; -20.816 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.844      ; 22.583     ;
; -20.772 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.839      ; 22.534     ;
; -16.029 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.831      ; 17.783     ;
; -15.939 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.841      ; 17.703     ;
; -15.921 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.831      ; 17.675     ;
; -15.906 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.841      ; 17.670     ;
; -15.846 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.839      ; 17.608     ;
; -15.836 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.839      ; 17.598     ;
; -15.803 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.831      ; 17.557     ;
; -15.797 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.833      ; 17.553     ;
; -15.792 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.839      ; 17.554     ;
; -15.718 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.840      ; 17.481     ;
; -15.664 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.836      ; 17.423     ;
; -15.623 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.840      ; 17.386     ;
; -15.579 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.833      ; 17.335     ;
; -15.562 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.840      ; 17.325     ;
; -15.541 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.836      ; 17.300     ;
; -15.494 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.833      ; 17.250     ;
; -15.453 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.831      ; 17.207     ;
; -15.450 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.836      ; 17.209     ;
; -13.740 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.831      ; 15.494     ;
; -13.646 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.847      ; 15.416     ;
; -10.372 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.704      ; 11.999     ;
; -10.265 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.709      ; 11.897     ;
; -10.184 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.706      ; 11.813     ;
; -10.179 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.709      ; 11.811     ;
; -10.119 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.704      ; 11.746     ;
; -10.114 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.712      ; 11.749     ;
; -10.109 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.713      ; 11.745     ;
; -10.094 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.714      ; 11.731     ;
; -10.067 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.712      ; 11.702     ;
; -10.059 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.704      ; 11.686     ;
; -10.053 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.714      ; 11.690     ;
; -10.048 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.713      ; 11.684     ;
; -10.034 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.704      ; 11.661     ;
; -10.023 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.709      ; 11.655     ;
; -9.929  ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.706      ; 11.558     ;
; -9.916  ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.706      ; 11.545     ;
; -9.875  ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.712      ; 11.510     ;
; -9.771  ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.713      ; 11.407     ;
; -9.081  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.676      ; 10.680     ;
; -9.070  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.704      ; 10.697     ;
; -9.015  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.704      ; 10.642     ;
; -9.000  ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.706      ; 10.629     ;
; -8.982  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.709      ; 10.614     ;
; -8.974  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.681      ; 10.578     ;
; -8.963  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.709      ; 10.595     ;
; -8.935  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.706      ; 10.564     ;
; -8.925  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.712      ; 10.560     ;
; -8.897  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.706      ; 10.526     ;
; -8.893  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.678      ; 10.494     ;
; -8.892  ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.706      ; 10.521     ;
; -8.888  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.681      ; 10.492     ;
; -8.887  ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.716      ; 10.526     ;
; -8.885  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.709      ; 10.517     ;
; -8.878  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.712      ; 10.513     ;
; -8.861  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.714      ; 10.498     ;
; -8.860  ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.716      ; 10.499     ;
; -8.852  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.704      ; 10.479     ;
; -8.828  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.676      ; 10.427     ;
; -8.827  ; PPU:inst9|PALETTE_ROM~27                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.686      ; 10.436     ;
; -8.826  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.714      ; 10.463     ;
; -8.823  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.684      ; 10.430     ;
; -8.818  ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.704      ; 10.445     ;
; -8.818  ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.685      ; 10.426     ;
; -8.817  ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.714      ; 10.454     ;
+---------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                                                                            ; Launch Clock              ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; -10.258 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.405     ; 7.843      ;
; -10.048 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.405     ; 7.633      ;
; -10.011 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 7.599      ;
; -10.002 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 7.590      ;
; -9.911  ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 7.499      ;
; -9.879  ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.389     ; 7.480      ;
; -9.874  ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 7.462      ;
; -9.857  ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 7.445      ;
; -9.849  ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 7.437      ;
; -9.828  ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 7.416      ;
; -9.759  ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 7.347      ;
; -9.669  ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.389     ; 7.270      ;
; -9.633  ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 7.221      ;
; -9.632  ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 7.236      ;
; -9.623  ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 7.227      ;
; -9.617  ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.405     ; 7.202      ;
; -9.551  ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 7.139      ;
; -9.532  ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 7.136      ;
; -9.495  ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 7.099      ;
; -9.485  ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.405     ; 7.070      ;
; -9.478  ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 7.082      ;
; -9.470  ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 7.074      ;
; -9.463  ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.405     ; 7.048      ;
; -9.449  ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 7.053      ;
; -9.443  ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.405     ; 7.028      ;
; -9.380  ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 6.984      ;
; -9.348  ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 6.936      ;
; -9.263  ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.405     ; 6.848      ;
; -9.254  ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 6.858      ;
; -9.238  ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.389     ; 6.839      ;
; -9.236  ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 6.824      ;
; -9.235  ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.405     ; 6.820      ;
; -9.172  ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 6.776      ;
; -9.106  ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.389     ; 6.707      ;
; -9.084  ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.389     ; 6.685      ;
; -9.064  ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.389     ; 6.665      ;
; -8.990  ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.530     ; 6.450      ;
; -8.969  ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 6.573      ;
; -8.927  ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.530     ; 6.387      ;
; -8.884  ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.389     ; 6.485      ;
; -8.864  ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.530     ; 6.324      ;
; -8.857  ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 6.461      ;
; -8.856  ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.389     ; 6.457      ;
; -8.830  ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 6.418      ;
; -8.800  ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 6.388      ;
; -8.798  ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.530     ; 6.258      ;
; -8.744  ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.530     ; 6.204      ;
; -8.689  ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 6.277      ;
; -8.677  ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.530     ; 6.137      ;
; -8.635  ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.402     ; 6.223      ;
; -8.619  ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.530     ; 6.079      ;
; -8.611  ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.514     ; 6.087      ;
; -8.551  ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.530     ; 6.011      ;
; -8.548  ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.514     ; 6.024      ;
; -8.485  ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.514     ; 5.961      ;
; -8.451  ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 6.055      ;
; -8.421  ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 6.025      ;
; -8.419  ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.514     ; 5.895      ;
; -8.365  ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.514     ; 5.841      ;
; -8.310  ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 5.914      ;
; -8.298  ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.514     ; 5.774      ;
; -8.287  ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.494     ; 5.746      ;
; -8.287  ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.494     ; 5.746      ;
; -8.276  ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.493     ; 5.736      ;
; -8.276  ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.493     ; 5.736      ;
; -8.256  ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.386     ; 5.860      ;
; -8.240  ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.514     ; 5.716      ;
; -8.231  ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.488     ; 5.696      ;
; -8.220  ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.487     ; 5.686      ;
; -8.172  ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.514     ; 5.648      ;
; -7.956  ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.397     ; 5.549      ;
; -7.896  ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.394     ; 5.492      ;
; -7.887  ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.394     ; 5.483      ;
; -7.884  ; MemoryController:inst8|UADDR[0]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.494     ; 5.343      ;
; -7.884  ; MemoryController:inst8|UADDR[0]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.494     ; 5.343      ;
; -7.876  ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.494     ; 5.335      ;
; -7.876  ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.494     ; 5.335      ;
; -7.828  ; MemoryController:inst8|UADDR[0]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.488     ; 5.293      ;
; -7.820  ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.488     ; 5.285      ;
; -7.796  ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.394     ; 5.392      ;
; -7.785  ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.494     ; 5.244      ;
; -7.785  ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.494     ; 5.244      ;
; -7.759  ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.394     ; 5.355      ;
; -7.751  ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.494     ; 5.210      ;
; -7.751  ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.494     ; 5.210      ;
; -7.746  ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.397     ; 5.339      ;
; -7.742  ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.394     ; 5.338      ;
; -7.734  ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.394     ; 5.330      ;
; -7.733  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~207                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.438     ; 5.248      ;
; -7.729  ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.488     ; 5.194      ;
; -7.713  ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.394     ; 5.309      ;
; -7.695  ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.488     ; 5.160      ;
; -7.690  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~22                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.399     ; 5.244      ;
; -7.690  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~27                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.399     ; 5.244      ;
; -7.690  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~26                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.399     ; 5.244      ;
; -7.690  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~23                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.399     ; 5.244      ;
; -7.690  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~24                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.399     ; 5.244      ;
; -7.690  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~25                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.399     ; 5.244      ;
; -7.682  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~211                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.435     ; 5.200      ;
; -7.682  ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~206                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.435     ; 5.200      ;
+---------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.596 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.799      ;
; -3.595 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.798      ;
; -3.594 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.797      ;
; -3.594 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.797      ;
; -3.594 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.797      ;
; -3.594 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.797      ;
; -3.594 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.797      ;
; -3.594 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.797      ;
; -3.593 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.796      ;
; -3.593 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.796      ;
; -3.593 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.796      ;
; -3.593 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.796      ;
; -3.593 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.796      ;
; -3.592 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.795      ;
; -3.592 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.749     ; 0.796      ;
; -3.592 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.795      ;
; -3.592 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.749     ; 0.796      ;
; -3.592 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.795      ;
; -3.592 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.795      ;
; -3.591 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.749     ; 0.795      ;
; -3.591 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.749     ; 0.795      ;
; -3.591 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.794      ;
; -3.591 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.749     ; 0.795      ;
; -3.591 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.794      ;
; -3.591 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.749     ; 0.795      ;
; -3.591 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.794      ;
; -3.591 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.750     ; 0.794      ;
; -3.590 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.749     ; 0.794      ;
; -3.590 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.749     ; 0.794      ;
; -3.590 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.749     ; 0.794      ;
; 2.749  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.168      ;
; 2.749  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.168      ;
; 2.749  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.168      ;
; 2.750  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.167      ;
; 2.750  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.167      ;
; 2.750  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.167      ;
; 2.750  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.167      ;
; 2.751  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.166      ;
; 2.755  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.162      ;
; 2.755  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.162      ;
; 2.755  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.162      ;
; 2.756  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.161      ;
; 2.756  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.161      ;
; 2.756  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.161      ;
; 2.756  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.161      ;
; 2.757  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.160      ;
; 2.795  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.122      ;
; 2.795  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.122      ;
; 2.795  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.122      ;
; 2.796  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.121      ;
; 2.796  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.121      ;
; 2.796  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.121      ;
; 2.796  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.121      ;
; 2.797  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.120      ;
; 2.799  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.118      ;
; 2.799  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.118      ;
; 2.799  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.118      ;
; 2.800  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.117      ;
; 2.800  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.117      ;
; 2.800  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.117      ;
; 2.800  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.117      ;
; 2.801  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 5.116      ;
; 2.858  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 5.050      ;
; 2.864  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 5.044      ;
; 2.904  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 5.004      ;
; 2.908  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 5.000      ;
; 3.038  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.879      ;
; 3.038  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.879      ;
; 3.038  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.879      ;
; 3.039  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.878      ;
; 3.039  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.878      ;
; 3.039  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.878      ;
; 3.039  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.878      ;
; 3.040  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.877      ;
; 3.050  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.858      ;
; 3.051  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.857      ;
; 3.051  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.857      ;
; 3.053  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.855      ;
; 3.056  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.852      ;
; 3.056  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.852      ;
; 3.057  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.851      ;
; 3.057  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.851      ;
; 3.057  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.851      ;
; 3.059  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.849      ;
; 3.059  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.849      ;
; 3.062  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.846      ;
; 3.063  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.845      ;
; 3.065  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.843      ;
; 3.094  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.823      ;
; 3.094  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.823      ;
; 3.094  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.823      ;
; 3.095  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.822      ;
; 3.095  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.822      ;
; 3.095  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.822      ;
; 3.095  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.822      ;
; 3.096  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.084     ; 4.821      ;
; 3.096  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.812      ;
; 3.097  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.811      ;
; 3.097  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.811      ;
; 3.099  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_GRN[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.093     ; 4.809      ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 3.163 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.137      ; 16.976     ;
; 3.229 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.142      ; 16.915     ;
; 3.297 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.134      ; 16.839     ;
; 3.345 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.130      ; 16.787     ;
; 3.375 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.303     ; 16.324     ;
; 3.553 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.142      ; 16.591     ;
; 3.557 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.310     ; 16.135     ;
; 3.558 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.479      ; 16.923     ;
; 3.621 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.134      ; 16.515     ;
; 3.624 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.484      ; 16.862     ;
; 3.625 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.479      ; 16.856     ;
; 3.691 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.484      ; 16.795     ;
; 3.692 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.476      ; 16.786     ;
; 3.726 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.127      ; 16.403     ;
; 3.744 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.478      ; 16.736     ;
; 3.756 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.478      ; 16.724     ;
; 3.758 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.137      ; 16.381     ;
; 3.759 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.476      ; 16.719     ;
; 3.770 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.039      ; 16.271     ;
; 3.777 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.479      ; 16.704     ;
; 3.802 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.479      ; 16.679     ;
; 3.810 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.483      ; 16.675     ;
; 3.822 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.483      ; 16.663     ;
; 3.837 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.039      ; 16.204     ;
; 3.843 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.484      ; 16.643     ;
; 3.861 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.144      ; 16.285     ;
; 3.868 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.484      ; 16.618     ;
; 3.868 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.130      ; 16.264     ;
; 3.878 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.475      ; 16.599     ;
; 3.890 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.475      ; 16.587     ;
; 3.901 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.135      ; 16.236     ;
; 3.904 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.140      ; 16.238     ;
; 3.908 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.123      ; 16.217     ;
; 3.911 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.476      ; 16.567     ;
; 3.919 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.145      ; 16.228     ;
; 3.936 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.476      ; 16.542     ;
; 3.938 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.313     ; 15.751     ;
; 3.952 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.484      ; 16.534     ;
; 3.956 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.038      ; 16.084     ;
; 3.968 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.038      ; 16.072     ;
; 3.970 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.303     ; 15.729     ;
; 3.975 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.479      ; 16.506     ;
; 3.987 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.137      ; 16.152     ;
; 3.989 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.039      ; 16.052     ;
; 4.006 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.134      ; 16.130     ;
; 4.014 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.039      ; 16.027     ;
; 4.027 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.131      ; 16.106     ;
; 4.050 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.126      ; 16.078     ;
; 4.056 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.478      ; 16.424     ;
; 4.073 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.296     ; 15.633     ;
; 4.082 ; MemoryController:inst8|OTHER_CTRL[14][2]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.482      ; 16.402     ;
; 4.083 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.125      ; 16.044     ;
; 4.103 ; MemoryController:inst8|OTHER_CTRL[1][2]                                                                        ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.478      ; 16.377     ;
; 4.105 ; MemoryController:inst8|OTHER_CTRL[14][2]                                                                       ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.477      ; 16.374     ;
; 4.109 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.122      ; 16.015     ;
; 4.119 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.135      ; 16.018     ;
; 4.120 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.317     ; 15.565     ;
; 4.121 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.478      ; 16.359     ;
; 4.122 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.483      ; 16.363     ;
; 4.124 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.140      ; 16.018     ;
; 4.124 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.129      ; 16.007     ;
; 4.124 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.143      ; 16.021     ;
; 4.126 ; MemoryController:inst8|OTHER_CTRL[1][2]                                                                        ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.473      ; 16.349     ;
; 4.129 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.476      ; 16.349     ;
; 4.142 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[6]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.304     ; 15.556     ;
; 4.145 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a3~portb_address_reg0     ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.132      ; 15.989     ;
; 4.145 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.120      ; 15.977     ;
; 4.173 ; MemoryController:inst8|OTHER_CTRL[7][1]                                                                        ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.480      ; 16.309     ;
; 4.173 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.139      ; 15.968     ;
; 4.182 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.127      ; 15.947     ;
; 4.187 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.483      ; 16.298     ;
; 4.187 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.039      ; 15.854     ;
; 4.190 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.475      ; 16.287     ;
; 4.221 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[20]                                                                ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.479      ; 16.260     ;
; 4.236 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.135      ; 15.901     ;
; 4.241 ; MemoryController:inst8|OTHER_CTRL[7][1]                                                                        ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.472      ; 16.233     ;
; 4.242 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a21~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.129      ; 15.889     ;
; 4.248 ; MemoryController:inst8|OTHER_CTRL[26][3]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.486      ; 16.240     ;
; 4.255 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.475      ; 16.222     ;
; 4.257 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.147      ; 15.892     ;
; 4.262 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.314     ; 15.426     ;
; 4.268 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]                                                                 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.038      ; 15.772     ;
; 4.280 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.142      ; 15.864     ;
; 4.281 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|DATA_OUT[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.303     ; 15.418     ;
; 4.282 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.132      ; 15.852     ;
; 4.287 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[20]                                                                ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.484      ; 16.199     ;
; 4.293 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a27~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.141      ; 15.850     ;
; 4.302 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a16~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.140      ; 15.840     ;
; 4.317 ; MemoryController:inst8|OTHER_CTRL[14][2]                                                                       ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.037      ; 15.722     ;
; 4.325 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a0~portb_address_reg0     ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.142      ; 15.819     ;
; 4.329 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|A[5]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.304     ; 15.369     ;
; 4.333 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]                                                                 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.038      ; 15.707     ;
; 4.336 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.300     ; 15.366     ;
; 4.338 ; MemoryController:inst8|OTHER_CTRL[1][2]                                                                        ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.033      ; 15.697     ;
; 4.339 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a11~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.124      ; 15.787     ;
; 4.345 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.315     ; 15.342     ;
; 4.348 ; MemoryController:inst8|OTHER_CTRL[25][5]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.479      ; 16.133     ;
; 4.353 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[11]                                                                ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.474      ; 16.123     ;
; 4.355 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[20]                                                                ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.476      ; 16.123     ;
; 4.360 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a5~portb_address_reg0     ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.138      ; 15.780     ;
+-------+----------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PPU:inst9|clk_out'                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 30.791 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.136      ;
; 30.877 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.050      ;
; 30.887 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.040      ;
; 30.917 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 9.010      ;
; 30.973 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 8.954      ;
; 31.003 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 8.924      ;
; 31.013 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 8.914      ;
; 31.099 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 8.828      ;
; 31.162 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.759      ;
; 31.234 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.690      ;
; 31.248 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.673      ;
; 31.288 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.633      ;
; 31.360 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.564      ;
; 31.374 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.547      ;
; 31.398 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.526      ;
; 31.430 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 8.502      ;
; 31.444 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 8.483      ;
; 31.452 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.472      ;
; 31.488 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.436      ;
; 31.516 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 8.416      ;
; 31.524 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.400      ;
; 31.540 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 8.387      ;
; 31.556 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 8.376      ;
; 31.578 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.346      ;
; 31.593 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.331      ;
; 31.594 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 8.331      ;
; 31.614 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.310      ;
; 31.616 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.308      ;
; 31.642 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 8.290      ;
; 31.652 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.272      ;
; 31.719 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.205      ;
; 31.720 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 8.205      ;
; 31.742 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.182      ;
; 31.749 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.115     ; 8.138      ;
; 31.757 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.167      ;
; 31.758 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 8.167      ;
; 31.778 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.146      ;
; 31.815 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 8.106      ;
; 31.875 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.115     ; 8.012      ;
; 31.881 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.115     ; 8.006      ;
; 31.883 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 8.041      ;
; 31.884 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 8.041      ;
; 31.897 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 8.028      ;
; 31.931 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.990      ;
; 32.017 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.904      ;
; 32.023 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.902      ;
; 32.057 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.864      ;
; 32.060 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.864      ;
; 32.061 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.864      ;
; 32.083 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.842      ;
; 32.083 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.849      ;
; 32.102 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.114     ; 7.786      ;
; 32.143 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.778      ;
; 32.187 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.738      ;
; 32.209 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.716      ;
; 32.223 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.702      ;
; 32.228 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.114     ; 7.660      ;
; 32.234 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.114     ; 7.654      ;
; 32.247 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.678      ;
; 32.278 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.646      ;
; 32.299 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.633      ;
; 32.314 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.610      ;
; 32.349 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.576      ;
; 32.373 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.552      ;
; 32.387 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.538      ;
; 32.410 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.115     ; 7.477      ;
; 32.419 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.078     ; 7.505      ;
; 32.420 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.505      ;
; 32.425 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.507      ;
; 32.426 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.495      ;
; 32.446 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.486      ;
; 32.463 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.469      ;
; 32.475 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.114     ; 7.413      ;
; 32.487 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 7.440      ;
; 32.512 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.409      ;
; 32.513 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.412      ;
; 32.535 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 7.392      ;
; 32.552 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.369      ;
; 32.569 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.115     ; 7.318      ;
; 32.572 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.360      ;
; 32.573 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 7.354      ;
; 32.584 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.337      ;
; 32.589 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.343      ;
; 32.601 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.114     ; 7.287      ;
; 32.604 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.328      ;
; 32.607 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.114     ; 7.281      ;
; 32.610 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.322      ;
; 32.613 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 7.314      ;
; 32.621 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 7.306      ;
; 32.638 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.081     ; 7.283      ;
; 32.641 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8]     ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 7.294      ;
; 32.661 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 7.266      ;
; 32.679 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.067     ; 7.256      ;
; 32.695 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.115     ; 7.192      ;
; 32.699 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 7.228      ;
; 32.701 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.115     ; 7.186      ;
; 32.723 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.077     ; 7.202      ;
; 32.734 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.198      ;
; 32.736 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.070     ; 7.196      ;
; 32.747 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.075     ; 7.180      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.182 ; CLKDIV:inst4|CLK_OUT~reg0             ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.669      ;
; -0.159 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|VGA_CLK                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 0.684      ;
; -0.158 ; CLKDIV:inst4|CLK_OUT~reg0             ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 0.693      ;
; -0.138 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|VGA_CLK                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 0.705      ;
; 0.519  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|clk_out                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 1.362      ;
; 0.594  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|clk_out                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 1.437      ;
; 0.720  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[0]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.986      ;
; 0.725  ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.991      ;
; 0.729  ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.995      ;
; 0.730  ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.996      ;
; 0.730  ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.996      ;
; 0.731  ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.997      ;
; 0.987  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 1.005  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.271      ;
; 1.005  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.271      ;
; 1.008  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.274      ;
; 1.022  ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.288      ;
; 1.031  ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.067  ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.333      ;
; 1.110  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.333      ;
; 1.131  ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.397      ;
; 1.131  ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.397      ;
; 1.141  ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.407      ;
; 1.150  ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.416      ;
; 1.152  ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.418      ;
; 1.218  ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.484      ;
; 1.232  ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.498      ;
; 1.245  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 2.468      ;
; 1.247  ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.513      ;
; 1.247  ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.513      ;
; 1.250  ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.516      ;
; 1.270  ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.536      ;
; 1.270  ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.536      ;
; 1.270  ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.536      ;
; 1.594  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.669      ; 2.833      ;
; 1.759  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.669      ; 2.998      ;
; 2.337  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 3.568      ;
; 2.598  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 3.829      ;
; 2.690  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_we_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 3.921      ;
; 2.865  ; MemoryController:inst8|PPU_CTRL[7][5] ; PPU:inst9|PALETTE_ROM~59                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 0.934      ;
; 2.908  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.669      ; 4.147      ;
; 2.984  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~55                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 4.291      ;
; 2.984  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~56                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 4.291      ;
; 2.984  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~58                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 4.291      ;
; 2.984  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~59                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 4.291      ;
; 2.984  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~54                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 4.291      ;
; 3.001  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_we_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 4.232      ;
; 3.009  ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.984     ; 1.355      ;
; 3.106  ; MemoryController:inst8|PPU_CTRL[7][6] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 1.105      ;
; 3.114  ; MemoryController:inst8|PPU_CTRL[7][3] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 1.113      ;
; 3.128  ; MemoryController:inst8|PPU_CTRL[7][5] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 1.127      ;
; 3.135  ; MemoryController:inst8|PPU_CTRL[7][1] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 1.134      ;
; 3.149  ; MemoryController:inst8|PPU_CTRL[7][2] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 1.148      ;
; 3.151  ; MemoryController:inst8|PPU_CTRL[7][2] ; PPU:inst9|PALETTE_ROM~56                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 1.220      ;
; 3.188  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~90                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.781      ; 4.504      ;
; 3.202  ; MemoryController:inst8|PPU_CTRL[0][0] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.981     ; 1.551      ;
; 3.205  ; MemoryController:inst8|PPU_CTRL[7][1] ; PPU:inst9|PALETTE_ROM~55                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 1.274      ;
; 3.262  ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.984     ; 1.608      ;
; 3.264  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.653      ; 4.487      ;
; 3.284  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~47                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.788      ; 4.607      ;
; 3.284  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~49                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.788      ; 4.607      ;
; 3.309  ; MemoryController:inst8|PPU_CTRL[6][2] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.972     ; 1.667      ;
; 3.310  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~56                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 4.617      ;
; 3.310  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~55                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 4.617      ;
; 3.310  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~58                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 4.617      ;
; 3.310  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~59                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 4.617      ;
; 3.310  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~54                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 4.617      ;
; 3.312  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.669      ; 4.551      ;
; 3.336  ; MemoryController:inst8|PPU_CTRL[7][4] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 1.335      ;
; 3.354  ; MemoryController:inst8|PPU_CTRL[7][0] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 1.353      ;
; 3.373  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~98                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.797      ; 4.705      ;
; 3.373  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~95                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.797      ; 4.705      ;
; 3.373  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~99                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.797      ; 4.705      ;
; 3.373  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~97                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.797      ; 4.705      ;
; 3.373  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~96                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.797      ; 4.705      ;
; 3.373  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~94                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.797      ; 4.705      ;
; 3.386  ; MemoryController:inst8|PPU_CTRL[6][0] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.972     ; 1.744      ;
; 3.386  ; MemoryController:inst8|PPU_CTRL[7][0] ; PPU:inst9|PALETTE_ROM~230                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 1.469      ;
; 3.390  ; MemoryController:inst8|PPU_CTRL[7][4] ; PPU:inst9|PALETTE_ROM~90                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.217     ; 1.468      ;
; 3.419  ; MemoryController:inst8|PPU_CTRL[7][1] ; PPU:inst9|PALETTE_ROM~223                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.216     ; 1.498      ;
; 3.420  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~130                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 4.774      ;
; 3.420  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~127                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 4.774      ;
; 3.420  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~131                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 4.774      ;
; 3.420  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~129                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 4.774      ;
; 3.420  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~128                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 4.774      ;
; 3.420  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~126                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 4.774      ;
; 3.446  ; MemoryController:inst8|PPU_CTRL[7][1] ; PPU:inst9|PALETTE_ROM~87                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.176     ; 1.565      ;
; 3.449  ; MemoryController:inst8|PPU_CTRL[7][5] ; PPU:inst9|PALETTE_ROM~235                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 1.532      ;
; 3.456  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~82                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.749      ; 4.740      ;
; 3.456  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~83                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.749      ; 4.740      ;
; 3.456  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~81                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.749      ; 4.740      ;
; 3.456  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~80                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.749      ; 4.740      ;
; 3.456  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~78                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.749      ; 4.740      ;
; 3.456  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~79                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.749      ; 4.740      ;
; 3.462  ; MemoryController:inst8|PPU_CTRL[7][1] ; PPU:inst9|PALETTE_ROM~191                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 1.498      ;
; 3.466  ; MemoryController:inst8|PPU_CTRL[7][0] ; PPU:inst9|PALETTE_ROM~166                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 1.501      ;
; 3.505  ; MemoryController:inst8|PPU_CTRL[7][2] ; PPU:inst9|PALETTE_ROM~232                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.212     ; 1.588      ;
; 3.519  ; MemoryController:inst8|PPU_CTRL[7][0] ; PPU:inst9|PALETTE_ROM~222                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.216     ; 1.598      ;
; 3.530  ; MemoryController:inst8|PPU_CTRL[7][1] ; PPU:inst9|PALETTE_ROM~103                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 1.567      ;
; 3.532  ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~218                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.786      ; 4.853      ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'                                                                                                     ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.384 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.090      ; 0.669      ;
; 0.399 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.090      ; 0.684      ;
; 0.403 ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 0.669      ;
; 0.502 ; PPU:inst9|row[1]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.768      ;
; 0.525 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.090      ; 0.810      ;
; 0.528 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.090      ; 0.813      ;
; 0.716 ; PPU:inst9|col[9]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.982      ;
; 0.719 ; PPU:inst9|col[0]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.089      ; 1.003      ;
; 0.723 ; PPU:inst9|row[8]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.989      ;
; 0.723 ; PPU:inst9|row[7]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.989      ;
; 0.726 ; PPU:inst9|row[9]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.992      ;
; 0.726 ; PPU:inst9|row[6]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.992      ;
; 0.726 ; PPU:inst9|row[5]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.992      ;
; 0.729 ; PPU:inst9|col[1]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.995      ;
; 0.730 ; PPU:inst9|row[2]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.996      ;
; 0.732 ; PPU:inst9|col[2]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.998      ;
; 0.733 ; PPU:inst9|col[3]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 0.999      ;
; 0.737 ; PPU:inst9|row[1]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.003      ;
; 0.739 ; PPU:inst9|row[3]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.005      ;
; 0.744 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.090      ; 1.029      ;
; 0.752 ; PPU:inst9|col[4]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.018      ;
; 0.755 ; PPU:inst9|col[4]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.021      ;
; 0.829 ; PPU:inst9|col[5]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.095      ;
; 0.879 ; PPU:inst9|row[0]            ; PPU:inst9|row[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.145      ;
; 0.907 ; PPU:inst9|col[8]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.173      ;
; 0.923 ; PPU:inst9|col[5]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.189      ;
; 0.938 ; PPU:inst9|col[7]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.204      ;
; 0.979 ; PPU:inst9|col[6]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.245      ;
; 0.989 ; PPU:inst9|col[9]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.255      ;
; 1.004 ; PPU:inst9|col[6]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.270      ;
; 1.019 ; PPU:inst9|row[7]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.285      ;
; 1.042 ; PPU:inst9|row[8]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.308      ;
; 1.045 ; PPU:inst9|row[6]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.311      ;
; 1.047 ; PPU:inst9|row[7]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.313      ;
; 1.049 ; PPU:inst9|row[2]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.315      ;
; 1.050 ; PPU:inst9|row[5]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.316      ;
; 1.051 ; PPU:inst9|col[2]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.317      ;
; 1.051 ; PPU:inst9|col[1]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.317      ;
; 1.057 ; PPU:inst9|col[3]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.323      ;
; 1.059 ; PPU:inst9|row[1]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.325      ;
; 1.060 ; PPU:inst9|row[6]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.326      ;
; 1.063 ; PPU:inst9|row[3]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.329      ;
; 1.064 ; PPU:inst9|row[2]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.330      ;
; 1.066 ; PPU:inst9|col[2]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.332      ;
; 1.071 ; PPU:inst9|col[4]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.337      ;
; 1.086 ; PPU:inst9|col[4]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.352      ;
; 1.105 ; PPU:inst9|row[9]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.371      ;
; 1.145 ; PPU:inst9|col[1]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.411      ;
; 1.147 ; PPU:inst9|row[7]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.413      ;
; 1.148 ; PPU:inst9|row[8]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.414      ;
; 1.151 ; PPU:inst9|row[5]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; PPU:inst9|col[3]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.418      ;
; 1.152 ; PPU:inst9|row[0]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.418      ;
; 1.155 ; PPU:inst9|row[1]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.421      ;
; 1.161 ; PPU:inst9|row[3]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.427      ;
; 1.167 ; PPU:inst9|row[6]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.433      ;
; 1.171 ; PPU:inst9|row[2]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.437      ;
; 1.172 ; PPU:inst9|row[5]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.438      ;
; 1.173 ; PPU:inst9|col[1]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.439      ;
; 1.173 ; PPU:inst9|col[2]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.439      ;
; 1.179 ; PPU:inst9|col[3]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.445      ;
; 1.181 ; PPU:inst9|row[1]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.447      ;
; 1.185 ; PPU:inst9|row[3]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.451      ;
; 1.186 ; PPU:inst9|row[2]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.452      ;
; 1.188 ; PPU:inst9|col[2]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.454      ;
; 1.193 ; PPU:inst9|col[4]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.459      ;
; 1.208 ; PPU:inst9|col[4]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.474      ;
; 1.211 ; PPU:inst9|col[8]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.477      ;
; 1.217 ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.482      ;
; 1.238 ; PPU:inst9|row[2]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.504      ;
; 1.239 ; PPU:inst9|row[6]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.505      ;
; 1.241 ; PPU:inst9|row[5]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.507      ;
; 1.243 ; PPU:inst9|row[0]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.509      ;
; 1.263 ; PPU:inst9|NMIE              ; PPU:inst9|NMIE              ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.070      ; 1.528      ;
; 1.265 ; PPU:inst9|col[5]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.531      ;
; 1.267 ; PPU:inst9|col[1]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.533      ;
; 1.273 ; PPU:inst9|row[5]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.539      ;
; 1.274 ; PPU:inst9|col[3]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.540      ;
; 1.274 ; PPU:inst9|row[0]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.540      ;
; 1.277 ; PPU:inst9|row[1]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.543      ;
; 1.283 ; PPU:inst9|row[3]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.549      ;
; 1.283 ; PPU:inst9|col[6]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.549      ;
; 1.293 ; PPU:inst9|row[2]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.559      ;
; 1.295 ; PPU:inst9|col[1]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.561      ;
; 1.295 ; PPU:inst9|col[2]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.561      ;
; 1.295 ; PPU:inst9|col[7]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.561      ;
; 1.298 ; PPU:inst9|col[5]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.564      ;
; 1.301 ; PPU:inst9|col[3]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.567      ;
; 1.301 ; PPU:inst9|col[7]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.567      ;
; 1.303 ; PPU:inst9|row[1]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.569      ;
; 1.307 ; PPU:inst9|row[3]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.573      ;
; 1.308 ; PPU:inst9|row[2]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.574      ;
; 1.310 ; PPU:inst9|col[2]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.576      ;
; 1.315 ; PPU:inst9|col[4]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.581      ;
; 1.316 ; PPU:inst9|col[8]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.582      ;
; 1.325 ; PPU:inst9|col[7]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.591      ;
; 1.336 ; PPU:inst9|col[6]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.071      ; 1.602      ;
; 1.340 ; PPU:inst9|col[9]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK ; PPU:inst9|VGA_CLK ; 0.000        ; 0.528      ; 2.063      ;
+-------+-----------------------------+-----------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                             ;
+-------+-------------------------------------+-------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.385 ; CPU_6502:inst|flags[7]              ; CPU_6502:inst|flags[7]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; CPU_6502:inst|flags[0]              ; CPU_6502:inst|flags[0]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; CPU_6502:inst|IR[3]                 ; CPU_6502:inst|IR[3]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; CPU_6502:inst|flags[1]              ; CPU_6502:inst|flags[1]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.089      ; 0.669      ;
; 0.389 ; MemoryController:inst8|OAM_TRANSFER ; MemoryController:inst8|OAM_TRANSFER ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.085      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[7]                 ; CPU_6502:inst|SP[7]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[0]                  ; CPU_6502:inst|Y[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[0]                  ; CPU_6502:inst|A[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[6]                 ; CPU_6502:inst|SP[6]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[7]                  ; CPU_6502:inst|Y[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[4]                  ; CPU_6502:inst|A[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[7]                  ; CPU_6502:inst|X[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[5]                  ; CPU_6502:inst|M[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[1]                 ; CPU_6502:inst|SP[1]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[7]                 ; CPU_6502:inst|IR[7]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[1]                 ; CPU_6502:inst|IR[1]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[6]                  ; CPU_6502:inst|A[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|page_crossed          ; CPU_6502:inst|page_crossed          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[6]                  ; CPU_6502:inst|X[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[5]                 ; CPU_6502:inst|SP[5]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[5]                  ; CPU_6502:inst|X[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[11]                 ; CPU_6502:inst|M[11]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[4]                 ; CPU_6502:inst|SP[4]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[4]                  ; CPU_6502:inst|X[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[6]                 ; CPU_6502:inst|IR[6]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[7]                  ; CPU_6502:inst|M[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[9]                  ; CPU_6502:inst|M[9]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[8]                  ; CPU_6502:inst|M[8]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|NMI_STATE             ; CPU_6502:inst|NMI_STATE             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|page_corrected        ; CPU_6502:inst|page_corrected        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[0]                 ; CPU_6502:inst|IR[0]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|A[5]                  ; CPU_6502:inst|A[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[5]                  ; CPU_6502:inst|Y[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[4]                  ; CPU_6502:inst|Y[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[2]                 ; CPU_6502:inst|IR[2]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[6]                  ; CPU_6502:inst|Y[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|ADDR[1]~reg0          ; CPU_6502:inst|ADDR[1]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[0]                  ; CPU_6502:inst|X[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[4]                 ; CPU_6502:inst|IR[4]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[1]                  ; CPU_6502:inst|M[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[2]                  ; CPU_6502:inst|Y[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|M[0]                  ; CPU_6502:inst|M[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|Y[3]                  ; CPU_6502:inst|Y[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[2]                  ; CPU_6502:inst|X[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[2]                 ; CPU_6502:inst|SP[2]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|SP[3]                 ; CPU_6502:inst|SP[3]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|X[3]                  ; CPU_6502:inst|X[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|flags[3]              ; CPU_6502:inst|flags[3]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|IR[5]                 ; CPU_6502:inst|IR[5]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; CPU_6502:inst|flags[2]              ; CPU_6502:inst|flags[2]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; CPU_6502:inst|A[2]                  ; CPU_6502:inst|A[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|EX_CYCLE[2]           ; CPU_6502:inst|EX_CYCLE[2]           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|A[3]                  ; CPU_6502:inst|A[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|CPU_STATE.INIT1       ; CPU_6502:inst|CPU_STATE.INIT1       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|Y[1]                  ; CPU_6502:inst|Y[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|M[2]                  ; CPU_6502:inst|M[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|A[7]                  ; CPU_6502:inst|A[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|flags[6]              ; CPU_6502:inst|flags[6]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|R                     ; CPU_6502:inst|R                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|A[1]                  ; CPU_6502:inst|A[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|SP[0]                 ; CPU_6502:inst|SP[0]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|M[4]                  ; CPU_6502:inst|M[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|X[1]                  ; CPU_6502:inst|X[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|M[13]                 ; CPU_6502:inst|M[13]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|W                     ; CPU_6502:inst|W                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|M[12]                 ; CPU_6502:inst|M[12]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|M[10]                 ; CPU_6502:inst|M[10]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|CPU_STATE.INIT2       ; CPU_6502:inst|CPU_STATE.INIT2       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|M[15]                 ; CPU_6502:inst|M[15]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|ADDR[8]~reg0          ; CPU_6502:inst|ADDR[8]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|M[14]                 ; CPU_6502:inst|M[14]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|CPU_STATE.EXECUTE     ; CPU_6502:inst|CPU_STATE.EXECUTE     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|M[6]                  ; CPU_6502:inst|M[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|EX_CYCLE[0]           ; CPU_6502:inst|EX_CYCLE[0]           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|CPU_STATE.WAIT_OAM    ; CPU_6502:inst|CPU_STATE.WAIT_OAM    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|EX_CYCLE[1]           ; CPU_6502:inst|EX_CYCLE[1]           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; CPU_6502:inst|M[3]                  ; CPU_6502:inst|M[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; MemoryController:inst8|OAM_COUNT[0] ; MemoryController:inst8|OAM_COUNT[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; MemoryController:inst8|HC[7]        ; MemoryController:inst8|HC[7]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; MemoryController:inst8|HC_BIT       ; MemoryController:inst8|HC_BIT       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.669      ;
; 0.419 ; MemoryController:inst8|UPDATE_ADDR  ; MemoryController:inst8|UPDATE_ADDR  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.684      ;
; 0.474 ; MemoryController:inst8|HC[7]        ; MemoryController:inst8|HC[6]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.738      ;
; 0.475 ; MemoryController:inst8|CLEAR_DELAY  ; MemoryController:inst8|PPU_CLEAR    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.739      ;
; 0.503 ; CPU_6502:inst|CPU_STATE.INIT1       ; CPU_6502:inst|CPU_STATE.INIT2       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.768      ;
; 0.602 ; MemoryController:inst8|HC[3]        ; MemoryController:inst8|HC[2]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.866      ;
; 0.602 ; MemoryController:inst8|HC[1]        ; MemoryController:inst8|HC[0]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.866      ;
; 0.603 ; MemoryController:inst8|HC[2]        ; MemoryController:inst8|HC[1]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.867      ;
; 0.604 ; MemoryController:inst8|HC[6]        ; MemoryController:inst8|HC[5]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.868      ;
; 0.604 ; MemoryController:inst8|HC[5]        ; MemoryController:inst8|HC[4]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.868      ;
; 0.604 ; MemoryController:inst8|HC[4]        ; MemoryController:inst8|HC[3]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.868      ;
; 0.615 ; MemoryController:inst8|HC[0]        ; MemoryController:inst8|HC_BIT       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.069      ; 0.879      ;
; 0.667 ; CPU_6502:inst|ADDR[3]~reg0          ; CPU_6502:inst|ADDR[3]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.933      ;
; 0.669 ; CPU_6502:inst|ADDR[13]~reg0         ; CPU_6502:inst|ADDR[13]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.934      ;
; 0.670 ; MemoryController:inst8|PW           ; MemoryController:inst8|UPDATE_ADDR  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.935      ;
; 0.676 ; CPU_6502:inst|ADDR[14]~reg0         ; CPU_6502:inst|ADDR[14]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.941      ;
; 0.676 ; CPU_6502:inst|ADDR[12]~reg0         ; CPU_6502:inst|ADDR[12]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.942      ;
; 0.676 ; CPU_6502:inst|ADDR[6]~reg0          ; CPU_6502:inst|ADDR[6]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.942      ;
; 0.677 ; CPU_6502:inst|ADDR[11]~reg0         ; CPU_6502:inst|ADDR[11]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.942      ;
; 0.684 ; CPU_6502:inst|PC[12]~reg0           ; CPU_6502:inst|PC[12]~reg0           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.070      ; 0.949      ;
; 0.684 ; CPU_6502:inst|PC[0]~reg0            ; CPU_6502:inst|PC[0]~reg0            ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.071      ; 0.950      ;
+-------+-------------------------------------+-------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PPU:inst9|clk_out'                                                                                                                                               ;
+-------+--------------------------------------------------+--------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.472 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.737      ;
; 0.486 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.751      ;
; 0.605 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.870      ;
; 0.608 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.873      ;
; 0.610 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.875      ;
; 0.612 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.877      ;
; 0.613 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.878      ;
; 0.614 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.073      ; 0.882      ;
; 0.628 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.893      ;
; 0.629 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.894      ;
; 0.630 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 0.895      ;
; 0.714 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 0.978      ;
; 0.719 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 0.983      ;
; 0.744 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.009      ;
; 0.745 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.010      ;
; 0.754 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.019      ;
; 0.756 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.021      ;
; 0.766 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.031      ;
; 0.788 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.055      ;
; 0.857 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.122      ;
; 0.889 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.154      ;
; 0.889 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.154      ;
; 0.889 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.154      ;
; 0.889 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.154      ;
; 0.889 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.070      ; 1.154      ;
; 0.893 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.155      ;
; 0.897 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.160      ;
; 0.910 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.177      ;
; 0.911 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.060      ; 1.166      ;
; 0.926 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.188      ;
; 0.927 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.059      ; 1.181      ;
; 0.944 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.208      ;
; 0.946 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.210      ;
; 0.946 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.210      ;
; 0.950 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.212      ;
; 0.951 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.213      ;
; 0.952 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.216      ;
; 0.961 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.225      ;
; 0.963 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.067      ; 1.225      ;
; 0.963 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.227      ;
; 0.966 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.230      ;
; 0.967 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.231      ;
; 0.978 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.242      ;
; 0.980 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.244      ;
; 0.981 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.245      ;
; 0.984 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.248      ;
; 0.992 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.259      ;
; 1.002 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.266      ;
; 1.004 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.069      ; 1.268      ;
; 1.056 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.325      ;
; 1.072 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.341      ;
; 1.072 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.341      ;
; 1.082 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.060      ; 1.337      ;
; 1.086 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.353      ;
; 1.111 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.060      ; 1.366      ;
; 1.130 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.060      ; 1.385      ;
; 1.138 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.060      ; 1.393      ;
; 1.177 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.438      ;
; 1.203 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.064      ; 1.462      ;
; 1.219 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.066      ; 1.480      ;
; 1.242 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.511      ;
; 1.246 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.515      ;
; 1.254 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.523      ;
; 1.263 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.532      ;
; 1.266 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.535      ;
; 1.269 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.538      ;
; 1.269 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.538      ;
; 1.274 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.543      ;
; 1.281 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.060      ; 1.536      ;
; 1.286 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.072      ; 1.553      ;
; 1.299 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.568      ;
; 1.300 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.569      ;
; 1.302 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.571      ;
; 1.306 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.575      ;
; 1.316 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.585      ;
; 1.318 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.587      ;
; 1.319 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.588      ;
; 1.323 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.592      ;
; 1.324 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.593      ;
; 1.325 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.594      ;
; 1.325 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.594      ;
; 1.328 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.597      ;
; 1.330 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.599      ;
; 1.330 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.599      ;
; 1.332 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.601      ;
; 1.333 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.602      ;
; 1.333 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.602      ;
; 1.335 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.604      ;
; 1.341 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.610      ;
; 1.343 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.612      ;
; 1.349 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.074      ; 1.618      ;
; 1.389 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.661      ;
; 1.389 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.661      ;
; 1.389 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.661      ;
; 1.389 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.661      ;
; 1.389 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.077      ; 1.661      ;
; 1.401 ; PPU:inst9|g[3]                                   ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 0.000        ; 0.121      ; 1.737      ;
; 1.434 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.063      ; 1.692      ;
; 1.500 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.068      ; 1.763      ;
; 1.529 ; PPU:inst9|g[3]                                   ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[4] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 0.000        ; 0.121      ; 1.865      ;
+-------+--------------------------------------------------+--------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                            ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.478 ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_CLK[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_CLK[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_CLK[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.746      ;
; 0.591 ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_CLK[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.857      ;
; 0.601 ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_CLK[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.867      ;
; 0.654 ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_CLK[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.920      ;
; 0.655 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_CLK[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.921      ;
; 0.688 ; DVI_OUT:inst1|rSH_GRN[3]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; DVI_OUT:inst1|rSH_BLU[7]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; DVI_OUT:inst1|rSH_BLU[3]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; DVI_OUT:inst1|rSH_BLU[4]                    ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; DVI_OUT:inst1|rSH_RED[5]                    ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.954      ;
; 0.690 ; DVI_OUT:inst1|rSH_RED[8]                    ; DVI_OUT:inst1|rSH_RED[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; DVI_OUT:inst1|rSH_RED[4]                    ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.955      ;
; 0.690 ; DVI_OUT:inst1|rSH_GRN[9]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; DVI_OUT:inst1|rSH_BLU[5]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; DVI_OUT:inst1|rSH_BLU[8]                    ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; DVI_OUT:inst1|rSH_GRN[5]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; DVI_OUT:inst1|rSH_GRN[2]                    ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; DVI_OUT:inst1|rSH_RED[9]                    ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.957      ;
; 0.692 ; DVI_OUT:inst1|rSH_BLU[2]                    ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; DVI_OUT:inst1|rSH_RED[7]                    ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.957      ;
; 0.693 ; DVI_OUT:inst1|rSH_RED[3]                    ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.958      ;
; 0.693 ; DVI_OUT:inst1|rSH_RED[2]                    ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.958      ;
; 0.694 ; DVI_OUT:inst1|rSH_BLU[9]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; DVI_OUT:inst1|rSH_GRN[7]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.960      ;
; 0.724 ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_CLK[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.990      ;
; 0.768 ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_CLK[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.034      ;
; 0.879 ; DVI_OUT:inst1|rSH_RED[6]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.144      ;
; 0.884 ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_CLK[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.150      ;
; 0.890 ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.025      ;
; 0.952 ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.087      ;
; 1.056 ; DVI_OUT:inst1|rSH_GRN[8]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.323      ;
; 1.144 ; DVI_OUT:inst1|rSH_BLU[6]                    ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.414      ;
; 1.186 ; DVI_OUT:inst1|rSH_GRN[4]                    ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.456      ;
; 1.206 ; DVI_OUT:inst1|rSH_GRN[6]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.468      ;
; 1.489 ; DVI_OUT:inst1|rSH_GRN[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.656      ;
; 1.621 ; DVI_OUT:inst1|rSH_GRN[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.788      ;
; 1.795 ; DVI_OUT:inst1|rSH_BLU[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.962      ;
; 1.853 ; DVI_OUT:inst1|rSH_BLU[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.020      ;
; 2.635 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.737      ;
; 2.635 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.737      ;
; 2.635 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.737      ;
; 2.635 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.737      ;
; 2.635 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.737      ;
; 2.635 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.737      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.636 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.738      ;
; 2.637 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.739      ;
; 2.637 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.739      ;
; 2.637 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.739      ;
; 2.637 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.739      ;
; 2.637 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.739      ;
; 2.637 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.739      ;
; 2.637 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.739      ;
; 2.637 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.739      ;
; 2.638 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.740      ;
; 2.639 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.741      ;
; 2.639 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.193     ; 0.741      ;
; 2.830 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.102      ;
; 2.870 ; DVI_OUT:inst1|rSH_RED[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 3.024      ;
; 2.880 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.150      ;
; 2.887 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.157      ;
; 2.902 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.172      ;
; 2.912 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.186      ;
; 2.913 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.187      ;
; 2.914 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.188      ;
; 2.915 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.189      ;
; 2.916 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.190      ;
; 2.916 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.190      ;
; 2.917 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.191      ;
; 2.929 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.203      ;
; 2.969 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.241      ;
; 3.019 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.289      ;
; 3.026 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.296      ;
; 3.041 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.311      ;
; 3.051 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.325      ;
; 3.052 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.326      ;
; 3.053 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.327      ;
; 3.054 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.328      ;
; 3.055 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.329      ;
; 3.055 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.329      ;
; 3.056 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.330      ;
; 3.068 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.342      ;
; 3.069 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.343      ;
; 3.073 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.347      ;
; 3.075 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.349      ;
; 3.077 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.351      ;
; 3.077 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.351      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 35.700 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 40.000       ; 0.127      ; 4.429      ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 3.262 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.387      ; 3.864      ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 58.065 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; PPU:inst9|VGA_CLK                                 ; -9.522 ; -174.046      ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -5.288 ; -781.229      ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; -2.027 ; -60.718       ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 12.080 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 35.728 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.083 ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 0.177 ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 0.178 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.198 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 0.210 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 37.807 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; CLKDIV:inst4|CLK_OUT~reg0 ; 1.618 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[1] ; 3.762  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 9.719  ; 0.000         ;
; CLOCK                                             ; 9.832  ; 0.000         ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; 19.672 ; 0.000         ;
; PPU:inst9|VGA_CLK                                 ; 19.724 ; 0.000         ;
; PPU:inst9|clk_out                                 ; 19.752 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PPU:inst9|VGA_CLK'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; -9.522 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.116      ; 10.546     ;
; -9.450 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.105      ; 10.463     ;
; -9.446 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.116      ; 10.470     ;
; -9.440 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.111      ; 10.459     ;
; -9.392 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.111      ; 10.411     ;
; -9.383 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.114      ; 10.405     ;
; -9.374 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.105      ; 10.387     ;
; -9.373 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.100      ; 10.381     ;
; -9.369 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.114      ; 10.391     ;
; -9.367 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.115      ; 10.390     ;
; -9.366 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.111      ; 10.385     ;
; -9.329 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.114      ; 10.351     ;
; -9.325 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.100      ; 10.333     ;
; -9.316 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.103      ; 10.327     ;
; -9.308 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.114      ; 10.330     ;
; -9.302 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.103      ; 10.313     ;
; -9.299 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.100      ; 10.307     ;
; -9.295 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.104      ; 10.307     ;
; -9.294 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.115      ; 10.317     ;
; -9.286 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.114      ; 10.308     ;
; -9.283 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.115      ; 10.306     ;
; -9.283 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.115      ; 10.306     ;
; -9.281 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.114      ; 10.303     ;
; -9.271 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.115      ; 10.294     ;
; -9.262 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.103      ; 10.273     ;
; -9.243 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.115      ; 10.266     ;
; -9.241 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.103      ; 10.252     ;
; -9.222 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.104      ; 10.234     ;
; -9.220 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.111      ; 10.239     ;
; -9.219 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.103      ; 10.230     ;
; -9.216 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.104      ; 10.228     ;
; -9.211 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.104      ; 10.223     ;
; -9.209 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.103      ; 10.220     ;
; -9.199 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.104      ; 10.211     ;
; -9.176 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.104      ; 10.188     ;
; -9.148 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.100      ; 10.156     ;
; -6.937 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.108      ; 7.953      ;
; -6.912 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.103      ; 7.923      ;
; -6.864 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.103      ; 7.875      ;
; -6.861 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.108      ; 7.877      ;
; -6.855 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.106      ; 7.869      ;
; -6.841 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.106      ; 7.855      ;
; -6.838 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.103      ; 7.849      ;
; -6.801 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.106      ; 7.815      ;
; -6.782 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.107      ; 7.797      ;
; -6.780 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.106      ; 7.794      ;
; -6.758 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.106      ; 7.772      ;
; -6.755 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.107      ; 7.770      ;
; -6.729 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.107      ; 7.744      ;
; -6.715 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.107      ; 7.730      ;
; -6.715 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.107      ; 7.730      ;
; -6.708 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.106      ; 7.722      ;
; -6.692 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.107      ; 7.707      ;
; -6.676 ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg  ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.103      ; 7.687      ;
; -5.963 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.119      ; 6.990      ;
; -5.891 ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg ; PPU:inst9|PPU_STATUS_OUT[6] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.108      ; 6.907      ;
; -4.485 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.093      ; 5.486      ;
; -4.460 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.088      ; 5.456      ;
; -4.428 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 5.428      ;
; -4.427 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 5.426      ;
; -4.422 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 5.421      ;
; -4.415 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 5.414      ;
; -4.405 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 5.405      ;
; -4.404 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.088      ; 5.400      ;
; -4.386 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 5.386      ;
; -4.377 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.088      ; 5.373      ;
; -4.362 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 5.362      ;
; -4.355 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 5.354      ;
; -4.354 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 5.354      ;
; -4.354 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.093      ; 5.355      ;
; -4.354 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.088      ; 5.350      ;
; -4.328 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 5.327      ;
; -4.305 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 5.304      ;
; -4.208 ; PPU:inst9|PALETTE_ROM~49                                                                     ; PPU:inst9|r[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 5.208      ;
; -3.959 ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.086      ; 4.953      ;
; -3.953 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 4.953      ;
; -3.946 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 4.945      ;
; -3.940 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.088      ; 4.936      ;
; -3.939 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|r[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 4.938      ;
; -3.934 ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.081      ; 4.923      ;
; -3.924 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.088      ; 4.920      ;
; -3.920 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 4.920      ;
; -3.919 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 4.919      ;
; -3.910 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 4.909      ;
; -3.909 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 4.908      ;
; -3.902 ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|g[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.085      ; 4.895      ;
; -3.901 ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|r[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.084      ; 4.893      ;
; -3.896 ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|b[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.084      ; 4.888      ;
; -3.892 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[2]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.093      ; 4.893      ;
; -3.890 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.093      ; 4.891      ;
; -3.889 ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|g[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.084      ; 4.881      ;
; -3.888 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.091      ; 4.887      ;
; -3.879 ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.085      ; 4.872      ;
; -3.878 ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.081      ; 4.867      ;
; -3.860 ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.085      ; 4.853      ;
; -3.859 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|r[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 4.859      ;
; -3.858 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|r[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.092      ; 4.858      ;
; -3.854 ; PPU:inst9|PALETTE_ROM~47                                                                     ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.088      ; 4.850      ;
; -3.854 ; PPU:inst9|PALETTE_ROM~232                                                                    ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.089      ; 4.851      ;
; -3.851 ; PPU:inst9|PALETTE_ROM~25                                                                     ; PPU:inst9|r[6]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.001        ; 1.081      ; 4.840      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                            ; Launch Clock              ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.288 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.426     ; 3.822      ;
; -5.161 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.426     ; 3.695      ;
; -5.093 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.416     ; 3.637      ;
; -5.076 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.428     ; 3.608      ;
; -5.053 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.426     ; 3.587      ;
; -5.047 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.428     ; 3.579      ;
; -5.003 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.426     ; 3.537      ;
; -5.003 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.428     ; 3.535      ;
; -4.992 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.427     ; 3.525      ;
; -4.984 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.427     ; 3.517      ;
; -4.968 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.428     ; 3.500      ;
; -4.966 ; PPU:inst9|col[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.416     ; 3.510      ;
; -4.949 ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.426     ; 3.483      ;
; -4.936 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.427     ; 3.469      ;
; -4.935 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.428     ; 3.467      ;
; -4.914 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.426     ; 3.448      ;
; -4.913 ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.426     ; 3.447      ;
; -4.881 ; PPU:inst9|row[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.418     ; 3.423      ;
; -4.870 ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.597     ; 3.233      ;
; -4.868 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.427     ; 3.401      ;
; -4.858 ; PPU:inst9|col[2]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.416     ; 3.402      ;
; -4.852 ; PPU:inst9|row[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.418     ; 3.394      ;
; -4.840 ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.426     ; 3.374      ;
; -4.821 ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.597     ; 3.184      ;
; -4.808 ; PPU:inst9|col[1]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.416     ; 3.352      ;
; -4.808 ; PPU:inst9|row[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.418     ; 3.350      ;
; -4.802 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.427     ; 3.335      ;
; -4.798 ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.597     ; 3.161      ;
; -4.797 ; PPU:inst9|YSCL[3]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.417     ; 3.340      ;
; -4.789 ; PPU:inst9|YSCL[1]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.417     ; 3.332      ;
; -4.773 ; PPU:inst9|row[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.418     ; 3.315      ;
; -4.756 ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.428     ; 3.288      ;
; -4.754 ; PPU:inst9|col[4]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.416     ; 3.298      ;
; -4.753 ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.597     ; 3.116      ;
; -4.741 ; PPU:inst9|YSCL[0]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.417     ; 3.284      ;
; -4.740 ; PPU:inst9|row[7]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.418     ; 3.282      ;
; -4.736 ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.427     ; 3.269      ;
; -4.735 ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.597     ; 3.098      ;
; -4.719 ; PPU:inst9|col[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.416     ; 3.263      ;
; -4.718 ; PPU:inst9|col[3]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.416     ; 3.262      ;
; -4.716 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.428     ; 3.248      ;
; -4.686 ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.597     ; 3.049      ;
; -4.675 ; MemoryController:inst8|XSCL[1]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.587     ; 3.048      ;
; -4.673 ; PPU:inst9|YSCL[2]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.417     ; 3.216      ;
; -4.667 ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.597     ; 3.030      ;
; -4.664 ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.427     ; 3.197      ;
; -4.645 ; PPU:inst9|col[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.416     ; 3.189      ;
; -4.626 ; MemoryController:inst8|XSCL[0]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.587     ; 2.999      ;
; -4.619 ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.597     ; 2.982      ;
; -4.607 ; PPU:inst9|YSCL[4]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.417     ; 3.150      ;
; -4.603 ; MemoryController:inst8|XSCL[3]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.587     ; 2.976      ;
; -4.561 ; PPU:inst9|row[6]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.418     ; 3.103      ;
; -4.558 ; MemoryController:inst8|XSCL[2]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.587     ; 2.931      ;
; -4.541 ; PPU:inst9|YSCL[5]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.417     ; 3.084      ;
; -4.540 ; MemoryController:inst8|XSCL[5]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.587     ; 2.913      ;
; -4.521 ; PPU:inst9|row[5]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.418     ; 3.063      ;
; -4.501 ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.428     ; 3.033      ;
; -4.491 ; MemoryController:inst8|XSCL[4]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.587     ; 2.864      ;
; -4.472 ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.427     ; 3.005      ;
; -4.472 ; MemoryController:inst8|XSCL[7]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.587     ; 2.845      ;
; -4.469 ; PPU:inst9|YSCL[6]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.417     ; 3.012      ;
; -4.424 ; MemoryController:inst8|XSCL[6]        ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.587     ; 2.797      ;
; -4.321 ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.645      ;
; -4.321 ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.645      ;
; -4.306 ; PPU:inst9|row[8]                      ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.418     ; 2.848      ;
; -4.294 ; MemoryController:inst8|UADDR[5]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.607     ; 2.625      ;
; -4.283 ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.607      ;
; -4.283 ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.607      ;
; -4.277 ; PPU:inst9|YSCL[7]                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_address_reg0 ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.417     ; 2.820      ;
; -4.256 ; MemoryController:inst8|PW             ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.607     ; 2.587      ;
; -4.212 ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.536      ;
; -4.212 ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.536      ;
; -4.185 ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.607     ; 2.516      ;
; -4.145 ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.469      ;
; -4.145 ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.469      ;
; -4.143 ; MemoryController:inst8|UADDR[0]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.467      ;
; -4.143 ; MemoryController:inst8|UADDR[0]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.467      ;
; -4.118 ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.607     ; 2.449      ;
; -4.116 ; MemoryController:inst8|UADDR[0]       ; PPU:inst9|PALETTE_ROM~249                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.607     ; 2.447      ;
; -4.111 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~207                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 2.463      ;
; -4.107 ; MemoryController:inst8|PPU_CTRL[6][1] ; PPU:inst9|PALETTE_ROM~62                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.574     ; 2.471      ;
; -4.107 ; MemoryController:inst8|PPU_CTRL[6][1] ; PPU:inst9|PALETTE_ROM~67                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.574     ; 2.471      ;
; -4.107 ; MemoryController:inst8|PPU_CTRL[6][1] ; PPU:inst9|PALETTE_ROM~64                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.574     ; 2.471      ;
; -4.099 ; PPU:inst9|col[6]                      ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0  ; PPU:inst9|VGA_CLK         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.419     ; 2.640      ;
; -4.095 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~62                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.574     ; 2.459      ;
; -4.095 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~64                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.574     ; 2.459      ;
; -4.095 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~67                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.574     ; 2.459      ;
; -4.091 ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|PALETTE_ROM~250                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.415      ;
; -4.091 ; MemoryController:inst8|UADDR[1]       ; PPU:inst9|PALETTE_ROM~247                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.614     ; 2.415      ;
; -4.079 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~22                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.576     ; 2.441      ;
; -4.079 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~27                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.576     ; 2.441      ;
; -4.079 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~26                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.576     ; 2.441      ;
; -4.079 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~23                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.576     ; 2.441      ;
; -4.079 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~24                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.576     ; 2.441      ;
; -4.079 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~25                                                                           ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.576     ; 2.441      ;
; -4.077 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~211                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 2.429      ;
; -4.077 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~206                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 2.429      ;
; -4.077 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~208                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 2.429      ;
; -4.077 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~210                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 2.429      ;
; -4.077 ; MemoryController:inst8|PPU_CTRL[6][3] ; PPU:inst9|PALETTE_ROM~209                                                                          ; CLKDIV:inst4|CLK_OUT~reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 2.429      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.027 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.376      ;
; -2.026 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.375      ;
; -2.026 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.375      ;
; -2.026 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.375      ;
; -2.026 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.375      ;
; -2.026 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.375      ;
; -2.026 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.375      ;
; -2.026 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.376      ;
; -2.025 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.374      ;
; -2.024 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.373      ;
; -2.024 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.373      ;
; -2.024 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.374      ;
; -2.024 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.373      ;
; -2.024 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.373      ;
; -2.024 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.374      ;
; -2.024 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.374      ;
; -2.023 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.372      ;
; -2.023 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.373      ;
; -2.023 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.372      ;
; -2.023 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.373      ;
; -2.023 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.373      ;
; -2.023 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.372      ;
; -2.023 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.373      ;
; -2.023 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.589     ; 0.372      ;
; -2.022 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.372      ;
; -2.022 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.372      ;
; -2.022 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.372      ;
; -2.022 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.372      ;
; -2.022 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.372      ;
; -2.022 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9] ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.588     ; 0.372      ;
; 5.474  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.468      ;
; 5.474  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.468      ;
; 5.474  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.468      ;
; 5.474  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.468      ;
; 5.474  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.468      ;
; 5.475  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.467      ;
; 5.475  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.467      ;
; 5.475  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.467      ;
; 5.476  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.466      ;
; 5.476  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.466      ;
; 5.476  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.466      ;
; 5.476  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.466      ;
; 5.476  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.466      ;
; 5.477  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.465      ;
; 5.477  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.465      ;
; 5.477  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.465      ;
; 5.522  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.420      ;
; 5.522  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.420      ;
; 5.522  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.420      ;
; 5.522  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.420      ;
; 5.522  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.420      ;
; 5.522  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.420      ;
; 5.522  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.420      ;
; 5.522  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.420      ;
; 5.522  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.420      ;
; 5.522  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.420      ;
; 5.523  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.419      ;
; 5.523  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.419      ;
; 5.523  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.419      ;
; 5.523  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.419      ;
; 5.523  ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.419      ;
; 5.523  ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.419      ;
; 5.604  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.338      ;
; 5.604  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.338      ;
; 5.604  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.338      ;
; 5.604  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.338      ;
; 5.604  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.338      ;
; 5.605  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.337      ;
; 5.605  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.337      ;
; 5.605  ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.337      ;
; 5.613  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.329      ;
; 5.613  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.329      ;
; 5.613  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.329      ;
; 5.613  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.329      ;
; 5.613  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.329      ;
; 5.614  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.328      ;
; 5.614  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.328      ;
; 5.614  ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.328      ;
; 5.635  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.046     ; 2.305      ;
; 5.637  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_GRN[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.046     ; 2.303      ;
; 5.649  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.293      ;
; 5.649  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.293      ;
; 5.649  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.293      ;
; 5.649  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.293      ;
; 5.649  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.293      ;
; 5.650  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.292      ;
; 5.650  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.292      ;
; 5.650  ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.292      ;
; 5.655  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.043     ; 2.288      ;
; 5.657  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[6] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.043     ; 2.286      ;
; 5.657  ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.043     ; 2.286      ;
; 5.659  ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_RED[8] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.043     ; 2.284      ;
; 5.665  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[2] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.277      ;
; 5.665  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[3] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.277      ;
; 5.665  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[7] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.277      ;
; 5.665  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.277      ;
; 5.665  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[9] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.277      ;
; 5.666  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[0] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.276      ;
; 5.666  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[4] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.276      ;
; 5.666  ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_RED[5] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 7.999        ; -0.044     ; 2.276      ;
+--------+---------------------------------------------+--------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 12.080 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.088     ; 7.819      ;
; 12.106 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.085     ; 7.796      ;
; 12.123 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.941      ;
; 12.132 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.932      ;
; 12.144 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.920      ;
; 12.173 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.891      ;
; 12.236 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.088     ; 7.663      ;
; 12.257 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.807      ;
; 12.258 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.803      ;
; 12.267 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.794      ;
; 12.276 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.788      ;
; 12.279 ; MemoryController:inst8|OTHER_CTRL[1][2]                                                                        ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.072      ; 7.780      ;
; 12.279 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.782      ;
; 12.279 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.092     ; 7.616      ;
; 12.280 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.089     ; 7.618      ;
; 12.287 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.777      ;
; 12.300 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.761      ;
; 12.304 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.756      ;
; 12.333 ; MemoryController:inst8|OTHER_CTRL[14][2]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.075      ; 7.729      ;
; 12.341 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.089     ; 7.557      ;
; 12.344 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.716      ;
; 12.356 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.704      ;
; 12.360 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.093     ; 7.534      ;
; 12.368 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.692      ;
; 12.387 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.674      ;
; 12.392 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.085     ; 7.510      ;
; 12.406 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.655      ;
; 12.414 ; MemoryController:inst8|OTHER_CTRL[1][2]                                                                        ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.069      ; 7.642      ;
; 12.417 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.644      ;
; 12.419 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.645      ;
; 12.420 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.078     ; 7.489      ;
; 12.423 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.277     ; 7.287      ;
; 12.424 ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ram_block1a0~portb_address_reg0 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.274     ; 7.289      ;
; 12.428 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.089     ; 7.470      ;
; 12.431 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.629      ;
; 12.432 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.632      ;
; 12.448 ; MemoryController:inst8|readAddr[0]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.427      ;
; 12.450 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.610      ;
; 12.454 ; MemoryController:inst8|OTHER_CTRL[28][2]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.610      ;
; 12.455 ; MemoryController:inst8|OTHER_CTRL[3][2]                                                                        ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.072      ; 7.604      ;
; 12.461 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.599      ;
; 12.468 ; MemoryController:inst8|OTHER_CTRL[14][2]                                                                       ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.072      ; 7.591      ;
; 12.468 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.428      ;
; 12.474 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.082     ; 7.431      ;
; 12.482 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[20]                                                                ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.582      ;
; 12.488 ; MemoryController:inst8|readAddr[3]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.387      ;
; 12.488 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.096     ; 7.403      ;
; 12.503 ; MemoryController:inst8|OTHER_CTRL[1][2]                                                                        ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.068      ; 7.552      ;
; 12.505 ; MemoryController:inst8|readAddr[1]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.370      ;
; 12.511 ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.553      ;
; 12.517 ; MemoryController:inst8|readAddr[2]                                                                             ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.358      ;
; 12.518 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[9]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.542      ;
; 12.519 ; MemoryController:inst8|readAddr[11]                                                                            ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.545      ;
; 12.521 ; MemoryController:inst8|OTHER_CTRL[20][6]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.075      ; 7.541      ;
; 12.521 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a14~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.091     ; 7.375      ;
; 12.525 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[11]                                                                ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.535      ;
; 12.532 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.088     ; 7.367      ;
; 12.538 ; MemoryController:inst8|OTHER_CTRL[7][1]                                                                        ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.069      ; 7.518      ;
; 12.540 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a22~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.093     ; 7.354      ;
; 12.549 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.512      ;
; 12.557 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[6]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.503      ;
; 12.557 ; MemoryController:inst8|OTHER_CTRL[14][2]                                                                       ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.071      ; 7.501      ;
; 12.560 ; MemoryController:inst8|OTHER_CTRL[28][4]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.504      ;
; 12.562 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.499      ;
; 12.566 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a20~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.097     ; 7.324      ;
; 12.572 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a17~portb_address_reg0    ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.274     ; 7.141      ;
; 12.575 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12]                                                                ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.300      ;
; 12.580 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[16]                                                                ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.145     ; 7.262      ;
; 12.582 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a26~portb_address_reg0    ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.081     ; 7.324      ;
; 12.583 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[15]                                                                ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.145     ; 7.259      ;
; 12.588 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[5]                                                                 ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.472      ;
; 12.589 ; MemoryController:inst8|OTHER_CTRL[28][2]                                                                       ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.472      ;
; 12.590 ; MemoryController:inst8|OTHER_CTRL[3][2]                                                                        ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.069      ; 7.466      ;
; 12.593 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.467      ;
; 12.594 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]                                                                 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.281      ;
; 12.600 ; MemoryController:inst8|OTHER_CTRL[12][0]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.460      ;
; 12.602 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a28~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.085     ; 7.300      ;
; 12.603 ; MemoryController:inst8|OTHER_CTRL[17][0]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.461      ;
; 12.603 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a10~portb_address_reg0    ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.094     ; 7.290      ;
; 12.605 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]                                                                 ; CPU_6502:inst|DATA_OUT[7] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.112     ; 7.270      ;
; 12.606 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]                                                                 ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.454      ;
; 12.609 ; MemoryController:inst8|OTHER_CTRL[6][0]                                                                        ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.451      ;
; 12.609 ; MemoryController:inst8|OTHER_CTRL[3][4]                                                                        ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.072      ; 7.450      ;
; 12.612 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[20]                                                                ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.449      ;
; 12.613 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a2~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.081     ; 7.293      ;
; 12.619 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a30~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.082     ; 7.286      ;
; 12.621 ; MemoryController:inst8|OTHER_CTRL[26][3]                                                                       ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.076      ; 7.442      ;
; 12.623 ; MemoryController:inst8|OTHER_CTRL[16][0]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.441      ;
; 12.633 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a1~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.083     ; 7.271      ;
; 12.635 ; MemoryController:inst8|readAddr[6]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.429      ;
; 12.639 ; MemoryController:inst8|readAddr[12]                                                                            ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.422      ;
; 12.639 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a19~portb_address_reg0    ; CPU_6502:inst|flags[7]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.096     ; 7.252      ;
; 12.641 ; MemoryController:inst8|readAddr[7]                                                                             ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.077      ; 7.423      ;
; 12.642 ; MemoryController:inst8|OTHER_CTRL[7][1]                                                                        ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.070      ; 7.415      ;
; 12.646 ; MemoryController:inst8|OTHER_CTRL[12][4]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.414      ;
; 12.647 ; MemoryController:inst8|readAddr[11]                                                                            ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.074      ; 7.414      ;
; 12.648 ; MemoryController:inst8|CPU_MEM_rtl_0_bypass[9]                                                                 ; CPU_6502:inst|flags[1]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.070      ; 7.409      ;
; 12.649 ; MemoryController:inst8|OTHER_CTRL[3][0]                                                                        ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.072      ; 7.410      ;
; 12.649 ; MemoryController:inst8|OTHER_CTRL[12][2]                                                                       ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; 0.073      ; 7.411      ;
; 12.650 ; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_g1g1:auto_generated|ram_block1a4~portb_address_reg0     ; CPU_6502:inst|flags[0]    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 20.000       ; -0.082     ; 7.255      ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PPU:inst9|clk_out'                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 35.728 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 4.217      ;
; 35.732 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 4.213      ;
; 35.742 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 4.203      ;
; 35.746 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 4.199      ;
; 35.796 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 4.149      ;
; 35.800 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 4.145      ;
; 35.810 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 4.135      ;
; 35.814 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 4.131      ;
; 35.882 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 4.061      ;
; 35.886 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 4.057      ;
; 35.904 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 4.041      ;
; 35.908 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 4.037      ;
; 35.910 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 4.013      ;
; 35.950 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.993      ;
; 35.954 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.989      ;
; 35.972 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.973      ;
; 35.974 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.949      ;
; 35.976 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.969      ;
; 35.978 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.945      ;
; 36.006 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.939      ;
; 36.010 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.935      ;
; 36.040 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.905      ;
; 36.044 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.901      ;
; 36.045 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.907      ;
; 36.049 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.903      ;
; 36.073 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.872      ;
; 36.074 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.871      ;
; 36.077 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.868      ;
; 36.078 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.867      ;
; 36.085 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.860      ;
; 36.087 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.836      ;
; 36.094 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.852      ;
; 36.098 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.848      ;
; 36.099 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.846      ;
; 36.108 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.837      ;
; 36.112 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.833      ;
; 36.113 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.839      ;
; 36.117 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.835      ;
; 36.141 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.804      ;
; 36.145 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.800      ;
; 36.151 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.772      ;
; 36.155 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.768      ;
; 36.162 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.784      ;
; 36.166 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.780      ;
; 36.228 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.718      ;
; 36.232 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.714      ;
; 36.239 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.704      ;
; 36.261 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[1]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.684      ;
; 36.271 ; PPU:inst9|r[3]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.652      ;
; 36.273 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.670      ;
; 36.277 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.666      ;
; 36.283 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.640      ;
; 36.296 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.650      ;
; 36.300 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.646      ;
; 36.318 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.628      ;
; 36.322 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.624      ;
; 36.341 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.602      ;
; 36.345 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.598      ;
; 36.347 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.576      ;
; 36.351 ; PPU:inst9|r[5]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.572      ;
; 36.363 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.560      ;
; 36.363 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.582      ;
; 36.386 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.560      ;
; 36.390 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.556      ;
; 36.394 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.552      ;
; 36.397 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.548      ;
; 36.398 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.548      ;
; 36.402 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.550      ;
; 36.427 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.496      ;
; 36.430 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ONE_COUNT[0]  ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.515      ;
; 36.431 ; PPU:inst9|r[4]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[1] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.492      ;
; 36.448 ; PPU:inst9|r[2]                                       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[0] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 40.000       ; -0.064     ; 3.475      ;
; 36.451 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.495      ;
; 36.462 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.484      ;
; 36.466 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.480      ;
; 36.491 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.461      ;
; 36.495 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.457      ;
; 36.496 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.449      ;
; 36.496 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.449      ;
; 36.500 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.445      ;
; 36.500 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.445      ;
; 36.517 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.435      ;
; 36.518 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.434      ;
; 36.519 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.424      ;
; 36.521 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.431      ;
; 36.522 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.430      ;
; 36.523 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.420      ;
; 36.559 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.393      ;
; 36.563 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.389      ;
; 36.564 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.381      ;
; 36.564 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.381      ;
; 36.568 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[2]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.377      ;
; 36.568 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ONE_COUNT[3]  ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.042     ; 3.377      ;
; 36.585 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rD9_ZERO_COUNT[1] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.041     ; 3.361      ;
; 36.586 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.366      ;
; 36.587 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.356      ;
; 36.590 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[0]          ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.035     ; 3.362      ;
; 36.591 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rD9_ZERO_COUNT[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.044     ; 3.352      ;
; 36.613 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.340      ;
; 36.617 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rD9_ZERO_COUNT[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]          ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 40.000       ; -0.034     ; 3.336      ;
+--------+------------------------------------------------------+------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.083 ; CLKDIV:inst4|CLK_OUT~reg0             ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.065     ; 0.307      ;
; 0.090 ; CLKDIV:inst4|CLK_OUT~reg0             ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.065     ; 0.314      ;
; 0.094 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|VGA_CLK                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.069     ; 0.314      ;
; 0.103 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|VGA_CLK                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.069     ; 0.323      ;
; 0.309 ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[0]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.315 ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.319 ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; CLKDIV:inst4|CNT[4]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.390 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|clk_out                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.069     ; 0.610      ;
; 0.432 ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.432 ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.432 ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.433 ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.553      ;
; 0.451 ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.571      ;
; 0.453 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|clk_out                                                                                 ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.069     ; 0.673      ;
; 0.455 ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.462 ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.489 ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; CLKDIV:inst4|CNT[2]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.517 ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.525 ; CLKDIV:inst4|CNT[0]                   ; CLKDIV:inst4|CNT[4]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.539 ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; CLKDIV:inst4|CNT[3]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.558 ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.678      ;
; 0.565 ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[3]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.685      ;
; 0.566 ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CNT[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.686      ;
; 0.576 ; CLKDIV:inst4|CNT[1]                   ; CLKDIV:inst4|CLK_OUT~reg0                                                                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.740 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 1.161      ;
; 0.866 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 1.287      ;
; 0.998 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 1.430      ;
; 1.171 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~portb_re_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 1.603      ;
; 1.382 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 1.811      ;
; 1.434 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_we_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 1.861      ;
; 1.557 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~55                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 1.972      ;
; 1.557 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~56                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 1.972      ;
; 1.557 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~58                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 1.972      ;
; 1.557 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~59                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 1.972      ;
; 1.557 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~54                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 1.972      ;
; 1.561 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.991      ;
; 1.613 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_re_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 2.042      ;
; 1.625 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_we_reg       ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 2.052      ;
; 1.659 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~90                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 2.080      ;
; 1.689 ; MemoryController:inst8|PPU_CTRL[7][5] ; PPU:inst9|PALETTE_ROM~59                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 0.405      ;
; 1.712 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~49                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.136      ;
; 1.712 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~47                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.136      ;
; 1.715 ; MemoryController:inst8|UADDR[3]       ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.289     ; 0.630      ;
; 1.742 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~98                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.172      ;
; 1.742 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~99                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.172      ;
; 1.742 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~95                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.172      ;
; 1.742 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~97                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.172      ;
; 1.742 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~96                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.172      ;
; 1.742 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~94                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 2.172      ;
; 1.748 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a0~porta_we_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.167      ;
; 1.752 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ram_block1a3~porta_we_reg      ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 2.182      ;
; 1.763 ; MemoryController:inst8|PPU_CTRL[7][6] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 0.493      ;
; 1.764 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~56                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.179      ;
; 1.764 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~55                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.179      ;
; 1.764 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~58                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.179      ;
; 1.764 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~59                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.179      ;
; 1.764 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~54                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 2.179      ;
; 1.772 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~82                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.185      ;
; 1.772 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~83                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.185      ;
; 1.772 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~81                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.185      ;
; 1.772 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~80                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.185      ;
; 1.772 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~78                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.185      ;
; 1.772 ; MemoryController:inst8|PPU_CTRL[7][3] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 0.502      ;
; 1.772 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~79                                                                          ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 2.185      ;
; 1.776 ; MemoryController:inst8|PPU_CTRL[7][5] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 0.506      ;
; 1.780 ; MemoryController:inst8|PPU_CTRL[7][1] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 0.510      ;
; 1.786 ; MemoryController:inst8|PPU_CTRL[7][2] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 0.516      ;
; 1.792 ; MemoryController:inst8|PPU_CTRL[0][0] ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~portb_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.284     ; 0.712      ;
; 1.799 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~130                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.232      ;
; 1.799 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~127                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.232      ;
; 1.799 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~131                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.232      ;
; 1.799 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~129                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.232      ;
; 1.799 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~128                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.232      ;
; 1.799 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~126                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.232      ;
; 1.819 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~193                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.227      ;
; 1.819 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~192                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.227      ;
; 1.819 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~194                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.227      ;
; 1.819 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~190                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.227      ;
; 1.819 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~191                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.227      ;
; 1.819 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~195                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 2.227      ;
; 1.833 ; MemoryController:inst8|PPU_CTRL[7][2] ; PPU:inst9|PALETTE_ROM~56                                                                          ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 0.549      ;
; 1.839 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~112                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.258      ;
; 1.839 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~113                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.258      ;
; 1.839 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~110                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.258      ;
; 1.839 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~115                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.258      ;
; 1.840 ; MemoryController:inst8|UADDR[2]       ; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ram_block1a0~porta_address_reg0 ; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.289     ; 0.755      ;
; 1.843 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~218                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.265      ;
; 1.843 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~216                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.265      ;
; 1.843 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~217                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.265      ;
; 1.843 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~214                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.265      ;
; 1.843 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~219                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.265      ;
; 1.843 ; PPU:inst9|VGA_CLK                     ; PPU:inst9|PALETTE_ROM~215                                                                         ; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.265      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                                                             ;
+-------+-------------------------------------+-------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.177 ; MemoryController:inst8|OAM_TRANSFER ; MemoryController:inst8|OAM_TRANSFER ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.046      ; 0.307      ;
; 0.179 ; CPU_6502:inst|flags[7]              ; CPU_6502:inst|flags[7]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; CPU_6502:inst|flags[0]              ; CPU_6502:inst|flags[0]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; CPU_6502:inst|IR[3]                 ; CPU_6502:inst|IR[3]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; CPU_6502:inst|flags[1]              ; CPU_6502:inst|flags[1]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; MemoryController:inst8|OAM_COUNT[0] ; MemoryController:inst8|OAM_COUNT[0] ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MemoryController:inst8|HC[7]        ; MemoryController:inst8|HC[7]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MemoryController:inst8|HC_BIT       ; MemoryController:inst8|HC_BIT       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[7]                 ; CPU_6502:inst|SP[7]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[6]                 ; CPU_6502:inst|SP[6]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|A[3]                  ; CPU_6502:inst|A[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[2]                  ; CPU_6502:inst|M[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|flags[6]              ; CPU_6502:inst|flags[6]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[1]                 ; CPU_6502:inst|SP[1]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[4]                  ; CPU_6502:inst|M[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|A[6]                  ; CPU_6502:inst|A[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[6]                  ; CPU_6502:inst|X[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[5]                 ; CPU_6502:inst|SP[5]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[5]                  ; CPU_6502:inst|X[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[11]                 ; CPU_6502:inst|M[11]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[4]                 ; CPU_6502:inst|SP[4]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[10]                 ; CPU_6502:inst|M[10]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[4]                  ; CPU_6502:inst|X[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[8]                  ; CPU_6502:inst|M[8]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|NMI_STATE             ; CPU_6502:inst|NMI_STATE             ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|page_corrected        ; CPU_6502:inst|page_corrected        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|ADDR[8]~reg0          ; CPU_6502:inst|ADDR[8]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|M[6]                  ; CPU_6502:inst|M[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[2]                 ; CPU_6502:inst|SP[2]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|SP[3]                 ; CPU_6502:inst|SP[3]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|X[3]                  ; CPU_6502:inst|X[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CPU_6502:inst|flags[2]              ; CPU_6502:inst|flags[2]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; CPU_6502:inst|X[7]                  ; CPU_6502:inst|X[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[2]                  ; CPU_6502:inst|A[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[7]                  ; CPU_6502:inst|Y[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|EX_CYCLE[2]           ; CPU_6502:inst|EX_CYCLE[2]           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[4]                  ; CPU_6502:inst|A[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[0]                  ; CPU_6502:inst|Y[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|CPU_STATE.INIT1       ; CPU_6502:inst|CPU_STATE.INIT1       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[0]                  ; CPU_6502:inst|A[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[1]                  ; CPU_6502:inst|Y[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[7]                  ; CPU_6502:inst|A[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[1]                  ; CPU_6502:inst|A[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|SP[0]                 ; CPU_6502:inst|SP[0]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[5]                  ; CPU_6502:inst|M[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|R                     ; CPU_6502:inst|R                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[7]                 ; CPU_6502:inst|IR[7]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|X[1]                  ; CPU_6502:inst|X[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[1]                 ; CPU_6502:inst|IR[1]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[13]                 ; CPU_6502:inst|M[13]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|page_crossed          ; CPU_6502:inst|page_crossed          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[12]                 ; CPU_6502:inst|M[12]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|W                     ; CPU_6502:inst|W                     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[7]                  ; CPU_6502:inst|M[7]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[9]                  ; CPU_6502:inst|M[9]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|CPU_STATE.INIT2       ; CPU_6502:inst|CPU_STATE.INIT2       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[6]                 ; CPU_6502:inst|IR[6]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[15]                 ; CPU_6502:inst|M[15]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[14]                 ; CPU_6502:inst|M[14]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[0]                 ; CPU_6502:inst|IR[0]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|A[5]                  ; CPU_6502:inst|A[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[5]                  ; CPU_6502:inst|Y[5]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[4]                  ; CPU_6502:inst|Y[4]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[6]                  ; CPU_6502:inst|Y[6]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[2]                 ; CPU_6502:inst|IR[2]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|CPU_STATE.EXECUTE     ; CPU_6502:inst|CPU_STATE.EXECUTE     ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[4]                 ; CPU_6502:inst|IR[4]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|ADDR[1]~reg0          ; CPU_6502:inst|ADDR[1]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|X[0]                  ; CPU_6502:inst|X[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[1]                  ; CPU_6502:inst|M[1]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[2]                  ; CPU_6502:inst|Y[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|Y[3]                  ; CPU_6502:inst|Y[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|X[2]                  ; CPU_6502:inst|X[2]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|EX_CYCLE[0]           ; CPU_6502:inst|EX_CYCLE[0]           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[0]                  ; CPU_6502:inst|M[0]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|CPU_STATE.WAIT_OAM    ; CPU_6502:inst|CPU_STATE.WAIT_OAM    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|flags[3]              ; CPU_6502:inst|flags[3]              ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|EX_CYCLE[1]           ; CPU_6502:inst|EX_CYCLE[1]           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|M[3]                  ; CPU_6502:inst|M[3]                  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CPU_6502:inst|IR[5]                 ; CPU_6502:inst|IR[5]                 ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; MemoryController:inst8|HC[7]        ; MemoryController:inst8|HC[6]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; MemoryController:inst8|CLEAR_DELAY  ; MemoryController:inst8|PPU_CLEAR    ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; MemoryController:inst8|UPDATE_ADDR  ; MemoryController:inst8|UPDATE_ADDR  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.314      ;
; 0.212 ; CPU_6502:inst|CPU_STATE.INIT1       ; CPU_6502:inst|CPU_STATE.INIT2       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.332      ;
; 0.251 ; MemoryController:inst8|HC[1]        ; MemoryController:inst8|HC[0]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; MemoryController:inst8|HC[3]        ; MemoryController:inst8|HC[2]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.374      ;
; 0.252 ; MemoryController:inst8|HC[2]        ; MemoryController:inst8|HC[1]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.374      ;
; 0.253 ; MemoryController:inst8|HC[6]        ; MemoryController:inst8|HC[5]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; MemoryController:inst8|HC[5]        ; MemoryController:inst8|HC[4]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; MemoryController:inst8|HC[4]        ; MemoryController:inst8|HC[3]        ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.375      ;
; 0.259 ; MemoryController:inst8|HC[0]        ; MemoryController:inst8|HC_BIT       ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.381      ;
; 0.277 ; CPU_6502:inst|ADDR[3]~reg0          ; CPU_6502:inst|ADDR[3]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; CPU_6502:inst|ADDR[13]~reg0         ; CPU_6502:inst|ADDR[13]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; CPU_6502:inst|ADDR[14]~reg0         ; CPU_6502:inst|ADDR[14]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; CPU_6502:inst|ADDR[11]~reg0         ; CPU_6502:inst|ADDR[11]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; MemoryController:inst8|PW           ; MemoryController:inst8|UPDATE_ADDR  ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.038      ; 0.404      ;
; 0.282 ; CPU_6502:inst|ADDR[12]~reg0         ; CPU_6502:inst|ADDR[12]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; CPU_6502:inst|ADDR[6]~reg0          ; CPU_6502:inst|ADDR[6]~reg0          ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.403      ;
; 0.286 ; CPU_6502:inst|PC[12]~reg0           ; CPU_6502:inst|PC[12]~reg0           ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; CPU_6502:inst|ADDR[10]~reg0         ; CPU_6502:inst|ADDR[10]~reg0         ; CLKDIV:inst4|CLK_OUT~reg0 ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.036      ; 0.407      ;
+-------+-------------------------------------+-------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PPU:inst9|VGA_CLK'                                                                                                                                     ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+
; 0.178 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.045      ; 0.314      ;
; 0.187 ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|SPRITE_CNT[3]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|PPU_STATUS_OUT[7] ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.307      ;
; 0.226 ; PPU:inst9|row[1]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.346      ;
; 0.235 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.045      ; 0.364      ;
; 0.238 ; PPU:inst9|SPRITE_CNT[0]     ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.045      ; 0.367      ;
; 0.308 ; PPU:inst9|col[9]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; PPU:inst9|col[0]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.044      ; 0.438      ;
; 0.314 ; PPU:inst9|row[9]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; PPU:inst9|row[8]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; PPU:inst9|row[7]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; PPU:inst9|row[5]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; PPU:inst9|col[1]            ; PPU:inst9|col[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; PPU:inst9|row[6]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; PPU:inst9|row[2]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; PPU:inst9|col[2]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; PPU:inst9|col[3]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.438      ;
; 0.321 ; PPU:inst9|row[3]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; PPU:inst9|row[1]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.441      ;
; 0.327 ; PPU:inst9|col[4]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; PPU:inst9|SPRITE_CNT[1]     ; PPU:inst9|SPRITE_CNT[2]     ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.045      ; 0.457      ;
; 0.329 ; PPU:inst9|col[4]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.450      ;
; 0.351 ; PPU:inst9|col[5]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.472      ;
; 0.382 ; PPU:inst9|row[0]            ; PPU:inst9|row[0]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.502      ;
; 0.391 ; PPU:inst9|col[8]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.512      ;
; 0.391 ; PPU:inst9|col[5]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.512      ;
; 0.406 ; PPU:inst9|col[7]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.527      ;
; 0.422 ; PPU:inst9|col[6]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.543      ;
; 0.424 ; PPU:inst9|col[6]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.545      ;
; 0.426 ; PPU:inst9|col[9]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.547      ;
; 0.438 ; PPU:inst9|row[7]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.558      ;
; 0.463 ; PPU:inst9|row[7]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; PPU:inst9|row[5]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; PPU:inst9|col[1]            ; PPU:inst9|col[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; PPU:inst9|col[3]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; PPU:inst9|row[9]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.587      ;
; 0.470 ; PPU:inst9|row[1]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; PPU:inst9|row[3]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; PPU:inst9|row[8]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; PPU:inst9|row[6]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; PPU:inst9|row[2]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; PPU:inst9|col[2]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.596      ;
; 0.477 ; PPU:inst9|row[6]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; PPU:inst9|row[2]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; PPU:inst9|col[2]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.599      ;
; 0.484 ; PPU:inst9|PALETTE_ROM~246   ; PPU:inst9|b[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.411      ; 2.049      ;
; 0.485 ; PPU:inst9|col[4]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.606      ;
; 0.488 ; PPU:inst9|col[4]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.609      ;
; 0.498 ; PPU:inst9|row[8]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.618      ;
; 0.519 ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|PPU_STATUS_OUT[6] ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.638      ;
; 0.525 ; PPU:inst9|PALETTE_ROM~246   ; PPU:inst9|g[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.411      ; 2.090      ;
; 0.526 ; PPU:inst9|row[7]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; PPU:inst9|row[5]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; PPU:inst9|col[1]            ; PPU:inst9|col[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; PPU:inst9|col[3]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; PPU:inst9|row[2]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; PPU:inst9|row[0]            ; PPU:inst9|row[1]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; PPU:inst9|row[5]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; PPU:inst9|NMIE              ; PPU:inst9|NMIE              ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; PPU:inst9|col[1]            ; PPU:inst9|col[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; PPU:inst9|col[3]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; PPU:inst9|row[0]            ; PPU:inst9|row[2]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; PPU:inst9|row[1]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; PPU:inst9|row[3]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.653      ;
; 0.536 ; PPU:inst9|row[1]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; PPU:inst9|row[3]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; PPU:inst9|PALETTE_ROM~246   ; PPU:inst9|g[4]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.416      ; 2.108      ;
; 0.540 ; PPU:inst9|row[6]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; PPU:inst9|row[2]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; PPU:inst9|col[5]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.661      ;
; 0.540 ; PPU:inst9|row[6]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; PPU:inst9|row[5]            ; PPU:inst9|vsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.660      ;
; 0.541 ; PPU:inst9|col[2]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.662      ;
; 0.543 ; PPU:inst9|row[2]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.663      ;
; 0.544 ; PPU:inst9|col[2]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.665      ;
; 0.549 ; PPU:inst9|col[8]            ; PPU:inst9|col[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.670      ;
; 0.551 ; PPU:inst9|col[4]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.672      ;
; 0.554 ; PPU:inst9|col[4]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.675      ;
; 0.555 ; PPU:inst9|col[7]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.676      ;
; 0.567 ; PPU:inst9|col[9]            ; PPU:inst9|col[0]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.233      ; 0.884      ;
; 0.570 ; PPU:inst9|col[7]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.691      ;
; 0.580 ; PPU:inst9|col[6]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.701      ;
; 0.580 ; PPU:inst9|PALETTE_ROM~246   ; PPU:inst9|b[7]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.411      ; 2.145      ;
; 0.583 ; PPU:inst9|col[6]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.704      ;
; 0.586 ; PPU:inst9|col[8]            ; PPU:inst9|hsync             ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.707      ;
; 0.590 ; PPU:inst9|PALETTE_ROM~246   ; PPU:inst9|g[5]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.416      ; 2.160      ;
; 0.591 ; PPU:inst9|PALETTE_ROM~246   ; PPU:inst9|b[3]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK ; 0.000        ; 1.414      ; 2.159      ;
; 0.593 ; PPU:inst9|row[5]            ; PPU:inst9|row[9]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.713      ;
; 0.594 ; PPU:inst9|col[1]            ; PPU:inst9|col[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.715      ;
; 0.595 ; PPU:inst9|col[3]            ; PPU:inst9|col[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; PPU:inst9|row[0]            ; PPU:inst9|row[3]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.715      ;
; 0.597 ; PPU:inst9|col[1]            ; PPU:inst9|col[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; PPU:inst9|col[3]            ; PPU:inst9|col[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; PPU:inst9|row[0]            ; PPU:inst9|row[4]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; PPU:inst9|row[1]            ; PPU:inst9|row[5]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; PPU:inst9|row[3]            ; PPU:inst9|row[7]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.719      ;
; 0.602 ; PPU:inst9|row[1]            ; PPU:inst9|row[6]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.722      ;
; 0.602 ; PPU:inst9|row[3]            ; PPU:inst9|row[8]            ; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK ; 0.000        ; 0.036      ; 0.722      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                            ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.198 ; DVI_OUT:inst1|rSH_CLK[4]                    ; DVI_OUT:inst1|rSH_CLK[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_CLK[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; DVI_OUT:inst1|rSH_CLK[7]                    ; DVI_OUT:inst1|rSH_CLK[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.319      ;
; 0.261 ; DVI_OUT:inst1|rSH_CLK[5]                    ; DVI_OUT:inst1|rSH_CLK[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.380      ;
; 0.265 ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_CLK[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.384      ;
; 0.272 ; DVI_OUT:inst1|rSH_CLK[2]                    ; DVI_OUT:inst1|rSH_CLK[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_CLK[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.391      ;
; 0.294 ; DVI_OUT:inst1|rSH_BLU[7]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; DVI_OUT:inst1|rSH_GRN[3]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; DVI_OUT:inst1|rSH_BLU[3]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; DVI_OUT:inst1|rSH_BLU[4]                    ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; DVI_OUT:inst1|rSH_RED[5]                    ; DVI_OUT:inst1|rSH_RED[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; DVI_OUT:inst1|rSH_GRN[2]                    ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; DVI_OUT:inst1|rSH_BLU[8]                    ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; DVI_OUT:inst1|rSH_RED[9]                    ; DVI_OUT:inst1|rSH_RED[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; DVI_OUT:inst1|rSH_BLU[2]                    ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; DVI_OUT:inst1|rSH_RED[8]                    ; DVI_OUT:inst1|rSH_RED[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; DVI_OUT:inst1|rSH_RED[3]                    ; DVI_OUT:inst1|rSH_RED[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; DVI_OUT:inst1|rSH_BLU[5]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; DVI_OUT:inst1|rSH_RED[4]                    ; DVI_OUT:inst1|rSH_RED[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; DVI_OUT:inst1|rSH_RED[7]                    ; DVI_OUT:inst1|rSH_RED[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; DVI_OUT:inst1|rSH_GRN[9]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; DVI_OUT:inst1|rSH_RED[2]                    ; DVI_OUT:inst1|rSH_RED[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; DVI_OUT:inst1|rSH_GRN[5]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; DVI_OUT:inst1|rSH_BLU[9]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; DVI_OUT:inst1|rSH_GRN[7]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.418      ;
; 0.312 ; DVI_OUT:inst1|rSH_CLK[6]                    ; DVI_OUT:inst1|rSH_CLK[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.431      ;
; 0.322 ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|rSH_CLK[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.441      ;
; 0.359 ; DVI_OUT:inst1|rSH_CLK[3]                    ; DVI_OUT:inst1|rSH_CLK[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.478      ;
; 0.377 ; DVI_OUT:inst1|rSH_RED[6]                    ; DVI_OUT:inst1|rSH_RED[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.495      ;
; 0.405 ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.465      ;
; 0.434 ; DVI_OUT:inst1|rSH_CLK[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[3]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.494      ;
; 0.461 ; DVI_OUT:inst1|rSH_GRN[8]                    ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.582      ;
; 0.514 ; DVI_OUT:inst1|rSH_BLU[6]                    ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.637      ;
; 0.534 ; DVI_OUT:inst1|rSH_GRN[4]                    ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.657      ;
; 0.544 ; DVI_OUT:inst1|rSH_GRN[6]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.659      ;
; 0.685 ; DVI_OUT:inst1|rSH_GRN[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.765      ;
; 0.738 ; DVI_OUT:inst1|rSH_GRN[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[1]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.818      ;
; 0.846 ; DVI_OUT:inst1|rSH_BLU[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.926      ;
; 0.861 ; DVI_OUT:inst1|rSH_BLU[1]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[0]~DFFLO ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 0.941      ;
; 1.355 ; DVI_OUT:inst1|rSH_RED[0]                    ; DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated|ddio_outa[2]~DFFHI ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.429      ;
; 1.365 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.491      ;
; 1.397 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.521      ;
; 1.403 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.527      ;
; 1.403 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.527      ;
; 1.412 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.540      ;
; 1.412 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.540      ;
; 1.413 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.541      ;
; 1.413 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.541      ;
; 1.414 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.542      ;
; 1.415 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.543      ;
; 1.416 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.544      ;
; 1.416 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.544      ;
; 1.417 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7] ; DVI_OUT:inst1|rSH_RED[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.313      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6] ; DVI_OUT:inst1|rSH_GRN[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.313      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5] ; DVI_OUT:inst1|rSH_RED[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.314      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8] ; DVI_OUT:inst1|rSH_RED[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.314      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8] ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.314      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1] ; DVI_OUT:inst1|rSH_RED[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.314      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6] ; DVI_OUT:inst1|rSH_RED[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.314      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0] ; DVI_OUT:inst1|rSH_RED[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.314      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7] ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.313      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ; DVI_OUT:inst1|rSH_RED[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.314      ;
; 1.418 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9] ; DVI_OUT:inst1|rSH_RED[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.314      ;
; 1.419 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9] ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.314      ;
; 1.419 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2] ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.314      ;
; 1.419 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1] ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.314      ;
; 1.419 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4] ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.315      ;
; 1.419 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4] ; DVI_OUT:inst1|rSH_RED[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.315      ;
; 1.419 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0] ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.314      ;
; 1.419 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2] ; DVI_OUT:inst1|rSH_RED[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.315      ;
; 1.419 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8] ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.315      ;
; 1.419 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0] ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.314      ;
; 1.419 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4] ; DVI_OUT:inst1|rSH_BLU[4]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.314      ;
; 1.420 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5] ; DVI_OUT:inst1|rSH_BLU[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.315      ;
; 1.421 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.316      ;
; 1.421 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9] ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.316      ;
; 1.421 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5] ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.316      ;
; 1.421 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6] ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.288     ; 0.317      ;
; 1.421 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3] ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.316      ;
; 1.421 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1] ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.316      ;
; 1.421 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.316      ;
; 1.422 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7] ; DVI_OUT:inst1|rSH_BLU[7]                                                           ; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.289     ; 0.317      ;
; 1.455 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.581      ;
; 1.487 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_GRN[4]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.611      ;
; 1.491 ; DVI_OUT:inst1|rSH_CLK[0]                    ; DVI_OUT:inst1|rSH_GRN[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.617      ;
; 1.493 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[8]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.617      ;
; 1.493 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[6]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.617      ;
; 1.493 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[5]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.621      ;
; 1.496 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.624      ;
; 1.497 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.625      ;
; 1.499 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.627      ;
; 1.501 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.629      ;
; 1.501 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.629      ;
; 1.502 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[1]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.630      ;
; 1.502 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[3]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.630      ;
; 1.502 ; DVI_OUT:inst1|rSH_CLK[9]                    ; DVI_OUT:inst1|rSH_GRN[7]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.630      ;
; 1.503 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[0]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.631      ;
; 1.503 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[9]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.631      ;
; 1.504 ; DVI_OUT:inst1|rSH_CLK[8]                    ; DVI_OUT:inst1|rSH_BLU[2]                                                           ; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.632      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PPU:inst9|clk_out'                                                                                                                                               ;
+-------+--------------------------------------------------+--------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.210 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.329      ;
; 0.214 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.333      ;
; 0.261 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.380      ;
; 0.264 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.383      ;
; 0.266 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.385      ;
; 0.268 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.388      ;
; 0.272 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.391      ;
; 0.307 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.425      ;
; 0.311 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.429      ;
; 0.319 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.438      ;
; 0.325 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.444      ;
; 0.325 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.444      ;
; 0.331 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.453      ;
; 0.333 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.452      ;
; 0.335 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.454      ;
; 0.370 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.489      ;
; 0.375 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.494      ;
; 0.375 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.494      ;
; 0.375 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.494      ;
; 0.375 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.494      ;
; 0.375 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBIAS[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.494      ;
; 0.402 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.521      ;
; 0.403 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.525      ;
; 0.404 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.522      ;
; 0.407 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.525      ;
; 0.408 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.526      ;
; 0.409 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.527      ;
; 0.410 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.528      ;
; 0.411 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.529      ;
; 0.411 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.529      ;
; 0.411 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.529      ;
; 0.413 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.531      ;
; 0.414 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.532      ;
; 0.414 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.532      ;
; 0.415 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.533      ;
; 0.417 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.026      ; 0.527      ;
; 0.418 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.536      ;
; 0.421 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.539      ;
; 0.424 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.026      ; 0.534      ;
; 0.426 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.544      ;
; 0.427 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[2] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.545      ;
; 0.432 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[7] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.550      ;
; 0.434 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.552      ;
; 0.436 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.034      ; 0.554      ;
; 0.452 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.573      ;
; 0.463 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.587      ;
; 0.484 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.608      ;
; 0.485 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.609      ;
; 0.488 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[5] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.026      ; 0.598      ;
; 0.491 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.037      ; 0.612      ;
; 0.522 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[3] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.026      ; 0.632      ;
; 0.529 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[0] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.026      ; 0.639      ;
; 0.534 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.026      ; 0.644      ;
; 0.540 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.030      ; 0.654      ;
; 0.550 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.030      ; 0.664      ;
; 0.561 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.685      ;
; 0.562 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.686      ;
; 0.563 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.687      ;
; 0.566 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.690      ;
; 0.566 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.690      ;
; 0.566 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.690      ;
; 0.567 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.691      ;
; 0.569 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.693      ;
; 0.571 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.695      ;
; 0.571 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.695      ;
; 0.571 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.695      ;
; 0.575 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.699      ;
; 0.576 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.700      ;
; 0.577 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.701      ;
; 0.578 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.702      ;
; 0.579 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.703      ;
; 0.579 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[8] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[8]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.027      ; 0.690      ;
; 0.581 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.705      ;
; 0.584 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.708      ;
; 0.584 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.708      ;
; 0.585 ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[6] ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.029      ; 0.698      ;
; 0.589 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.713      ;
; 0.593 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.717      ;
; 0.594 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.718      ;
; 0.597 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[5]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.721      ;
; 0.597 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.721      ;
; 0.597 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.721      ;
; 0.598 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[6]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.722      ;
; 0.599 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[7]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.723      ;
; 0.599 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[1]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[9]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.038      ; 0.721      ;
; 0.602 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.726      ;
; 0.602 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rCTL[0]       ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.040      ; 0.726      ;
; 0.602 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[0]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.041      ; 0.727      ;
; 0.602 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.041      ; 0.727      ;
; 0.602 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.041      ; 0.727      ;
; 0.602 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[2]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.041      ; 0.727      ;
; 0.602 ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rBIAS[3]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.041      ; 0.727      ;
; 0.668 ; PPU:inst9|g[3]                                   ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[3] ; PPU:inst9|VGA_CLK ; PPU:inst9|clk_out ; 0.000        ; 0.050      ; 0.822      ;
; 0.678 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[4] ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.029      ; 0.791      ;
; 0.698 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[1]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.817      ;
; 0.698 ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBLANK        ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rBIAS[4]      ; PPU:inst9|clk_out ; PPU:inst9|clk_out ; 0.000        ; 0.035      ; 0.817      ;
+-------+--------------------------------------------------+--------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 37.807 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 40.000       ; 0.041      ; 2.221      ;
+--------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLKDIV:inst4|CLK_OUT~reg0'                                                                                 ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                 ; Launch Clock      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+
; 1.618 ; PPU:inst9|NMIE ; CPU_6502:inst|NMI_STATE ; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 0.000        ; 0.169      ; 1.891      ;
+-------+----------------+-------------------------+-------------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 58.957 ns




+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -22.427   ; -0.182 ; 35.468   ; 1.618   ; 3.518               ;
;  CLKDIV:inst4|CLK_OUT~reg0                         ; 2.071     ; 0.177  ; 35.468   ; 1.618   ; 19.538              ;
;  CLOCK                                             ; N/A       ; N/A    ; N/A      ; N/A     ; 9.832               ;
;  PPU:inst9|VGA_CLK                                 ; -22.427   ; 0.178  ; N/A      ; N/A     ; 19.601              ;
;  PPU:inst9|clk_out                                 ; 30.293    ; 0.210  ; N/A      ; N/A     ; 19.621              ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -11.172   ; -0.182 ; N/A      ; N/A     ; 9.608               ;
;  inst6|altpll_component|auto_generated|pll1|clk[1] ; -4.085    ; 0.198  ; N/A      ; N/A     ; 3.518               ;
; Design-wide TNS                                    ; -2133.66  ; -0.341 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLKDIV:inst4|CLK_OUT~reg0                         ; 0.000     ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK                                             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  PPU:inst9|VGA_CLK                                 ; -412.879  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PPU:inst9|clk_out                                 ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -1598.319 ; -0.341 ; N/A      ; N/A     ; 0.000               ;
;  inst6|altpll_component|auto_generated|pll1|clk[1] ; -122.462  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_IGNORE[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_IGNORE[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DOUT[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; I2C_IGNORE[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; I2C_IGNORE[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; I2C_IGNORE[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; I2C_IGNORE[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; HDMI_TX[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; HDMI_TX[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; HDMI_TX[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; I2C_IGNORE[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; I2C_IGNORE[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths  ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; 30738        ; 990869    ; 31097    ; 362405   ;
; MemoryController:inst8|DMA_WRITE                  ; CLKDIV:inst4|CLK_OUT~reg0                         ; 0            ; 0         ; 1856     ; 1856     ;
; PPU:inst9|VGA_CLK                                 ; CLKDIV:inst4|CLK_OUT~reg0                         ; 757          ; 0         ; 513      ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 1            ; 2958      ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 35           ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 3614         ; 200       ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 342          ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; PPU:inst9|clk_out                                 ; 6741         ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|clk_out                                 ; 1539         ; 0         ; 0        ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; PPU:inst9|VGA_CLK                                 ; 0            ; 244297286 ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK                                 ; 40120374     ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK                                 ; > 2147483647 ; 0         ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                         ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths  ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; 30738        ; 990869    ; 31097    ; 362405   ;
; MemoryController:inst8|DMA_WRITE                  ; CLKDIV:inst4|CLK_OUT~reg0                         ; 0            ; 0         ; 1856     ; 1856     ;
; PPU:inst9|VGA_CLK                                 ; CLKDIV:inst4|CLK_OUT~reg0                         ; 757          ; 0         ; 513      ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 1            ; 2958      ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 35           ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 3614         ; 200       ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 342          ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; inst6|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0         ; 0        ; 0        ;
; PPU:inst9|clk_out                                 ; PPU:inst9|clk_out                                 ; 6741         ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|clk_out                                 ; 1539         ; 0         ; 0        ; 0        ;
; CLKDIV:inst4|CLK_OUT~reg0                         ; PPU:inst9|VGA_CLK                                 ; 0            ; 244297286 ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; PPU:inst9|VGA_CLK                                 ; 40120374     ; 0         ; 0        ; 0        ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK                                 ; > 2147483647 ; 0         ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                        ;
+-------------------+---------------------------+----------+----------+----------+----------+
; From Clock        ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+---------------------------+----------+----------+----------+----------+
; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 1        ; 0        ; 0        ; 0        ;
+-------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Removal Transfers                                                                         ;
+-------------------+---------------------------+----------+----------+----------+----------+
; From Clock        ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+---------------------------+----------+----------+----------+----------+
; PPU:inst9|VGA_CLK ; CLKDIV:inst4|CLK_OUT~reg0 ; 1        ; 0        ; 0        ; 0        ;
+-------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLKDIV:inst4|CLK_OUT~reg0                         ; CLKDIV:inst4|CLK_OUT~reg0                         ; Base      ; Constrained ;
; CLOCK                                             ; CLOCK                                             ; Base      ; Constrained ;
; MemoryController:inst8|DMA_WRITE                  ; MemoryController:inst8|DMA_WRITE                  ; Base      ; Constrained ;
; PPU:inst9|VGA_CLK                                 ; PPU:inst9|VGA_CLK                                 ; Base      ; Constrained ;
; PPU:inst9|clk_out                                 ; PPU:inst9|clk_out                                 ; Base      ; Constrained ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inst6|altpll_component|auto_generated|pll1|clk[1] ; inst6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DOUT[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HDMI_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DOUT[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DOUT[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HDMI_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HDMI_TX[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Apr 02 23:56:39 2024
Info: Command: quartus_sta NES -c NES
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'NES.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Rise) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Fall) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -22.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -22.427            -412.879 PPU:inst9|VGA_CLK 
    Info (332119):   -11.172           -1598.319 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.085            -122.462 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.071               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    30.293               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case hold slack is -0.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.047              -0.073 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.434               0.000 PPU:inst9|VGA_CLK 
    Info (332119):     0.435               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):     0.509               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.512               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case recovery slack is 35.468
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.468               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case removal slack is 3.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.658               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case minimum pulse width slack is 3.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.518               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.619               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.264               0.000 CLOCK 
    Info (332119):    19.613               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    19.652               0.000 PPU:inst9|VGA_CLK 
    Info (332119):    19.655               0.000 PPU:inst9|clk_out 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 57.803 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Rise) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Fall) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -21.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.448            -394.308 PPU:inst9|VGA_CLK 
    Info (332119):   -10.258           -1448.706 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.596            -107.770 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.163               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    30.791               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case hold slack is -0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.182              -0.341 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.384               0.000 PPU:inst9|VGA_CLK 
    Info (332119):     0.385               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):     0.472               0.000 PPU:inst9|clk_out 
    Info (332119):     0.478               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 35.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.700               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case removal slack is 3.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.262               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case minimum pulse width slack is 3.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.518               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.608               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.264               0.000 CLOCK 
    Info (332119):    19.538               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    19.601               0.000 PPU:inst9|VGA_CLK 
    Info (332119):    19.621               0.000 PPU:inst9|clk_out 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 58.065 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Rise) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
    Critical Warning (332169): From MemoryController:inst8|DMA_WRITE (Fall) to CLKDIV:inst4|CLK_OUT~reg0 (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.522
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.522            -174.046 PPU:inst9|VGA_CLK 
    Info (332119):    -5.288            -781.229 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.027             -60.718 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.080               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    35.728               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case hold slack is 0.083
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.083               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.177               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):     0.178               0.000 PPU:inst9|VGA_CLK 
    Info (332119):     0.198               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.210               0.000 PPU:inst9|clk_out 
Info (332146): Worst-case recovery slack is 37.807
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.807               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case removal slack is 1.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.618               0.000 CLKDIV:inst4|CLK_OUT~reg0 
Info (332146): Worst-case minimum pulse width slack is 3.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.762               0.000 inst6|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.719               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.832               0.000 CLOCK 
    Info (332119):    19.672               0.000 CLKDIV:inst4|CLK_OUT~reg0 
    Info (332119):    19.724               0.000 PPU:inst9|VGA_CLK 
    Info (332119):    19.752               0.000 PPU:inst9|clk_out 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 58.957 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 5091 megabytes
    Info: Processing ended: Tue Apr 02 23:56:44 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:08


