FILE_TYPE=VERILOG_MAP;
PRIMITIVE 'SIMFIFO4';
    DEFAULT_MODEL=SIMFIFO4;
    UPPER_CASE=TRUE;
    MODEL 'SIMFIFO4';
        PIN_MAP
            '-GLOBALRESET'='(GLOBALRESET_)';
            'WRITE_ENABLE'='(BWRITE_ENABLE)';
            'READ_ENABLE'='(BREAD_ENABLE)';
            '-MEM_WRITE'='(BN_MEM_WRITE)';
            '-MEM_READ'='(BN_MEM_READ)';
            'FIFO_RESET'='(BFIFO_RESET)';
            'BD'<19>='(BD_18_)';
            'BD'<18>='(BD_17_)';
            'BD'<17>='(BD_16_)';
            'BD'<16>='(BD_15_)';
            'BD'<15>='(BD_14_)';
            'BD'<14>='(BD_13_)';
            'BD'<13>='(BD_12_)';
            'BD'<12>='(BD_11_)';
            'BD'<11>='(BD_10_)';
            'BD'<10>='(BD_9_)';
            'BD'<9>='(BD_8_)';
            'BD'<8>='(BD_7_)';
            'BD'<7>='(BD_6_)';
            'BD'<6>='(BD_5_)';
            'BD'<5>='(BD_4_)';
            'BD'<4>='(BD_3_)';
            'BD'<3>='(BD_2_)';
            'BD'<2>='(BD_1_)';
            'BD'<1>='(BD_19_)';
            'BD'<0>='(BD_0_)';
            'BADD_OUT'<19>='(BADD_OUT_19_)';
            'BADD_OUT'<18>='(BADD_OUT_18_)';
            'BADD_OUT'<17>='(BADD_OUT_17_)';
            'BADD_OUT'<16>='(BADD_OUT_16_)';
            'BADD_OUT'<15>='(BADD_OUT_15_)';
            'BADD_OUT'<14>='(BADD_OUT_14_)';
            'BADD_OUT'<13>='(BADD_OUT_13_)';
            'BADD_OUT'<12>='(BADD_OUT_12_)';
            'BADD_OUT'<11>='(BADD_OUT_11_)';
            'BADD_OUT'<10>='(BADD_OUT_10_)';
            'BADD_OUT'<9>='(BADD_OUT_9_)';
            'BADD_OUT'<8>='(BADD_OUT_8_)';
            'BADD_OUT'<7>='(BADD_OUT_7_)';
            'BADD_OUT'<6>='(BADD_OUT_6_)';
            'BADD_OUT'<5>='(BADD_OUT_5_)';
            'BADD_OUT'<4>='(BADD_OUT_4_)';
            'BADD_OUT'<3>='(BADD_OUT_3_)';
            'BADD_OUT'<2>='(BADD_OUT_2_)';
            'BADD_OUT'<1>='(BADD_OUT_1_)';
            'BADD_OUT'<0>='(BADD_OUT_0_)';
            'BXREG_ADD'<1>='(BXREG_ADD_1_)';
            'BXREG_ADD'<0>='(BXREG_ADD_0_)';
            'BXREG_RD'='(BXREG_RD)';
            'BXREG_WR'='(BXREG_WR)';
            '-WRITE_ADD_SEL'='(BN_WRITE_ADD_SEL)';
            '-READ_ADD_SEL'='(BN_READ_ADD_SEL)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
