import "primitives/core.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    r = std_reg(1);
  }
  wires {
    group A {
      A[done] = r.done;
    }
    group B {
      B[done] = r.done;
    }
    group C {
      C[done] = r.done;
    }
    group D {
      D[done] = r.done;
    }
    group A___ {
      A___[done] = r.done;
    }
  }

  control {
    seq {
      A;
      B;
      C;
      D;
      A___;
      par {
        A;
        B;
        C;
        D;
      }
      A___;
      A;
      B;
      C;
      A___;
      par {
        A;
        B;
        C;
      }
      A___;
      par {
        A;
        seq {
          B;
          C;
        }
        D;
      }
      A___;
      A;
      par {
        B;
        C;
      }
      D;
    }
  }
}
