

================================================================
== Synthesis Summary Report of 'divide'
================================================================
+ General Information: 
    * Date:           Wed Nov 23 11:01:16 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        lab_01_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |      Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |          |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ divide           |     -|  3.80|        -|       -|         -|        -|     -|        no|     -|   -|  18 (~0%)|  86 (~0%)|    -|
    | o VITIS_LOOP_4_1  |     -|  7.30|        -|       -|         1|        1|     -|       yes|     -|   -|         -|         -|    -|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| D         | ap_none | 8        |
| N         | ap_none | 8        |
| Q         | ap_vld  | 8        |
| R         | ap_vld  | 8        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| N        | in        | unsigned char  |
| D        | in        | unsigned char  |
| Q        | out       | unsigned char* |
| R        | out       | unsigned char* |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| N        | N            | port    |
| D        | D            | port    |
| Q        | Q            | port    |
| Q        | Q_ap_vld     | port    |
| R        | R            | port    |
| R        | R_ap_vld     | port    |
+----------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------+-----+--------+----------+-----+--------+---------+
| Name                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------+-----+--------+----------+-----+--------+---------+
| + divide            | 0   |        |          |     |        |         |
|   add_ln5_fu_100_p2 | -   |        | add_ln5  | add | fabric | 0       |
|   sub_ln6_fu_106_p2 | -   |        | sub_ln6  | sub | fabric | 0       |
+---------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

