// Seed: 1681069763
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    output wire id_3,
    input wire id_4,
    output supply0 id_5,
    input tri id_6,
    output supply0 id_7
);
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    output supply1 id_6,
    input wor id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    input wand id_12,
    inout tri0 id_13
);
  assign id_6 = -1;
  assign id_1 = -1;
  parameter id_15 = 1;
  wire id_16;
  assign id_16 = id_9;
  logic id_17;
  ;
  wire id_18;
  assign id_18 = -1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_6,
      id_2,
      id_13,
      id_4,
      id_13
  );
  parameter id_19 = id_15;
  wire id_20;
  wire id_21;
  assign id_18 = id_20 != id_16(id_8, {id_5, id_21}, -1'b0 * id_17, 1);
endmodule
