# Compile of driver.sv was successful.
# Compile of minilab3_tb.sv was successful.
# Compile of spart.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART_tx.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.minilab3_tb
# vsim -voptargs="+acc" work.minilab3_tb 
# Start time: 15:46:41 on Feb 14,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.minilab3_tb(fast)
# Loading work.spart(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.driver(fast)
view -new list
# .main_pane.list.interior.cs.body
do I:/ece554/Minilab3/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcobian  Hostname: WIN-8122  ProcessID: 1248
#           Attempting to use alternate WLF file "./wlftg4ixae".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg4ixae
run -all
#############  Autofindloop Analysis  ###############
#############  Loop found at time 10735 ns ###############
#   Active process: /minilab3_tb/duts0/rx/#ASSIGN#121 @ sub-iteration 0
#     Source: I:/ece554/Minilab3/spart.sv:54
#   Active process: /minilab3_tb/duts0/rx/#ASSIGN#121 @ sub-iteration 1
#     Source: I:/ece554/Minilab3/spart.sv:54
#   Active process: /minilab3_tb/duts0/rx/#ASSIGN#121 @ sub-iteration 2
#     Source: I:/ece554/Minilab3/spart.sv:54
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 10735 ns.
######## Additional Loop Analysis Started ##########
##############  Autofindloop Step ##################
#   Active process: /minilab3_tb/duts0/rx/#ASSIGN#121
#     Source: I:/ece554/Minilab3/spart.sv:54
#   Active process: /minilab3_tb/duts0/rx/#ALWAYS#94
#     Source: I:/ece554/Minilab3/spart.sv:54
###################################################
# Compile of driver.sv was successful.
# Compile of minilab3_tb.sv was successful.
# Compile of spart.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART_tx.sv was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.minilab3_tb(fast)
# Loading work.spart(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.driver(fast)
run -all
# ** Note: $stop    : I:/ece554/Minilab3/minilab3_tb.sv(108)
#    Time: 19045 ns  Iteration: 2  Instance: /minilab3_tb
# Break in Module minilab3_tb at I:/ece554/Minilab3/minilab3_tb.sv line 108
