{"top":"global.simple_flattened",
"namespaces":{
  "global":{
    "modules":{
      "simple_flattened":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["COUT","Bit"],
          ["O",["Array",4,"Bit"]]
        ]],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",5]}
          },
          "inst1$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"init":[["BitVector",1],"1'h0"]}
          },
          "inst2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"init":[["BitVector",1],"1'h0"]}
          },
          "inst3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"init":[["BitVector",1],"1'h0"]}
          },
          "inst4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["bit_const_GND.out","inst0.in0.4"],
          ["bit_const_GND.out","inst0.in1.1"],
          ["bit_const_GND.out","inst0.in1.2"],
          ["bit_const_GND.out","inst0.in1.3"],
          ["bit_const_GND.out","inst0.in1.4"],
          ["bit_const_VCC.out","inst0.in1.0"],
          ["inst1$reg0.clk","self.CLK"],
          ["inst2$reg0.clk","self.CLK"],
          ["inst3$reg0.clk","self.CLK"],
          ["inst4$reg0.clk","self.CLK"],
          ["self.COUT","inst0.out.4"],
          ["inst0.in0.0","inst1$reg0.out.0"],
          ["inst0.in0.1","inst2$reg0.out.0"],
          ["inst0.in0.2","inst3$reg0.out.0"],
          ["inst0.in0.3","inst4$reg0.out.0"],
          ["inst0.out.0","inst1$reg0.in.0"],
          ["inst0.out.1","inst2$reg0.in.0"],
          ["inst0.out.2","inst3$reg0.in.0"],
          ["inst0.out.3","inst4$reg0.in.0"],
          ["inst1$reg0.out.0","self.O.0"],
          ["inst2$reg0.out.0","self.O.1"],
          ["inst3$reg0.out.0","self.O.2"],
          ["inst4$reg0.out.0","self.O.3"]
        ]
      }
    }
  }
}
}
