# 100_DAYS_OF_RTL

HELLO VLSI ENTHUSIASTS, WELCOME TO MY 100DAYSOFRTL REPO

My Name is SIVA PRASAD, I mostly use Xilinx VIVADO Design Suite for the simulation of RTL Codes.
<hr>
  
<h2>Here is the list of Day wise RTL Codes:</h2>

Day-001 : FULL ADDER (Three Modelling styles). <br>
Day-002 : FULL SUBTRACTOR (Three Modelling styles). <br>
Day-003 : MULTIPLEXER 8X1 (Three Modelling styles). <br>
Day-004 : LOGIC GATES USING MUX. <br>
Day-005 : 8x1 MUX BY 4X1 mux and 2X1 mux. <br>
Day-006 : 1X8 DEMULTIPLEXER (Three Modelling styles). <br>
Day-007 : FULL ADDER AND FULL SUBTRACTOR USING MUX. <br>
Day-008 : OCTAL TO BINARY (8X3 ENCODER) (Three Modelling styles). <br>
Day-009 : PRIORITY ENCODER (8:3). <br>
