;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* DAC */
DAC__0__DM__MASK EQU 0x38
DAC__0__DM__SHIFT EQU 3
DAC__0__DR EQU CYREG_PRT0_DR
DAC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DAC__0__HSIOM_MASK EQU 0x000000F0
DAC__0__HSIOM_SHIFT EQU 4
DAC__0__INTCFG EQU CYREG_PRT0_INTCFG
DAC__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DAC__0__MASK EQU 0x02
DAC__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
DAC__0__OUT_SEL_SHIFT EQU 2
DAC__0__OUT_SEL_VAL EQU 3
DAC__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DAC__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DAC__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DAC__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DAC__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DAC__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DAC__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DAC__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DAC__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DAC__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DAC__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DAC__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DAC__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DAC__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DAC__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DAC__0__PC EQU CYREG_PRT0_PC
DAC__0__PC2 EQU CYREG_PRT0_PC2
DAC__0__PORT EQU 0
DAC__0__PS EQU CYREG_PRT0_PS
DAC__0__SHIFT EQU 1
DAC__DR EQU CYREG_PRT0_DR
DAC__INTCFG EQU CYREG_PRT0_INTCFG
DAC__INTSTAT EQU CYREG_PRT0_INTSTAT
DAC__MASK EQU 0x02
DAC__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DAC__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DAC__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DAC__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DAC__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DAC__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DAC__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DAC__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DAC__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DAC__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DAC__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DAC__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DAC__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DAC__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DAC__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DAC__PC EQU CYREG_PRT0_PC
DAC__PC2 EQU CYREG_PRT0_PC2
DAC__PORT EQU 0
DAC__PS EQU CYREG_PRT0_PS
DAC__SHIFT EQU 1

/* I2C */
I2C_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT4_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_PRT4_PC
I2C_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_scl__0__PORT EQU 4
I2C_scl__0__PS EQU CYREG_PRT4_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT4_DR
I2C_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_PRT4_PC
I2C_scl__PC2 EQU CYREG_PRT4_PC2
I2C_scl__PORT EQU 4
I2C_scl__PS EQU CYREG_PRT4_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT4_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_PRT4_PC
I2C_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_sda__0__PORT EQU 4
I2C_sda__0__PS EQU CYREG_PRT4_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT4_DR
I2C_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_PRT4_PC
I2C_sda__PC2 EQU CYREG_PRT4_PC2
I2C_sda__PORT EQU 4
I2C_sda__PS EQU CYREG_PRT4_PS
I2C_sda__SHIFT EQU 1

/* LCD */
LCD_LCDPort__0__DM__MASK EQU 0x07
LCD_LCDPort__0__DM__SHIFT EQU 0
LCD_LCDPort__0__DR EQU CYREG_PRT2_DR
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC
LCD_LCDPort__0__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__PS EQU CYREG_PRT2_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DM__MASK EQU 0x38
LCD_LCDPort__1__DM__SHIFT EQU 3
LCD_LCDPort__1__DR EQU CYREG_PRT2_DR
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__1__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC
LCD_LCDPort__1__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__PS EQU CYREG_PRT2_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DM__MASK EQU 0x1C0
LCD_LCDPort__2__DM__SHIFT EQU 6
LCD_LCDPort__2__DR EQU CYREG_PRT2_DR
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__2__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC
LCD_LCDPort__2__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__PS EQU CYREG_PRT2_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DM__MASK EQU 0xE00
LCD_LCDPort__3__DM__SHIFT EQU 9
LCD_LCDPort__3__DR EQU CYREG_PRT2_DR
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__3__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC
LCD_LCDPort__3__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__PS EQU CYREG_PRT2_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DM__MASK EQU 0x7000
LCD_LCDPort__4__DM__SHIFT EQU 12
LCD_LCDPort__4__DR EQU CYREG_PRT2_DR
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__4__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC
LCD_LCDPort__4__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__PS EQU CYREG_PRT2_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DM__MASK EQU 0x38000
LCD_LCDPort__5__DM__SHIFT EQU 15
LCD_LCDPort__5__DR EQU CYREG_PRT2_DR
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__5__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC
LCD_LCDPort__5__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__PS EQU CYREG_PRT2_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DM__MASK EQU 0x1C0000
LCD_LCDPort__6__DM__SHIFT EQU 18
LCD_LCDPort__6__DR EQU CYREG_PRT2_DR
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__6__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC
LCD_LCDPort__6__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__PS EQU CYREG_PRT2_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__PC EQU CYREG_PRT2_PC
LCD_LCDPort__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0

/* PWM_1 */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

/* PWM_2 */
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_2_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* BUZZER */
BUZZER__0__DM__MASK EQU 0x1C0
BUZZER__0__DM__SHIFT EQU 6
BUZZER__0__DR EQU CYREG_PRT4_DR
BUZZER__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
BUZZER__0__HSIOM_MASK EQU 0x00000F00
BUZZER__0__HSIOM_SHIFT EQU 8
BUZZER__0__INTCFG EQU CYREG_PRT4_INTCFG
BUZZER__0__INTSTAT EQU CYREG_PRT4_INTSTAT
BUZZER__0__MASK EQU 0x04
BUZZER__0__PC EQU CYREG_PRT4_PC
BUZZER__0__PC2 EQU CYREG_PRT4_PC2
BUZZER__0__PORT EQU 4
BUZZER__0__PS EQU CYREG_PRT4_PS
BUZZER__0__SHIFT EQU 2
BUZZER__DR EQU CYREG_PRT4_DR
BUZZER__INTCFG EQU CYREG_PRT4_INTCFG
BUZZER__INTSTAT EQU CYREG_PRT4_INTSTAT
BUZZER__MASK EQU 0x04
BUZZER__PC EQU CYREG_PRT4_PC
BUZZER__PC2 EQU CYREG_PRT4_PC2
BUZZER__PORT EQU 4
BUZZER__PS EQU CYREG_PRT4_PS
BUZZER__SHIFT EQU 2

/* IDAC_1 */
IDAC_1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
IDAC_1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Clock_3 */
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Clock_4 */
Clock_4__DIVIDER_MASK EQU 0x0000FFFF
Clock_4__ENABLE EQU CYREG_CLK_DIVIDER_C01
Clock_4__ENABLE_MASK EQU 0x80000000
Clock_4__MASK EQU 0x80000000
Clock_4__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* Clock_5 */
Clock_5__DIVIDER_MASK EQU 0x0000FFFF
Clock_5__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_5__ENABLE_MASK EQU 0x80000000
Clock_5__MASK EQU 0x80000000
Clock_5__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* EMS_OUT */
EMS_OUT__0__DM__MASK EQU 0x38
EMS_OUT__0__DM__SHIFT EQU 3
EMS_OUT__0__DR EQU CYREG_PRT1_DR
EMS_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
EMS_OUT__0__HSIOM_MASK EQU 0x000000F0
EMS_OUT__0__HSIOM_SHIFT EQU 4
EMS_OUT__0__INTCFG EQU CYREG_PRT1_INTCFG
EMS_OUT__0__INTSTAT EQU CYREG_PRT1_INTSTAT
EMS_OUT__0__MASK EQU 0x02
EMS_OUT__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
EMS_OUT__0__OUT_SEL_SHIFT EQU 2
EMS_OUT__0__OUT_SEL_VAL EQU 1
EMS_OUT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
EMS_OUT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
EMS_OUT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
EMS_OUT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
EMS_OUT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
EMS_OUT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
EMS_OUT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
EMS_OUT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
EMS_OUT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
EMS_OUT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
EMS_OUT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
EMS_OUT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
EMS_OUT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
EMS_OUT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
EMS_OUT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
EMS_OUT__0__PC EQU CYREG_PRT1_PC
EMS_OUT__0__PC2 EQU CYREG_PRT1_PC2
EMS_OUT__0__PORT EQU 1
EMS_OUT__0__PS EQU CYREG_PRT1_PS
EMS_OUT__0__SHIFT EQU 1
EMS_OUT__DR EQU CYREG_PRT1_DR
EMS_OUT__INTCFG EQU CYREG_PRT1_INTCFG
EMS_OUT__INTSTAT EQU CYREG_PRT1_INTSTAT
EMS_OUT__MASK EQU 0x02
EMS_OUT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
EMS_OUT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
EMS_OUT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
EMS_OUT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
EMS_OUT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
EMS_OUT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
EMS_OUT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
EMS_OUT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
EMS_OUT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
EMS_OUT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
EMS_OUT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
EMS_OUT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
EMS_OUT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
EMS_OUT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
EMS_OUT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
EMS_OUT__PC EQU CYREG_PRT1_PC
EMS_OUT__PC2 EQU CYREG_PRT1_PC2
EMS_OUT__PORT EQU 1
EMS_OUT__PS EQU CYREG_PRT1_PS
EMS_OUT__SHIFT EQU 1

/* Timer_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* TOUCH_UP */
TOUCH_UP__0__DM__MASK EQU 0x1C0
TOUCH_UP__0__DM__SHIFT EQU 6
TOUCH_UP__0__DR EQU CYREG_PRT0_DR
TOUCH_UP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TOUCH_UP__0__HSIOM_MASK EQU 0x00000F00
TOUCH_UP__0__HSIOM_SHIFT EQU 8
TOUCH_UP__0__INTCFG EQU CYREG_PRT0_INTCFG
TOUCH_UP__0__INTSTAT EQU CYREG_PRT0_INTSTAT
TOUCH_UP__0__MASK EQU 0x04
TOUCH_UP__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TOUCH_UP__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TOUCH_UP__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TOUCH_UP__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TOUCH_UP__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TOUCH_UP__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TOUCH_UP__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TOUCH_UP__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TOUCH_UP__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TOUCH_UP__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TOUCH_UP__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TOUCH_UP__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TOUCH_UP__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TOUCH_UP__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TOUCH_UP__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TOUCH_UP__0__PC EQU CYREG_PRT0_PC
TOUCH_UP__0__PC2 EQU CYREG_PRT0_PC2
TOUCH_UP__0__PORT EQU 0
TOUCH_UP__0__PS EQU CYREG_PRT0_PS
TOUCH_UP__0__SHIFT EQU 2
TOUCH_UP__DR EQU CYREG_PRT0_DR
TOUCH_UP__INTCFG EQU CYREG_PRT0_INTCFG
TOUCH_UP__INTSTAT EQU CYREG_PRT0_INTSTAT
TOUCH_UP__MASK EQU 0x04
TOUCH_UP__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TOUCH_UP__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TOUCH_UP__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TOUCH_UP__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TOUCH_UP__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TOUCH_UP__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TOUCH_UP__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TOUCH_UP__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TOUCH_UP__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TOUCH_UP__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TOUCH_UP__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TOUCH_UP__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TOUCH_UP__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TOUCH_UP__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TOUCH_UP__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TOUCH_UP__PC EQU CYREG_PRT0_PC
TOUCH_UP__PC2 EQU CYREG_PRT0_PC2
TOUCH_UP__PORT EQU 0
TOUCH_UP__PS EQU CYREG_PRT0_PS
TOUCH_UP__SHIFT EQU 2

/* BUTTON_UP */
BUTTON_UP__0__DM__MASK EQU 0xE00000
BUTTON_UP__0__DM__SHIFT EQU 21
BUTTON_UP__0__DR EQU CYREG_PRT2_DR
BUTTON_UP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BUTTON_UP__0__HSIOM_MASK EQU 0xF0000000
BUTTON_UP__0__HSIOM_SHIFT EQU 28
BUTTON_UP__0__INTCFG EQU CYREG_PRT2_INTCFG
BUTTON_UP__0__INTSTAT EQU CYREG_PRT2_INTSTAT
BUTTON_UP__0__MASK EQU 0x80
BUTTON_UP__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BUTTON_UP__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BUTTON_UP__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BUTTON_UP__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BUTTON_UP__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BUTTON_UP__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BUTTON_UP__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BUTTON_UP__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BUTTON_UP__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BUTTON_UP__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BUTTON_UP__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BUTTON_UP__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BUTTON_UP__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BUTTON_UP__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BUTTON_UP__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BUTTON_UP__0__PC EQU CYREG_PRT2_PC
BUTTON_UP__0__PC2 EQU CYREG_PRT2_PC2
BUTTON_UP__0__PORT EQU 2
BUTTON_UP__0__PS EQU CYREG_PRT2_PS
BUTTON_UP__0__SHIFT EQU 7
BUTTON_UP__DR EQU CYREG_PRT2_DR
BUTTON_UP__INTCFG EQU CYREG_PRT2_INTCFG
BUTTON_UP__INTSTAT EQU CYREG_PRT2_INTSTAT
BUTTON_UP__MASK EQU 0x80
BUTTON_UP__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BUTTON_UP__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BUTTON_UP__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BUTTON_UP__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BUTTON_UP__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BUTTON_UP__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BUTTON_UP__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BUTTON_UP__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BUTTON_UP__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BUTTON_UP__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BUTTON_UP__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BUTTON_UP__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BUTTON_UP__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BUTTON_UP__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BUTTON_UP__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BUTTON_UP__PC EQU CYREG_PRT2_PC
BUTTON_UP__PC2 EQU CYREG_PRT2_PC2
BUTTON_UP__PORT EQU 2
BUTTON_UP__PS EQU CYREG_PRT2_PS
BUTTON_UP__SHIFT EQU 7
BUTTON_UP__SNAP EQU CYREG_PRT2_INTSTAT

/* EMS_SAFTY */
EMS_SAFTY__0__DM__MASK EQU 0x07
EMS_SAFTY__0__DM__SHIFT EQU 0
EMS_SAFTY__0__DR EQU CYREG_PRT1_DR
EMS_SAFTY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
EMS_SAFTY__0__HSIOM_MASK EQU 0x0000000F
EMS_SAFTY__0__HSIOM_SHIFT EQU 0
EMS_SAFTY__0__INTCFG EQU CYREG_PRT1_INTCFG
EMS_SAFTY__0__INTSTAT EQU CYREG_PRT1_INTSTAT
EMS_SAFTY__0__MASK EQU 0x01
EMS_SAFTY__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
EMS_SAFTY__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
EMS_SAFTY__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
EMS_SAFTY__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
EMS_SAFTY__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
EMS_SAFTY__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
EMS_SAFTY__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
EMS_SAFTY__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
EMS_SAFTY__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
EMS_SAFTY__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
EMS_SAFTY__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
EMS_SAFTY__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
EMS_SAFTY__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
EMS_SAFTY__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
EMS_SAFTY__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
EMS_SAFTY__0__PC EQU CYREG_PRT1_PC
EMS_SAFTY__0__PC2 EQU CYREG_PRT1_PC2
EMS_SAFTY__0__PORT EQU 1
EMS_SAFTY__0__PS EQU CYREG_PRT1_PS
EMS_SAFTY__0__SHIFT EQU 0
EMS_SAFTY__DR EQU CYREG_PRT1_DR
EMS_SAFTY__INTCFG EQU CYREG_PRT1_INTCFG
EMS_SAFTY__INTSTAT EQU CYREG_PRT1_INTSTAT
EMS_SAFTY__MASK EQU 0x01
EMS_SAFTY__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
EMS_SAFTY__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
EMS_SAFTY__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
EMS_SAFTY__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
EMS_SAFTY__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
EMS_SAFTY__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
EMS_SAFTY__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
EMS_SAFTY__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
EMS_SAFTY__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
EMS_SAFTY__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
EMS_SAFTY__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
EMS_SAFTY__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
EMS_SAFTY__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
EMS_SAFTY__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
EMS_SAFTY__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
EMS_SAFTY__PC EQU CYREG_PRT1_PC
EMS_SAFTY__PC2 EQU CYREG_PRT1_PC2
EMS_SAFTY__PORT EQU 1
EMS_SAFTY__PS EQU CYREG_PRT1_PS
EMS_SAFTY__SHIFT EQU 0

/* STEP_DOWN */
STEP_DOWN__0__DM__MASK EQU 0x7000
STEP_DOWN__0__DM__SHIFT EQU 12
STEP_DOWN__0__DR EQU CYREG_PRT1_DR
STEP_DOWN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
STEP_DOWN__0__HSIOM_MASK EQU 0x000F0000
STEP_DOWN__0__HSIOM_SHIFT EQU 16
STEP_DOWN__0__INTCFG EQU CYREG_PRT1_INTCFG
STEP_DOWN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
STEP_DOWN__0__MASK EQU 0x10
STEP_DOWN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STEP_DOWN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STEP_DOWN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STEP_DOWN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STEP_DOWN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STEP_DOWN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STEP_DOWN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STEP_DOWN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STEP_DOWN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STEP_DOWN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STEP_DOWN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STEP_DOWN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STEP_DOWN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STEP_DOWN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STEP_DOWN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STEP_DOWN__0__PC EQU CYREG_PRT1_PC
STEP_DOWN__0__PC2 EQU CYREG_PRT1_PC2
STEP_DOWN__0__PORT EQU 1
STEP_DOWN__0__PS EQU CYREG_PRT1_PS
STEP_DOWN__0__SHIFT EQU 4
STEP_DOWN__DR EQU CYREG_PRT1_DR
STEP_DOWN__INTCFG EQU CYREG_PRT1_INTCFG
STEP_DOWN__INTSTAT EQU CYREG_PRT1_INTSTAT
STEP_DOWN__MASK EQU 0x10
STEP_DOWN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
STEP_DOWN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
STEP_DOWN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
STEP_DOWN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
STEP_DOWN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
STEP_DOWN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
STEP_DOWN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
STEP_DOWN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
STEP_DOWN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
STEP_DOWN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
STEP_DOWN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
STEP_DOWN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
STEP_DOWN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
STEP_DOWN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
STEP_DOWN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
STEP_DOWN__PC EQU CYREG_PRT1_PC
STEP_DOWN__PC2 EQU CYREG_PRT1_PC2
STEP_DOWN__PORT EQU 1
STEP_DOWN__PS EQU CYREG_PRT1_PS
STEP_DOWN__SHIFT EQU 4

/* SELECT_PIN */
SELECT_PIN__0__DM__MASK EQU 0x1C0000
SELECT_PIN__0__DM__SHIFT EQU 18
SELECT_PIN__0__DR EQU CYREG_PRT3_DR
SELECT_PIN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SELECT_PIN__0__HSIOM_MASK EQU 0x0F000000
SELECT_PIN__0__HSIOM_SHIFT EQU 24
SELECT_PIN__0__INTCFG EQU CYREG_PRT3_INTCFG
SELECT_PIN__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SELECT_PIN__0__MASK EQU 0x40
SELECT_PIN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SELECT_PIN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SELECT_PIN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SELECT_PIN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SELECT_PIN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SELECT_PIN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SELECT_PIN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SELECT_PIN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SELECT_PIN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SELECT_PIN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SELECT_PIN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SELECT_PIN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SELECT_PIN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SELECT_PIN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SELECT_PIN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SELECT_PIN__0__PC EQU CYREG_PRT3_PC
SELECT_PIN__0__PC2 EQU CYREG_PRT3_PC2
SELECT_PIN__0__PORT EQU 3
SELECT_PIN__0__PS EQU CYREG_PRT3_PS
SELECT_PIN__0__SHIFT EQU 6
SELECT_PIN__DR EQU CYREG_PRT3_DR
SELECT_PIN__INTCFG EQU CYREG_PRT3_INTCFG
SELECT_PIN__INTSTAT EQU CYREG_PRT3_INTSTAT
SELECT_PIN__MASK EQU 0x40
SELECT_PIN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SELECT_PIN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SELECT_PIN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SELECT_PIN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SELECT_PIN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SELECT_PIN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SELECT_PIN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SELECT_PIN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SELECT_PIN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SELECT_PIN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SELECT_PIN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SELECT_PIN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SELECT_PIN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SELECT_PIN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SELECT_PIN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SELECT_PIN__PC EQU CYREG_PRT3_PC
SELECT_PIN__PC2 EQU CYREG_PRT3_PC2
SELECT_PIN__PORT EQU 3
SELECT_PIN__PS EQU CYREG_PRT3_PS
SELECT_PIN__SHIFT EQU 6
SELECT_PIN__SNAP EQU CYREG_PRT3_INTSTAT

/* START_STOP */
START_STOP__0__DM__MASK EQU 0x07
START_STOP__0__DM__SHIFT EQU 0
START_STOP__0__DR EQU CYREG_PRT3_DR
START_STOP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
START_STOP__0__HSIOM_MASK EQU 0x0000000F
START_STOP__0__HSIOM_SHIFT EQU 0
START_STOP__0__INTCFG EQU CYREG_PRT3_INTCFG
START_STOP__0__INTSTAT EQU CYREG_PRT3_INTSTAT
START_STOP__0__MASK EQU 0x01
START_STOP__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
START_STOP__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
START_STOP__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
START_STOP__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
START_STOP__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
START_STOP__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
START_STOP__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
START_STOP__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
START_STOP__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
START_STOP__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
START_STOP__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
START_STOP__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
START_STOP__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
START_STOP__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
START_STOP__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
START_STOP__0__PC EQU CYREG_PRT3_PC
START_STOP__0__PC2 EQU CYREG_PRT3_PC2
START_STOP__0__PORT EQU 3
START_STOP__0__PS EQU CYREG_PRT3_PS
START_STOP__0__SHIFT EQU 0
START_STOP__DR EQU CYREG_PRT3_DR
START_STOP__INTCFG EQU CYREG_PRT3_INTCFG
START_STOP__INTSTAT EQU CYREG_PRT3_INTSTAT
START_STOP__MASK EQU 0x01
START_STOP__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
START_STOP__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
START_STOP__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
START_STOP__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
START_STOP__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
START_STOP__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
START_STOP__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
START_STOP__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
START_STOP__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
START_STOP__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
START_STOP__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
START_STOP__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
START_STOP__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
START_STOP__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
START_STOP__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
START_STOP__PC EQU CYREG_PRT3_PC
START_STOP__PC2 EQU CYREG_PRT3_PC2
START_STOP__PORT EQU 3
START_STOP__PS EQU CYREG_PRT3_PS
START_STOP__SHIFT EQU 0
START_STOP__SNAP EQU CYREG_PRT3_INTSTAT

/* ULTRA_NAND */
ULTRA_NAND__0__DM__MASK EQU 0x1C0000
ULTRA_NAND__0__DM__SHIFT EQU 18
ULTRA_NAND__0__DR EQU CYREG_PRT0_DR
ULTRA_NAND__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ULTRA_NAND__0__HSIOM_MASK EQU 0x0F000000
ULTRA_NAND__0__HSIOM_SHIFT EQU 24
ULTRA_NAND__0__INTCFG EQU CYREG_PRT0_INTCFG
ULTRA_NAND__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ULTRA_NAND__0__MASK EQU 0x40
ULTRA_NAND__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
ULTRA_NAND__0__OUT_SEL_SHIFT EQU 12
ULTRA_NAND__0__OUT_SEL_VAL EQU 3
ULTRA_NAND__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ULTRA_NAND__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ULTRA_NAND__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ULTRA_NAND__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ULTRA_NAND__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ULTRA_NAND__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ULTRA_NAND__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ULTRA_NAND__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ULTRA_NAND__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ULTRA_NAND__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ULTRA_NAND__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ULTRA_NAND__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ULTRA_NAND__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ULTRA_NAND__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ULTRA_NAND__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ULTRA_NAND__0__PC EQU CYREG_PRT0_PC
ULTRA_NAND__0__PC2 EQU CYREG_PRT0_PC2
ULTRA_NAND__0__PORT EQU 0
ULTRA_NAND__0__PS EQU CYREG_PRT0_PS
ULTRA_NAND__0__SHIFT EQU 6
ULTRA_NAND__DR EQU CYREG_PRT0_DR
ULTRA_NAND__INTCFG EQU CYREG_PRT0_INTCFG
ULTRA_NAND__INTSTAT EQU CYREG_PRT0_INTSTAT
ULTRA_NAND__MASK EQU 0x40
ULTRA_NAND__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ULTRA_NAND__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ULTRA_NAND__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ULTRA_NAND__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ULTRA_NAND__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ULTRA_NAND__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ULTRA_NAND__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ULTRA_NAND__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ULTRA_NAND__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ULTRA_NAND__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ULTRA_NAND__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ULTRA_NAND__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ULTRA_NAND__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ULTRA_NAND__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ULTRA_NAND__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ULTRA_NAND__PC EQU CYREG_PRT0_PC
ULTRA_NAND__PC2 EQU CYREG_PRT0_PC2
ULTRA_NAND__PORT EQU 0
ULTRA_NAND__PS EQU CYREG_PRT0_PS
ULTRA_NAND__SHIFT EQU 6

/* isr_select */
isr_select__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_select__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_select__INTC_MASK EQU 0x08
isr_select__INTC_NUMBER EQU 3
isr_select__INTC_PRIOR_MASK EQU 0xC0000000
isr_select__INTC_PRIOR_NUM EQU 3
isr_select__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_select__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_select__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* AD9833_SCLK */
AD9833_SCLK__0__DM__MASK EQU 0x38
AD9833_SCLK__0__DM__SHIFT EQU 3
AD9833_SCLK__0__DR EQU CYREG_PRT3_DR
AD9833_SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
AD9833_SCLK__0__HSIOM_MASK EQU 0x000000F0
AD9833_SCLK__0__HSIOM_SHIFT EQU 4
AD9833_SCLK__0__INTCFG EQU CYREG_PRT3_INTCFG
AD9833_SCLK__0__INTSTAT EQU CYREG_PRT3_INTSTAT
AD9833_SCLK__0__MASK EQU 0x02
AD9833_SCLK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
AD9833_SCLK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
AD9833_SCLK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
AD9833_SCLK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
AD9833_SCLK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
AD9833_SCLK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
AD9833_SCLK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
AD9833_SCLK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
AD9833_SCLK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
AD9833_SCLK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
AD9833_SCLK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
AD9833_SCLK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
AD9833_SCLK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
AD9833_SCLK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
AD9833_SCLK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
AD9833_SCLK__0__PC EQU CYREG_PRT3_PC
AD9833_SCLK__0__PC2 EQU CYREG_PRT3_PC2
AD9833_SCLK__0__PORT EQU 3
AD9833_SCLK__0__PS EQU CYREG_PRT3_PS
AD9833_SCLK__0__SHIFT EQU 1
AD9833_SCLK__DR EQU CYREG_PRT3_DR
AD9833_SCLK__INTCFG EQU CYREG_PRT3_INTCFG
AD9833_SCLK__INTSTAT EQU CYREG_PRT3_INTSTAT
AD9833_SCLK__MASK EQU 0x02
AD9833_SCLK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
AD9833_SCLK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
AD9833_SCLK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
AD9833_SCLK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
AD9833_SCLK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
AD9833_SCLK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
AD9833_SCLK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
AD9833_SCLK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
AD9833_SCLK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
AD9833_SCLK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
AD9833_SCLK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
AD9833_SCLK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
AD9833_SCLK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
AD9833_SCLK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
AD9833_SCLK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
AD9833_SCLK__PC EQU CYREG_PRT3_PC
AD9833_SCLK__PC2 EQU CYREG_PRT3_PC2
AD9833_SCLK__PORT EQU 3
AD9833_SCLK__PS EQU CYREG_PRT3_PS
AD9833_SCLK__SHIFT EQU 1

/* BUTTON_DOWN */
BUTTON_DOWN__0__DM__MASK EQU 0xE00000
BUTTON_DOWN__0__DM__SHIFT EQU 21
BUTTON_DOWN__0__DR EQU CYREG_PRT3_DR
BUTTON_DOWN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BUTTON_DOWN__0__HSIOM_MASK EQU 0xF0000000
BUTTON_DOWN__0__HSIOM_SHIFT EQU 28
BUTTON_DOWN__0__INTCFG EQU CYREG_PRT3_INTCFG
BUTTON_DOWN__0__INTSTAT EQU CYREG_PRT3_INTSTAT
BUTTON_DOWN__0__MASK EQU 0x80
BUTTON_DOWN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BUTTON_DOWN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BUTTON_DOWN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BUTTON_DOWN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BUTTON_DOWN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BUTTON_DOWN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BUTTON_DOWN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BUTTON_DOWN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BUTTON_DOWN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BUTTON_DOWN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BUTTON_DOWN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BUTTON_DOWN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BUTTON_DOWN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BUTTON_DOWN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BUTTON_DOWN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BUTTON_DOWN__0__PC EQU CYREG_PRT3_PC
BUTTON_DOWN__0__PC2 EQU CYREG_PRT3_PC2
BUTTON_DOWN__0__PORT EQU 3
BUTTON_DOWN__0__PS EQU CYREG_PRT3_PS
BUTTON_DOWN__0__SHIFT EQU 7
BUTTON_DOWN__DR EQU CYREG_PRT3_DR
BUTTON_DOWN__INTCFG EQU CYREG_PRT3_INTCFG
BUTTON_DOWN__INTSTAT EQU CYREG_PRT3_INTSTAT
BUTTON_DOWN__MASK EQU 0x80
BUTTON_DOWN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BUTTON_DOWN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BUTTON_DOWN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BUTTON_DOWN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BUTTON_DOWN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BUTTON_DOWN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BUTTON_DOWN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BUTTON_DOWN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BUTTON_DOWN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BUTTON_DOWN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BUTTON_DOWN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BUTTON_DOWN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BUTTON_DOWN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BUTTON_DOWN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BUTTON_DOWN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BUTTON_DOWN__PC EQU CYREG_PRT3_PC
BUTTON_DOWN__PC2 EQU CYREG_PRT3_PC2
BUTTON_DOWN__PORT EQU 3
BUTTON_DOWN__PS EQU CYREG_PRT3_PS
BUTTON_DOWN__SHIFT EQU 7
BUTTON_DOWN__SNAP EQU CYREG_PRT3_INTSTAT

/* AD9833_FSYNC */
AD9833_FSYNC__0__DM__MASK EQU 0x7000
AD9833_FSYNC__0__DM__SHIFT EQU 12
AD9833_FSYNC__0__DR EQU CYREG_PRT3_DR
AD9833_FSYNC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
AD9833_FSYNC__0__HSIOM_MASK EQU 0x000F0000
AD9833_FSYNC__0__HSIOM_SHIFT EQU 16
AD9833_FSYNC__0__INTCFG EQU CYREG_PRT3_INTCFG
AD9833_FSYNC__0__INTSTAT EQU CYREG_PRT3_INTSTAT
AD9833_FSYNC__0__MASK EQU 0x10
AD9833_FSYNC__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
AD9833_FSYNC__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
AD9833_FSYNC__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
AD9833_FSYNC__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
AD9833_FSYNC__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
AD9833_FSYNC__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
AD9833_FSYNC__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
AD9833_FSYNC__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
AD9833_FSYNC__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
AD9833_FSYNC__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
AD9833_FSYNC__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
AD9833_FSYNC__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
AD9833_FSYNC__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
AD9833_FSYNC__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
AD9833_FSYNC__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
AD9833_FSYNC__0__PC EQU CYREG_PRT3_PC
AD9833_FSYNC__0__PC2 EQU CYREG_PRT3_PC2
AD9833_FSYNC__0__PORT EQU 3
AD9833_FSYNC__0__PS EQU CYREG_PRT3_PS
AD9833_FSYNC__0__SHIFT EQU 4
AD9833_FSYNC__DR EQU CYREG_PRT3_DR
AD9833_FSYNC__INTCFG EQU CYREG_PRT3_INTCFG
AD9833_FSYNC__INTSTAT EQU CYREG_PRT3_INTSTAT
AD9833_FSYNC__MASK EQU 0x10
AD9833_FSYNC__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
AD9833_FSYNC__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
AD9833_FSYNC__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
AD9833_FSYNC__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
AD9833_FSYNC__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
AD9833_FSYNC__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
AD9833_FSYNC__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
AD9833_FSYNC__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
AD9833_FSYNC__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
AD9833_FSYNC__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
AD9833_FSYNC__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
AD9833_FSYNC__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
AD9833_FSYNC__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
AD9833_FSYNC__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
AD9833_FSYNC__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
AD9833_FSYNC__PC EQU CYREG_PRT3_PC
AD9833_FSYNC__PC2 EQU CYREG_PRT3_PC2
AD9833_FSYNC__PORT EQU 3
AD9833_FSYNC__PS EQU CYREG_PRT3_PS
AD9833_FSYNC__SHIFT EQU 4

/* AD9833_SDATA */
AD9833_SDATA__0__DM__MASK EQU 0x38000
AD9833_SDATA__0__DM__SHIFT EQU 15
AD9833_SDATA__0__DR EQU CYREG_PRT3_DR
AD9833_SDATA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
AD9833_SDATA__0__HSIOM_MASK EQU 0x00F00000
AD9833_SDATA__0__HSIOM_SHIFT EQU 20
AD9833_SDATA__0__INTCFG EQU CYREG_PRT3_INTCFG
AD9833_SDATA__0__INTSTAT EQU CYREG_PRT3_INTSTAT
AD9833_SDATA__0__MASK EQU 0x20
AD9833_SDATA__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
AD9833_SDATA__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
AD9833_SDATA__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
AD9833_SDATA__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
AD9833_SDATA__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
AD9833_SDATA__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
AD9833_SDATA__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
AD9833_SDATA__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
AD9833_SDATA__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
AD9833_SDATA__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
AD9833_SDATA__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
AD9833_SDATA__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
AD9833_SDATA__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
AD9833_SDATA__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
AD9833_SDATA__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
AD9833_SDATA__0__PC EQU CYREG_PRT3_PC
AD9833_SDATA__0__PC2 EQU CYREG_PRT3_PC2
AD9833_SDATA__0__PORT EQU 3
AD9833_SDATA__0__PS EQU CYREG_PRT3_PS
AD9833_SDATA__0__SHIFT EQU 5
AD9833_SDATA__DR EQU CYREG_PRT3_DR
AD9833_SDATA__INTCFG EQU CYREG_PRT3_INTCFG
AD9833_SDATA__INTSTAT EQU CYREG_PRT3_INTSTAT
AD9833_SDATA__MASK EQU 0x20
AD9833_SDATA__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
AD9833_SDATA__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
AD9833_SDATA__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
AD9833_SDATA__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
AD9833_SDATA__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
AD9833_SDATA__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
AD9833_SDATA__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
AD9833_SDATA__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
AD9833_SDATA__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
AD9833_SDATA__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
AD9833_SDATA__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
AD9833_SDATA__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
AD9833_SDATA__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
AD9833_SDATA__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
AD9833_SDATA__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
AD9833_SDATA__PC EQU CYREG_PRT3_PC
AD9833_SDATA__PC2 EQU CYREG_PRT3_PC2
AD9833_SDATA__PORT EQU 3
AD9833_SDATA__PS EQU CYREG_PRT3_PS
AD9833_SDATA__SHIFT EQU 5

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01

/* Control_Reg_2 */
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

/* ISR_SCHEDULAR */
ISR_SCHEDULAR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_SCHEDULAR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_SCHEDULAR__INTC_MASK EQU 0x10000
ISR_SCHEDULAR__INTC_NUMBER EQU 16
ISR_SCHEDULAR__INTC_PRIOR_MASK EQU 0xC0
ISR_SCHEDULAR__INTC_PRIOR_NUM EQU 3
ISR_SCHEDULAR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR_SCHEDULAR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_SCHEDULAR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_button_up */
isr_button_up__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_button_up__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_button_up__INTC_MASK EQU 0x04
isr_button_up__INTC_NUMBER EQU 2
isr_button_up__INTC_PRIOR_MASK EQU 0xC00000
isr_button_up__INTC_PRIOR_NUM EQU 2
isr_button_up__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_button_up__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_button_up__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_start_stop */
isr_start_stop__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_start_stop__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_start_stop__INTC_MASK EQU 0x10
isr_start_stop__INTC_NUMBER EQU 4
isr_start_stop__INTC_PRIOR_MASK EQU 0xC0
isr_start_stop__INTC_PRIOR_NUM EQU 3
isr_start_stop__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_start_stop__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_start_stop__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_button_down */
isr_button_down__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_button_down__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_button_down__INTC_MASK EQU 0x01
isr_button_down__INTC_NUMBER EQU 0
isr_button_down__INTC_PRIOR_MASK EQU 0xC0
isr_button_down__INTC_PRIOR_NUM EQU 3
isr_button_down__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_button_down__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_button_down__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
