Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 224e29aff91346babda63f80b33b5497 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Fadder_tb_behav xil_defaultlib.Fadder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.oneBitAdder [onebitadder_default]
Compiling architecture behavioral of entity xil_defaultlib.Fadder [fadder_default]
Compiling architecture behavioral of entity xil_defaultlib.fadder_tb
Built simulation snapshot Fadder_tb_behav
