WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2547271 heartbeat IPC: 3.92578 cumulative IPC: 3.92578 (Simulation time: 0 hr 0 min 22 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2547272 cumulative IPC: 3.92577 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2547272 (Simulation time: 0 hr 0 min 22 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 9498112 heartbeat IPC: 1.43868 cumulative IPC: 1.43868 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 19671601 heartbeat IPC: 0.982948 cumulative IPC: 1.16793 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 29149486 heartbeat IPC: 1.05509 cumulative IPC: 1.12773 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 40256506 heartbeat IPC: 0.900332 cumulative IPC: 1.06075 (Simulation time: 0 hr 6 min 9 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 52881006 heartbeat IPC: 0.792111 cumulative IPC: 0.99337 (Simulation time: 0 hr 7 min 48 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 50333735 cumulative IPC: 0.99337 (Simulation time: 0 hr 7 min 48 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 50333735 (Simulation time: 0 hr 7 min 48 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.99337 instructions: 50000002 cycles: 50333735
CPU 0 Branch Prediction Accuracy: 90.2314% MPKI: 9.43456 Average ROB Occupancy at Mispredict: 37.881
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.42804
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:    1226150  HIT:     535516  MISS:     690634
LLC LOAD         ACCESS:     643301  HIT:     254568  MISS:     388733
LLC RFO          ACCESS:     260889  HIT:      94344  MISS:     166545
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     320286  HIT:     186098  MISS:     134188
LLC TRANSLATION  ACCESS:       1674  HIT:        506  MISS:       1168
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 334.175 cycles
cpu0_DTLB TOTAL       ACCESS:    8181998  HIT:    7636802  MISS:     545196
cpu0_DTLB LOAD         ACCESS:    8181998  HIT:    7636802  MISS:     545196
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.22052 cycles
cpu0_ITLB TOTAL       ACCESS:       9659  HIT:       9637  MISS:         22
cpu0_ITLB LOAD         ACCESS:       9659  HIT:       9637  MISS:         22
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 103.546 cycles
cpu0_L1D TOTAL       ACCESS:   15629850  HIT:    4709732  MISS:   10920118
cpu0_L1D LOAD         ACCESS:   10677997  HIT:    3255251  MISS:    7422746
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4927340  HIT:    1454461  MISS:    3472879
cpu0_L1D TRANSLATION  ACCESS:      24513  HIT:         20  MISS:      24493
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 24.1525 cycles
cpu0_L1I TOTAL       ACCESS:      11948  HIT:       8939  MISS:       3009
cpu0_L1I LOAD         ACCESS:      11948  HIT:       8939  MISS:       3009
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 108.824 cycles
cpu0_L2C TOTAL       ACCESS:    1801558  HIT:     855116  MISS:     946442
cpu0_L2C LOAD         ACCESS:     980636  HIT:     337335  MISS:     643301
cpu0_L2C RFO          ACCESS:     360398  HIT:      99509  MISS:     260889
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     457139  HIT:     416561  MISS:      40578
cpu0_L2C TRANSLATION  ACCESS:       3385  HIT:       1711  MISS:       1674
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 263.61 cycles
cpu0_STLB TOTAL       ACCESS:     240699  HIT:     237299  MISS:       3400
cpu0_STLB LOAD         ACCESS:     240699  HIT:     237299  MISS:       3400
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 270.042 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     121365
  ROW_BUFFER_MISS:     430281
 AVG DBUS CONGESTED CYCLE:    3.93657
 WQ ROW_BUFFER_HIT:      44867
  ROW_BUFFER_MISS:     112288  FULL:       1234

