<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_46888e14</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_46888e14'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_46888e14')">rsnoc_z_H_R_G_T2_U_U_46888e14</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.64</td>
<td class="s8 cl rt"><a href="mod2577.html#Line" > 86.57</a></td>
<td class="s9 cl rt"><a href="mod2577.html#Cond" > 93.75</a></td>
<td class="s7 cl rt"><a href="mod2577.html#Toggle" > 70.37</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2577.html#Branch" > 83.87</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2577.html#inst_tag_228982"  onclick="showContent('inst_tag_228982')">config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric</a></td>
<td class="s8 cl rt"> 83.64</td>
<td class="s8 cl rt"><a href="mod2577.html#Line" > 86.57</a></td>
<td class="s9 cl rt"><a href="mod2577.html#Cond" > 93.75</a></td>
<td class="s7 cl rt"><a href="mod2577.html#Toggle" > 70.37</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2577.html#Branch" > 83.87</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_46888e14'>
<hr>
<a name="inst_tag_228982"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_228982" >config_ss_tb.DUT.flexnoc.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.64</td>
<td class="s8 cl rt"><a href="mod2577.html#Line" > 86.57</a></td>
<td class="s9 cl rt"><a href="mod2577.html#Cond" > 93.75</a></td>
<td class="s7 cl rt"><a href="mod2577.html#Toggle" > 70.37</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2577.html#Branch" > 83.87</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.75</td>
<td class="s9 cl rt"> 92.90</td>
<td class="s8 cl rt"> 80.77</td>
<td class="s6 cl rt"> 66.74</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 88.36</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2334.html#inst_tag_202740" >Periph_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1552.html#inst_tag_107560" id="tag_urg_inst_107560">Ib</a></td>
<td class="s3 cl rt"> 38.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod175.html#inst_tag_12025" id="tag_urg_inst_12025">Ica</a></td>
<td class="s9 cl rt"> 98.86</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod766.html#inst_tag_38591" id="tag_urg_inst_38591">If</a></td>
<td class="s7 cl rt"> 74.07</td>
<td class="s9 cl rt"> 96.43</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 57.88</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 91.04</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod323.html#inst_tag_24452" id="tag_urg_inst_24452">Ifpa</a></td>
<td class="s7 cl rt"> 79.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1309.html#inst_tag_79055" id="tag_urg_inst_79055">Io</a></td>
<td class="s7 cl rt"> 70.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod774.html#inst_tag_38610" id="tag_urg_inst_38610">Ip</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1655_0.html#inst_tag_128160" id="tag_urg_inst_128160">Irspp</a></td>
<td class="s5 cl rt"> 57.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod629.html#inst_tag_32430" id="tag_urg_inst_32430">It</a></td>
<td class="s5 cl rt"> 53.26</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 59.79</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2150.html#inst_tag_180541" id="tag_urg_inst_180541">uci3397141c9c</a></td>
<td class="s7 cl rt"> 76.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1006.html#inst_tag_69369" id="tag_urg_inst_69369">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1176.html#inst_tag_76114" id="tag_urg_inst_76114">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1429.html#inst_tag_84981" id="tag_urg_inst_84981">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_0.html#inst_tag_233384" id="tag_urg_inst_233384">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2010_0.html#inst_tag_173480" id="tag_urg_inst_173480">ursrsg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod296.html#inst_tag_16373" id="tag_urg_inst_16373">uu666597227d</a></td>
<td class="s8 cl rt"> 85.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1353.html#inst_tag_79819" id="tag_urg_inst_79819">uu80c0a051</a></td>
<td class="s8 cl rt"> 85.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_46888e14'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2577.html" >rsnoc_z_H_R_G_T2_U_U_46888e14</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>67</td><td>58</td><td>86.57</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61195</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61200</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>61206</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61214</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61219</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61236</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61242</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>61246</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>61271</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61343</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61373</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>61456</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>61468</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61669</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61674</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>61782</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
61194                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
61195      1/1          		if ( ! Sys_Clk_RstN )
61196      1/1          			u_8135 &lt;= #1.0 ( 7'b0 );
61197      1/1          		else if ( u_c940 )
61198      1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
61199                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
61200      1/1          		if ( ! Sys_Clk_RstN )
61201      1/1          			u_1846 &lt;= #1.0 ( 3'b0 );
61202      1/1          		else if ( u_c940 )
61203      1/1          			u_1846 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
61204                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
61205                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
61206      1/1          		case ( uu_cc5c_caseSel )
61207      1/1          			2'b01   : u_cc5c = 4'b0000 ;
61208      1/1          			2'b10   : u_cc5c = 4'b0100 ;
61209      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
61210      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
61211                   		endcase
61212                   	end
61213                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
61214      1/1          		if ( ! Sys_Clk_RstN )
61215      1/1          			u_67f9 &lt;= #1.0 ( 4'b0 );
61216      1/1          		else if ( u_c940 )
61217      1/1          			u_67f9 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
61218                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
61219      1/1          		if ( ! Sys_Clk_RstN )
61220      1/1          			u_a40b &lt;= #1.0 ( 8'b0 );
61221      1/1          		else if ( u_c940 )
61222      1/1          			u_a40b &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
61223                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
61224                   		.Clk( Sys_Clk )
61225                   	,	.Clk_ClkS( Sys_Clk_ClkS )
61226                   	,	.Clk_En( Sys_Clk_En )
61227                   	,	.Clk_EnS( Sys_Clk_EnS )
61228                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
61229                   	,	.Clk_RstN( Sys_Clk_RstN )
61230                   	,	.Clk_Tm( Sys_Clk_Tm )
61231                   	,	.O( u_bb4d )
61232                   	,	.Reset( NextRsp1 )
61233                   	,	.Set( CxtEn &amp; CxtId )
61234                   	);
61235                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
61236      1/1          		if ( ! Sys_Clk_RstN )
61237      1/1          			u_8b06 &lt;= #1.0 ( 2'b0 );
61238      1/1          		else if ( u_c940 )
61239      1/1          			u_8b06 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
61240                   	rsnoc_z_T_C_S_C_L_R_C_I3397141c9c_L17 uci3397141c9c( .I_1514139876543210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
61241                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
61242      1/1          		if ( ! Sys_Clk_RstN )
61243      1/1          			u_d929 &lt;= #1.0 ( 13'b0 );
61244      1/1          		else if ( u_c940 )
61245      1/1          			u_d929 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
61246      1/1          	always @( Cxt_0 or uu_b987_caseSel ) begin		case ( uu_b987_caseSel )
61247      1/1          			1'b1    : u_b987 = Cxt_0 ;
61248      <font color = "red">0/1     ==>  			default : u_b987 = 38'b0 ;</font>
61249                   		endcase
61250                   	end
61251                   	rsnoc_z_H_R_U_B_B_A274 Ib(
61252                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
61253                   	);
61254                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
61255                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
61256                   	);
61257                   	assign uRsp_Status_caseSel =
61258                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
61259                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
61260                   					&amp;	Rsp2_Status == 2'b01
61261                   				&amp;
61262                   				Rsp_Last
61263                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
61264                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
61265                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
61266                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
61267                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
61268                   		}
61269                   		;
61270                   	always @( uRsp_Status_caseSel ) begin
61271      1/1          		case ( uRsp_Status_caseSel )
61272      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
61273      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
61274      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
61275      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
61276      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
61277      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
61278                   		endcase
61279                   	end
61280                   	rsnoc_z_H_R_G_T2_P_U_cf902cb7 Ip(
61281                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
61282                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
61283                   	,	.Cxt_Echo( CxtPkt_Echo )
61284                   	,	.Cxt_Head( CxtPkt_Head )
61285                   	,	.Cxt_Len1( CxtPkt_Len1 )
61286                   	,	.Cxt_OpcT( CxtPkt_OpcT )
61287                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
61288                   	,	.CxtUsed( CxtUsed )
61289                   	,	.Rx_ConnId( RxPkt_ConnId )
61290                   	,	.Rx_CxtId( 1'b1 )
61291                   	,	.Rx_Head( RxPkt_Head )
61292                   	,	.Rx_Last( RxPkt_Last )
61293                   	,	.Rx_Opc( RxPkt_Opc )
61294                   	,	.Rx_Pld( RxPkt_Pld )
61295                   	,	.Rx_Rdy( RxPkt_Rdy )
61296                   	,	.Rx_Status( RxPkt_Status )
61297                   	,	.Rx_Vld( RxPkt_Vld )
61298                   	,	.Sys_Clk( Sys_Clk )
61299                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
61300                   	,	.Sys_Clk_En( Sys_Clk_En )
61301                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
61302                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
61303                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
61304                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
61305                   	,	.Sys_Pwr_Idle( )
61306                   	,	.Sys_Pwr_WakeUp( )
61307                   	,	.Tx_Data( TxPkt_Data )
61308                   	,	.Tx_Head( TxPkt_Head )
61309                   	,	.Tx_Rdy( TxPkt_Rdy )
61310                   	,	.Tx_Tail( TxPkt_Tail )
61311                   	,	.Tx_Vld( TxPkt_Vld )
61312                   	,	.TxCxtId( TxPktCxtId )
61313                   	,	.TxLast( TxPktLast )
61314                   	);
61315                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
61316                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
61317                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
61318                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
61319                   		.CxtUsed( CxtUsed )
61320                   	,	.FreeCxt( CtxFreeId )
61321                   	,	.FreeVld( CxtFreeVld )
61322                   	,	.NewCxt( CxtId )
61323                   	,	.NewRdy( CxtRdy )
61324                   	,	.NewVld( CxtEn )
61325                   	,	.Sys_Clk( Sys_Clk )
61326                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
61327                   	,	.Sys_Clk_En( Sys_Clk_En )
61328                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
61329                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
61330                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
61331                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
61332                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
61333                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
61334                   	);
61335                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
61336                   	assign u_324d = Pld_Data [35:0];
61337                   	assign u_2393 = u_324d;
61338                   	assign u_e423 = u_2393 [34:31];
61339                   	assign u_b175 = u_e423;
61340                   	assign ReqPreStrm = Req1_Pre &amp; u_b175 == 4'b1101;
61341                   	assign ReqHeadXfer = ReqHead &amp; NextTrn;
61342                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
61343      1/1          		if ( ! Sys_Clk_RstN )
61344      1/1          			Req1_Strm &lt;= #1.0 ( 1'b0 );
61345      1/1          		else if ( ReqHeadXfer )
61346      1/1          			Req1_Strm &lt;= #1.0 ( ReqPreStrm );
                        MISSING_ELSE
61347                   	rsnoc_z_H_R_G_T2_O_U_e474e751 Io(
61348                   		.Cxt_0( Cxt_0 )
61349                   	,	.CxtUsed( CxtUsed )
61350                   	,	.Rdy( OrdRdy )
61351                   	,	.Req_AddLd0( Req1_AddLd0 )
61352                   	,	.Req_AddMdL( Req1_AddMdL )
61353                   	,	.Req_Len1( Req1_Len1 )
61354                   	,	.Req_OpcT( Req1_OpcT )
61355                   	,	.Req_RouteId( Req1_RouteId )
61356                   	,	.Req_Strm( Req1_Strm )
61357                   	,	.ReqRdy( TrnRdy )
61358                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
61359                   	,	.Sys_Clk( Sys_Clk )
61360                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
61361                   	,	.Sys_Clk_En( Sys_Clk_En )
61362                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
61363                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
61364                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
61365                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
61366                   	,	.Sys_Pwr_Idle( )
61367                   	,	.Sys_Pwr_WakeUp( )
61368                   	);
61369                   	assign Req1_Abort = Req1_Pre &amp; ~ Req1_Lock;
61370                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Abort | Req1_Urg );
61371                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
61372                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
61373      1/1          		if ( ! Sys_Clk_RstN )
61374      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
61375      1/1          		else if ( NextTrn )
61376      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
61377                   	rsnoc_z_H_R_G_T2_T_U_cf902cb7 It(
61378                   		.AddrBase( IdInfo_0_AddrBase )
61379                   	,	.Cmd_Echo( Req1_Echo )
61380                   	,	.Cmd_FlowId( Req1_FlowId )
61381                   	,	.Cmd_KeyId( Req1_KeyId )
61382                   	,	.Cmd_Len1( Req1_Len1 )
61383                   	,	.Cmd_Lock( Req1_Lock )
61384                   	,	.Cmd_OpcT( Req1_OpcT )
61385                   	,	.Cmd_RawAddr( Req1_RawAddr )
61386                   	,	.Cmd_RouteId( Req1_RouteId )
61387                   	,	.Cmd_Status( Req1_Status )
61388                   	,	.Cmd_User( Req1_User )
61389                   	,	.FlowId( IdInfo_0_FlowId )
61390                   	,	.HitId( Translation_0_Id )
61391                   	,	.Pld_Data( Pld_Data )
61392                   	,	.Pld_Last( Pld_Last )
61393                   	,	.Rdy( TrnRdy )
61394                   	,	.Rx_Data( RxErr_Data )
61395                   	,	.Rx_Head( RxErr_Head )
61396                   	,	.Rx_Rdy( RxErr_Rdy )
61397                   	,	.Rx_Tail( RxErr_Tail )
61398                   	,	.Rx_Vld( RxErr_Vld )
61399                   	,	.Sys_Clk( Sys_Clk )
61400                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
61401                   	,	.Sys_Clk_En( Sys_Clk_En )
61402                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
61403                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
61404                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
61405                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
61406                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
61407                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
61408                   	,	.Vld( TrnVld )
61409                   	);
61410                   	assign Req1_Addr = Req1_RawAddr;
61411                   	assign PipeIn_Addr = Req1_Addr;
61412                   	assign u_cb9b_0 = PipeIn_Addr;
61413                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
61414                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
61415                   	assign u_c4ee = Req1_Len1 [6:2];
61416                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
61417                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
61418                   	assign PipeIn_BurstType = Req1_BurstType;
61419                   	assign u_cb9b_1 = PipeIn_BurstType;
61420                   	assign u_cb9b_11 = PipeIn_Opc;
61421                   	assign PipeIn_Urg = Req1_Urg;
61422                   	assign u_cb9b_17 = PipeIn_Urg;
61423                   	assign PipeIn_User = Req1_User;
61424                   	assign u_cb9b_19 = PipeIn_User;
61425                   	assign PipeIn_Data = Pld_Data;
61426                   	assign u_cb9b_2 = PipeIn_Data;
61427                   	assign Req1_Fail = Req1_Status == 2'b11;
61428                   	assign PipeIn_Fail = Req1_Fail;
61429                   	assign u_cb9b_4 = PipeIn_Fail;
61430                   	assign PipeIn_FlowId = Req1_FlowId;
61431                   	assign u_cb9b_5 = PipeIn_FlowId;
61432                   	assign PipeIn_Head = ReqHead;
61433                   	assign u_cb9b_6 = PipeIn_Head;
61434                   	assign PipeIn_Last = Pld_Last;
61435                   	assign u_cb9b_7 = PipeIn_Last;
61436                   	assign PipeIn_Len1 = Req1_Len1;
61437                   	assign u_cb9b_8 = PipeIn_Len1;
61438                   	assign PipeIn_Lock = Req1_Lock;
61439                   	assign u_cb9b_9 = PipeIn_Lock;
61440                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
61441                   	assign PostRdy = GenLcl_Req_Rdy;
61442                   	assign PipeOut_Urg = u_d4d9_17;
61443                   	assign PipeOut_Head = u_d4d9_6;
61444                   	assign PipeOutHead = PipeOut_Head;
61445                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
61446                   	assign uReq1_Opc_caseSel =
61447                   		{		Req1_OpcT == 4'b1000
61448                   			,	Req1_OpcT == 4'b0110
61449                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
61450                   			,	Req1_OpcT == 4'b0011
61451                   			,	Req1_OpcT == 4'b0010
61452                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
61453                   		}
61454                   		;
61455                   	always @( uReq1_Opc_caseSel ) begin
61456      1/1          		case ( uReq1_Opc_caseSel )
61457      1/1          			6'b000001 : Req1_Opc = 3'b000 ;
61458      1/1          			6'b000010 : Req1_Opc = 3'b010 ;
61459      <font color = "red">0/1     ==>  			6'b000100 : Req1_Opc = 3'b001 ;</font>
61460      1/1          			6'b001000 : Req1_Opc = 3'b100 ;
61461      1/1          			6'b010000 : Req1_Opc = 3'b101 ;
61462      1/1          			6'b100000 : Req1_Opc = 3'b110 ;
61463      <font color = "red">0/1     ==>  			default   : Req1_Opc = 3'b000 ;</font>
61464                   		endcase
61465                   	end
61466                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
61467                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
61468      1/1          		case ( uPipeIn_Opc_caseSel )
61469      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
61470      1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
61471      1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
61472      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
61473      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
61474                   		endcase
61475                   	end
61476                   	rsnoc_z_H_R_U_P_N_e5534060_A32138013117103001101080 Ifpa(
61477                   		.Rx_0( u_cb9b_0 )
61478                   	,	.Rx_1( u_cb9b_1 )
61479                   	,	.Rx_11( u_cb9b_11 )
61480                   	,	.Rx_14( 1'b0 )
61481                   	,	.Rx_15( 1'b0 )
61482                   	,	.Rx_17( u_cb9b_17 )
61483                   	,	.Rx_19( u_cb9b_19 )
61484                   	,	.Rx_2( u_cb9b_2 )
61485                   	,	.Rx_4( u_cb9b_4 )
61486                   	,	.Rx_5( u_cb9b_5 )
61487                   	,	.Rx_6( u_cb9b_6 )
61488                   	,	.Rx_7( u_cb9b_7 )
61489                   	,	.Rx_8( u_cb9b_8 )
61490                   	,	.Rx_9( u_cb9b_9 )
61491                   	,	.RxRdy( ReqRdy )
61492                   	,	.RxVld( ReqVld )
61493                   	,	.Sys_Clk( Sys_Clk )
61494                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
61495                   	,	.Sys_Clk_En( Sys_Clk_En )
61496                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
61497                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
61498                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
61499                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
61500                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
61501                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
61502                   	,	.Tx_0( u_d4d9_0 )
61503                   	,	.Tx_1( u_d4d9_1 )
61504                   	,	.Tx_11( u_d4d9_11 )
61505                   	,	.Tx_14( u_d4d9_14 )
61506                   	,	.Tx_15( u_d4d9_15 )
61507                   	,	.Tx_17( u_d4d9_17 )
61508                   	,	.Tx_19( u_d4d9_19 )
61509                   	,	.Tx_2( u_d4d9_2 )
61510                   	,	.Tx_4( u_d4d9_4 )
61511                   	,	.Tx_5( u_d4d9_5 )
61512                   	,	.Tx_6( u_d4d9_6 )
61513                   	,	.Tx_7( u_d4d9_7 )
61514                   	,	.Tx_8( u_d4d9_8 )
61515                   	,	.Tx_9( u_d4d9_9 )
61516                   	,	.TxRdy( PipeOutRdy )
61517                   	,	.TxVld( PipeOutVld )
61518                   	);
61519                   	assign PipeOut_Addr = u_d4d9_0;
61520                   	assign GenLcl_Req_Addr = PipeOut_Addr;
61521                   	assign PipeOut_Data = u_d4d9_2;
61522                   	assign MyDatum = PipeOut_Data [35:0];
61523                   	assign MyData = { 2'b0 , MyDatum };
61524                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
61525                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
61526                   	);
61527                   	assign PipeOut_Fail = u_d4d9_4;
61528                   	assign NullBe = PipeOut_Fail;
61529                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
61530                   	assign GenLcl_Req_Vld = PostVld;
61531                   	assign PipeOut_Last = u_d4d9_7;
61532                   	assign GenLcl_Req_Last = PipeOut_Last;
61533                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
61534                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
61535                   	assign PipeOut_BurstType = u_d4d9_1;
61536                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
61537                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
61538                   	assign PipeOut_FlowId = u_d4d9_5;
61539                   	assign GenLcl_Req_FlowId = PipeOut_FlowId;
61540                   	assign PipeOut_Len1 = u_d4d9_8;
61541                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
61542                   	assign PipeOut_Lock = u_d4d9_9;
61543                   	assign GenLcl_Req_Lock = PipeOut_Lock;
61544                   	assign PipeOut_Opc = u_d4d9_11;
61545                   	assign GenLcl_Req_Opc = PipeOut_Opc;
61546                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
61547                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
61548                   	assign PipeOut_SeqUnique = u_d4d9_15;
61549                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
61550                   	assign PipeOut_User = u_d4d9_19;
61551                   	assign GenLcl_Req_User = PipeOut_User;
61552                   	assign Rsp0_Rdy = Rsp1_Rdy;
61553                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
61554                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
61555                   		.Clk( Sys_Clk )
61556                   	,	.Clk_ClkS( Sys_Clk_ClkS )
61557                   	,	.Clk_En( Sys_Clk_En )
61558                   	,	.Clk_EnS( Sys_Clk_EnS )
61559                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
61560                   	,	.Clk_RstN( Sys_Clk_RstN )
61561                   	,	.Clk_Tm( Sys_Clk_Tm )
61562                   	,	.En( GenLcl_Req_Vld )
61563                   	,	.O( u_43f9 )
61564                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
61565                   	,	.Set( NullBe &amp; PipeOutHead )
61566                   	);
61567                   	rsnoc_z_H_R_G_U_P_U_80c0a051 uu80c0a051(
61568                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
61569                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
61570                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
61571                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
61572                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
61573                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
61574                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
61575                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
61576                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
61577                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
61578                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
61579                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
61580                   	,	.GenLcl_Req_User( GenLcl_Req_User )
61581                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
61582                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
61583                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
61584                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
61585                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
61586                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
61587                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
61588                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
61589                   	,	.GenPrt_Req_Addr( u_Req_Addr )
61590                   	,	.GenPrt_Req_Be( u_Req_Be )
61591                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
61592                   	,	.GenPrt_Req_Data( u_Req_Data )
61593                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
61594                   	,	.GenPrt_Req_Last( u_Req_Last )
61595                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
61596                   	,	.GenPrt_Req_Lock( u_Req_Lock )
61597                   	,	.GenPrt_Req_Opc( u_Req_Opc )
61598                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
61599                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
61600                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
61601                   	,	.GenPrt_Req_User( u_Req_User )
61602                   	,	.GenPrt_Req_Vld( u_Req_Vld )
61603                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
61604                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
61605                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
61606                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
61607                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
61608                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
61609                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
61610                   	);
61611                   	rsnoc_z_H_R_G_U_Q_U_666597227d uu666597227d(
61612                   		.GenLcl_Req_Addr( u_Req_Addr )
61613                   	,	.GenLcl_Req_Be( u_Req_Be )
61614                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
61615                   	,	.GenLcl_Req_Data( u_Req_Data )
61616                   	,	.GenLcl_Req_FlowId( u_Req_FlowId )
61617                   	,	.GenLcl_Req_Last( u_Req_Last )
61618                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
61619                   	,	.GenLcl_Req_Lock( u_Req_Lock )
61620                   	,	.GenLcl_Req_Opc( u_Req_Opc )
61621                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
61622                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
61623                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
61624                   	,	.GenLcl_Req_User( u_Req_User )
61625                   	,	.GenLcl_Req_Vld( u_Req_Vld )
61626                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
61627                   	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
61628                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
61629                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
61630                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
61631                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
61632                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
61633                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
61634                   	,	.GenPrt_Req_Be( Gen_Req_Be )
61635                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
61636                   	,	.GenPrt_Req_Data( Gen_Req_Data )
61637                   	,	.GenPrt_Req_FlowId( Gen_Req_FlowId )
61638                   	,	.GenPrt_Req_Last( Gen_Req_Last )
61639                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
61640                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
61641                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
61642                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
61643                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
61644                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
61645                   	,	.GenPrt_Req_User( Gen_Req_User )
61646                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
61647                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
61648                   	,	.GenPrt_Rsp_FlowId( Gen_Rsp_FlowId )
61649                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
61650                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
61651                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
61652                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
61653                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
61654                   	,	.Sys_Clk( Sys_Clk )
61655                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
61656                   	,	.Sys_Clk_En( Sys_Clk_En )
61657                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
61658                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
61659                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
61660                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
61661                   	,	.Sys_Pwr_Idle( u_70_Idle )
61662                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
61663                   	);
61664                   	assign IdInfo_0_Id = Translation_0_Id;
61665                   	assign IdInfo_1_Id = Req1_KeyId;
61666                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
61667                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
61668                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
61669      1/1          		if ( ! Sys_Clk_RstN )
61670      1/1          			Load &lt;= #1.0 ( 2'b0 );
61671      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
61672                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
61673                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
61674      1/1          		if ( ! Sys_Clk_RstN )
61675      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
61676      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
61677                   	assign RxInt_Rdy = RxIn_Rdy;
61678                   	assign Rx_Rdy = RxInt_Rdy;
61679                   	assign WakeUp_Rx = Rx_Vld;
61680                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
61681                   	assign u_5446 = RxIn_Data [110:94];
61682                   	assign Translation_0_Aperture = u_5446 [16:5];
61683                   	assign TxBypData = TxIn_Data [37:0];
61684                   	assign TxLcl_Data =
61685                   		{			{	TxIn_Data [111]
61686                   			,	TxIn_Data [110:94]
61687                   			,	TxIn_Data [93:90]
61688                   			,	TxIn_Data [89:88]
61689                   			,	TxIn_Data [87:81]
61690                   			,	TxIn_Data [80:49]
61691                   			,	TxIn_Data [48:41]
61692                   			,	TxIn_Data [40:38]
61693                   			}
61694                   		,
61695                   		TxBypData
61696                   		};
61697                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
61698                   	assign TxLcl_Head = TxIn_Head;
61699                   	assign Tx_Head = TxLcl_Head;
61700                   	assign TxLcl_Tail = TxIn_Tail;
61701                   	assign Tx_Tail = TxLcl_Tail;
61702                   	assign TxLcl_Vld = TxIn_Vld;
61703                   	assign Tx_Vld = TxLcl_Vld;
61704                   	assign WakeUp_Other = 1'b0;
61705                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
61706                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
61707                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
61708                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
61709                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
61710                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
61711                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
61712                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
61713                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
61714                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
61715                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
61716                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
61717                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
61718                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
61719                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
61720                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
61721                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
61722                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
61723                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
61724                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
61725                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
61726                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
61727                   	assign u_3ded_Data_Last = RxIn_Data [37];
61728                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
61729                   	assign u_3ded_Data_Err = RxIn_Data [36];
61730                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
61731                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
61732                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
61733                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
61734                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
61735                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
61736                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
61737                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
61738                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
61739                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
61740                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
61741                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
61742                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
61743                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
61744                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
61745                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
61746                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
61747                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
61748                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
61749                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
61750                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
61751                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
61752                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
61753                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
61754                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
61755                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
61756                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
61757                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
61758                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
61759                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
61760                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
61761                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
61762                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
61763                   	assign u_6807_Data_Last = TxIn_Data [37];
61764                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
61765                   	assign u_6807_Data_Err = TxIn_Data [36];
61766                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
61767                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
61768                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
61769                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
61770                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
61771                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
61772                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
61773                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
61774                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
61775                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
61776                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
61777                   	assign u_5ddf = CxtUsed;
61778                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
61779                   	// synopsys translate_off
61780                   	// synthesis translate_off
61781                   	always @( posedge Sys_Clk )
61782      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
61783      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
61784      <font color = "grey">unreachable  </font>				dontStop = 0;
61785      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
61786      <font color = "grey">unreachable  </font>				if (!dontStop) begin
61787      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
61788      <font color = "grey">unreachable  </font>					$stop;
61789                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
61790                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2577.html" >rsnoc_z_H_R_G_T2_U_U_46888e14</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       61198
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       61203
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       61217
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       61222
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       61239
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       61245
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       61417
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       61666
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2577.html" >rsnoc_z_H_R_G_T2_U_U_46888e14</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">58</td>
<td class="rt">35</td>
<td class="rt">60.34 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">1080</td>
<td class="rt">760</td>
<td class="rt">70.37 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">540</td>
<td class="rt">391</td>
<td class="rt">72.41 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">540</td>
<td class="rt">369</td>
<td class="rt">68.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">58</td>
<td class="rt">35</td>
<td class="rt">60.34 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">1080</td>
<td class="rt">760</td>
<td class="rt">70.37 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">540</td>
<td class="rt">391</td>
<td class="rt">72.41 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">540</td>
<td class="rt">369</td>
<td class="rt">68.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[18:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_FlowId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_FlowId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2577.html" >rsnoc_z_H_R_G_T2_U_U_46888e14</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">62</td>
<td class="rt">52</td>
<td class="rt">83.87 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">61417</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">61666</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61195</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61200</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">61206</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61214</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61219</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61236</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61242</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">61246</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">61271</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61343</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61373</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">61456</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">61468</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61669</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61674</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61417      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61666      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61195      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
61196      			u_8135 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
61197      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
61198      			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61200      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
61201      			u_1846 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
61202      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
61203      			u_1846 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61206      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
61207      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
61208      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
61209      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
61210      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61214      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
61215      			u_67f9 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
61216      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
61217      			u_67f9 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61219      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
61220      			u_a40b <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
61221      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
61222      			u_a40b <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61236      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
61237      			u_8b06 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
61238      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
61239      			u_8b06 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61242      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
61243      			u_d929 <= #1.0 ( 13'b0 );
           <font color = "green">			==></font>
61244      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
61245      			u_d929 <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "green">-3-</font>  
           			                          <font color = "green">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61246      	always @( Cxt_0 or uu_b987_caseSel ) begin		case ( uu_b987_caseSel )
           	                           <font color = "red">-1-</font>               		               
61247      			1'b1    : u_b987 = Cxt_0 ;
           <font color = "green">			==></font>
61248      			default : u_b987 = 38'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61271      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
61272      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
61273      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
61274      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
61275      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
61276      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
61277      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61343      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
61344      			Req1_Strm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
61345      		else if ( ReqHeadXfer )
           		     <font color = "green">-2-</font>  
61346      			Req1_Strm <= #1.0 ( ReqPreStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61373      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
61374      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
61375      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
61376      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61456      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
61457      			6'b000001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
61458      			6'b000010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
61459      			6'b000100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
61460      			6'b001000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
61461      			6'b010000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
61462      			6'b100000 : Req1_Opc = 3'b110 ;
           <font color = "green">			==></font>
61463      			default   : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b100000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61468      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
61469      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
61470      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
61471      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
61472      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
61473      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61669      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
61670      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
61671      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61674      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
61675      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
61676      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_228982">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_46888e14">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
