// Seed: 1928173087
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output wire id_2,
    input wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wor id_10,
    output supply0 id_11,
    input uwire id_12,
    output wor id_13,
    output tri1 id_14,
    output wire id_15,
    output tri1 id_16
);
  assign id_14 = id_1;
  wire [1 : -1] id_18, id_19, id_20, id_21;
  assign id_15 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    input wire id_4,
    output supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input supply1 id_11,
    output supply1 id_12,
    output tri id_13,
    input wor id_14,
    inout wand id_15,
    input supply1 id_16,
    input supply0 id_17
);
  assign id_13 = 1;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_8,
      id_2,
      id_2,
      id_13,
      id_13,
      id_10,
      id_11,
      id_17,
      id_2,
      id_15,
      id_15,
      id_12,
      id_8,
      id_8,
      id_15
  );
endmodule
