module Or_Gate(a,b,y);

input a,b;

output y;

assign y = a | b;

endmodule

module Test_Bench_Or;

   reg a,b;

   wire y;

   Or_Gate g1(.a(a),.b(b),.y(y));

   initial

   begin

     a=1'b0;b=1'b0;

     #5;a=1'b0;b=1'b1;

     #5;a=1'b1;b=1'b0;

     #5;a=1'b1;b=1'b1;

     #10 $finish;

  end

  always @(a or b)begin

     $display("a=%b, b=%b,  y=%b",a,b,y);

  end

endmodule
