m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vALU
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1670365881
!i10b 1
!s100 `cnJDig^D_m:_6SEkT<dj0
I[9G:F6?31PlB:S`hJWHVi3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
Z3 dC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files
w1668490401
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/alu.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/alu.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1670365881.000000
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/alu.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
n@a@l@u
vcontroller
R0
R1
!i10b 1
!s100 VBEag9jG6DfiJ]EOVD1<;0
I4E7l08o^_S?;6hElS^h4F1
R2
!s105 controller_sv_unit
S1
R3
w1670365745
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/controller.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/controller.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/controller.sv|
!i113 1
R6
R7
vcpu
R0
R1
!i10b 1
!s100 PRiNIAKGgS6jzNk1755zz2
IZ0;kKSL:EkKS9RS=j2X_M0
R2
!s105 cpu_sv_unit
S1
R3
w1668656980
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/cpu.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/cpu.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/cpu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/cpu.sv|
!i113 1
R6
R7
vdatapath
R0
R1
!i10b 1
!s100 @b`DO>fCT9e60gBjLJ[AV1
IDAjBQ0c2DRBE]ji1B7^K[0
R2
!s105 datapath_sv_unit
S1
R3
w1669588276
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/datapath.sv|
!i113 1
R6
R7
videcoder
R0
R1
!i10b 1
!s100 onARozn`V0cmE5a@F=MDn3
IQ>Z2ka0oUzRJ1]]>JCY`n2
R2
!s105 idecoder_sv_unit
S1
R3
w1668473712
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/idecoder.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/idecoder.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/idecoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/idecoder.sv|
!i113 1
R6
R7
vregfile
R0
R1
!i10b 1
!s100 Uki]aNXd5S=ojRVQjIfbD2
Iom=>k8fma7HF[RXmX0UVM3
R2
!s105 regfile_sv_unit
S1
R3
w1668406749
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/regfile.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/regfile.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/regfile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/regfile.sv|
!i113 1
R6
R7
vshifter
R0
R1
!i10b 1
!s100 K[SCO=`KckTJ`>XKak<z43
IVWXg=mVM9<FY8IYDX]=JF1
R2
!s105 shifter_sv_unit
S1
R3
w1667767924
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/shifter.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/shifter.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/shifter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/shifter.sv|
!i113 1
R6
R7
vtb_ALU
R0
!s110 1668658286
!i10b 1
!s100 G85@KQz@KgGfV^38OQn[O3
Iga<GzW<<VjKnf2U0LHG?61
R2
!s105 tb_alu_sv_unit
S1
R3
w1668488351
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_alu.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_alu.sv
L0 1
R4
r1
!s85 0
31
!s108 1668658286.000000
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_alu.sv|
!i113 1
R6
R7
ntb_@a@l@u
vtb_controller
R0
!s110 1669782311
!i10b 1
!s100 cC[a4Cc5i]NPhoO1O3>HN2
IRQZiYDgDY[9ESQ9zM8l4S2
R2
!s105 tb_controller_sv_unit
S1
R3
w1668660219
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_controller.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_controller.sv
L0 1
R4
r1
!s85 0
31
!s108 1669782311.000000
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_controller.sv|
!i113 1
R6
R7
vtb_cpu
R0
R1
!i10b 1
!s100 R1JNkMacMZ1<F;PofX^BT1
Ik_VHhJdm5LUYkjU09]`5Z0
R2
!s105 tb_cpu_sv_unit
S1
R3
w1670365827
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_cpu.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_cpu.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_cpu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_cpu.sv|
!i113 1
R6
R7
vtb_datapath
R0
!s110 1668653743
!i10b 1
!s100 HNQUHjYUTPgB[=G^WKj[O3
Ie0GD;>6Zb27>F^1P5:ndL1
R2
!s105 tb_datapath_sv_unit
S1
R3
w1668645149
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_datapath.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_datapath.sv
L0 1
R4
r1
!s85 0
31
!s108 1668653743.000000
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_datapath.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_datapath.sv|
!i113 1
R6
R7
vtb_idecoder
R0
!s110 1668492386
!i10b 1
!s100 fHVCE@]UI7zLYHGegETPM3
IIJoZUB[;T4BzB^oF=Kz^`3
R2
!s105 tb_idecoder_gate_sv_unit
S1
R3
w1668489352
8C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_idecoder_gate.sv
FC:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_idecoder_gate.sv
L0 2
R4
r1
!s85 0
31
!s108 1668492386.000000
!s107 C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_idecoder_gate.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/18.1/CPEN211/lab6-files/lab6-files/tb_idecoder_gate.sv|
!i113 1
R6
R7
