{:input (genetic.crossover/dumb-crossover 825926436 (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire1_9, \\wire27_:missing_39_40 , \\wire28_:missing_39 , \\wire29_38_40_:missing , wire30_47);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire11_13;\n  wire \\wire14_15_:missing_17 ;\n  wire \\wire14_:missing ;\n  wire wire15_11;\n  wire wire15_13;\n  wire \\wire15_20_:missing_23_24 ;\n  wire wire15_46;\n  wire wire15_7_9_10;\n  wire wire15_7_9_12;\n  wire wire15_8_10_12;\n  wire \\wire15_:missing_48_51 ;\n  wire \\wire16_:missing_35 ;\n  output wire1_9;\n  wire wire1_9;\n  wire wire20;\n  wire wire22;\n  wire wire24;\n  input \\wire27_:missing_39_40 ;\n  wire \\wire27_:missing_39_40 ;\n  input \\wire28_:missing_39 ;\n  wire \\wire28_:missing_39 ;\n  input \\wire29_38_40_:missing ;\n  wire \\wire29_38_40_:missing ;\n  wire wire2_19_21_22;\n  output wire30_47;\n  wire wire30_47;\n  wire \\wire31_45_49_:missing ;\n  wire \\wire33_:missing ;\n  wire wire35_9;\n  wire wire36_44;\n  wire \\wire36_9_:missing ;\n  wire \\wire37_9_:missing ;\n  wire \\wire38_:missing ;\n  wire wire3_11;\n  wire wire3_9;\n  wire wire41_42_43_17;\n  wire wire41_47;\n  wire \\wire43_:missing ;\n  wire wire45;\n  wire wire48;\n  wire wire4_13_26;\n  wire wire52;\n  wire \\wire5_:missing ;\n  wire wire6_15;\n  wire wire6_16;\n  wire wire8_17;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_26 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_50 ;\n  wire \\wire:missing_edge ;\n  assign wire3_11 = 2'h1 >> wire3_9;\n  assign \\wire:missing_12  = 4'h8 >> { wire15_8_10_12, wire15_7_9_12 };\n  assign wire4_13_26 = 4'h8 >> { wire15_13, wire11_13 };\n  assign \\wire14_:missing  = 4'h2 >> { \\wire14_15_:missing_17 , \\wire14_15_:missing_17  };\n  assign wire15_7_9_10 = 4'h8 >> { \\wire14_15_:missing_17 , \\wire14_15_:missing_17  };\n  assign \\wire:missing_16  = 4'h6 >> { wire6_16, \\wire16_:missing_35  };\n  assign \\wire:missing_edge  = 2'h1 >> wire4_13_26;\n  assign \\wire:missing_edge  = 2'hx >> \\wire15_20_:missing_23_24 ;\n  assign wire24 = 2'hx >> \\wire15_20_:missing_23_24 ;\n  assign \\wire33_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire16_:missing_35  = 2'h1 >> wire35_9;\n  assign wire36_44 = 2'h1 >> \\wire36_9_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire37_9_:missing ;\n  assign \\wire5_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire38_:missing  = 4'h6 >> { \\wire29_38_40_:missing , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire28_:missing_39 , \\wire27_:missing_39_40  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire29_38_40_:missing , \\wire27_:missing_39_40  };\n  assign wire41_47 = 4'h6 >> { wire41_42_43_17, wire41_42_43_17 };\n  assign \\wire:missing_42  = 4'h8 >> { wire41_42_43_17, wire41_42_43_17 };\n  assign \\wire43_:missing  = 4'h8 >> { wire41_42_43_17, wire41_42_43_17 };\n  assign wire6_16 = 2'h1 >> wire6_15;\n  assign \\wire:missing_edge  = 4'h6 >> { wire15_7_9_12, wire15_7_9_10 };\n  assign wire8_17 = 4'h6 >> { wire15_8_10_12, \\wire:missing_edge  };\n  assign wire3_9 = 4'h8 >> { wire15_7_9_12, wire15_7_9_10 };\n  assign \\wire:missing_10  = 4'h8 >> { wire15_8_10_12, wire15_7_9_10 };\n  assign wire11_13 = 4'h8 >> { wire15_11, wire3_11 };\n  assign wire2_19_21_22 = 1'h0;\n  assign \\wire31_45_49_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire52 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire15_:missing_48_51 ;\n  assign \\wire:missing_50  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire31_45_49_:missing ;\n  assign wire48 = \\wire15_:missing_48_51 ;\n  assign wire30_47 = wire41_47;\n  assign \\wire:missing_46  = wire15_46;\n  assign wire45 = \\wire31_45_49_:missing ;\n  assign \\wire:missing_edge  = wire36_44;\n  assign \\wire:missing_26  = wire4_13_26;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire22 = wire2_19_21_22;\n  assign \\wire:missing_edge  = wire2_19_21_22;\n  assign wire20 = \\wire15_20_:missing_23_24 ;\n  assign \\wire:missing_edge  = wire2_19_21_22;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire14_15_:missing_17  = wire8_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:3.1-109.10\" *)\nmodule postsynth(\\wire0_:missing , wire1_9, \\wire27_:missing_39_40 , \\wire28_:missing_39 , \\wire29_38_40_:missing , wire30_47);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:17.8-17.30\" *)\n  wire \\wire15_:missing_48_51 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:19.10-19.17\" *)\n  output wire1_9;\n  wire wire1_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:22.8-22.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:24.9-24.31\" *)\n  input \\wire27_:missing_39_40 ;\n  wire \\wire27_:missing_39_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:26.9-26.28\" *)\n  input \\wire28_:missing_39 ;\n  wire \\wire28_:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:28.9-28.31\" *)\n  input \\wire29_38_40_:missing ;\n  wire \\wire29_38_40_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:30.8-30.22\" *)\n  wire wire2_19_21_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:31.10-31.19\" *)\n  output wire30_47;\n  wire wire30_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:33.8-33.30\" *)\n  wire \\wire31_45_49_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:34.8-34.24\" *)\n  wire \\wire33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:36.8-36.17\" *)\n  wire wire36_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:42.8-42.23\" *)\n  wire wire41_42_43_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:43.8-43.17\" *)\n  wire wire41_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:45.8-45.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:46.8-46.14\" *)\n  wire wire48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:48.8-48.14\" *)\n  wire wire52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:49.8-49.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:59.8-59.24\" *)\n  wire \\wire:missing_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C4BBDF69.v:60.8-60.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire15_:missing_48_51  = 1'h0;\n  assign wire1_9 = 1'hx;\n  assign wire22 = 1'h0;\n  assign wire2_19_21_22 = 1'h0;\n  assign wire30_47 = 1'hx;\n  assign \\wire31_45_49_:missing  = 1'h1;\n  assign \\wire33_:missing  = 1'h1;\n  assign wire36_44 = 1'h0;\n  assign wire41_42_43_17 = 1'hx;\n  assign wire41_47 = 1'hx;\n  assign wire45 = 1'h1;\n  assign wire48 = 1'h0;\n  assign wire52 = 1'h0;\n  assign \\wire5_:missing  = 1'h1;\n  assign \\wire:missing_50  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:24:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm/src/top.v'.\nSBY  2:24:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] Copy '/tmp/fuzzmount2DDF5D8C/C4BBDF69.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm/src/C4BBDF69.v'.\nSBY  2:24:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] Copy '/tmp/fuzzmount2DDF5D8C/C4BBDF69.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm/src/C4BBDF69.post.v'.\nSBY  2:24:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] engine_0: abc pdr\nSBY  2:24:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] base: Warning: Wire presynth.\\wire1_9 is used but has no driver.\nSBY  2:24:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] base: Warning: Wire presynth.\\wire41_42_43_17 is used but has no driver.\nSBY  2:24:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] base: finished (returncode=0)\nSBY  2:24:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:24:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] aig: Warning: Wire presynth.\\wire1_9 is used but has no driver.\nSBY  2:24:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] aig: Warning: Wire presynth.\\wire41_42_43_17 is used but has no driver.\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] aig: finished (returncode=0)\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] engine_0: Warning: The network has no constraints.\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] engine_0: finished (returncode=0)\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] engine_0: Status returned by engine: FAIL\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm'.\nSBY  2:24:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphoeahgcm] DONE (FAIL, rc=2)\n", :err ""}}}