#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov 20 22:44:14 2017
# Process ID: 7252
# Current directory: D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.runs/synth_1
# Command line: vivado.exe -log RSACore.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RSACore.tcl
# Log file: D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.runs/synth_1/RSACore.vds
# Journal file: D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RSACore.tcl -notrace
Command: synth_design -top RSACore -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13456 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 348.313 ; gain = 79.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RSACore' [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSAcore.vhd:44]
INFO: [Synth 8-638] synthesizing module 'RSA_controller' [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RSA_controller' (1#1) [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_controller.vhd:49]
INFO: [Synth 8-638] synthesizing module 'RSA_datapath' [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_datapath.vhd:56]
INFO: [Synth 8-638] synthesizing module 'ABmodn' [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/ABmodn.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element lsPlusA_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/ABmodn.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element minusN_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/ABmodn.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element minus2N_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/ABmodn.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ABmodn' (2#1) [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/ABmodn.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element showEBit_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_datapath.vhd:383]
WARNING: [Synth 8-6014] Unused sequential element isInit_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_datapath.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element lastE_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_datapath.vhd:397]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_datapath.vhd:418]
INFO: [Synth 8-256] done synthesizing module 'RSA_datapath' (3#1) [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_datapath.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'RSACore' (4#1) [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSAcore.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 388.391 ; gain = 119.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 388.391 ; gain = 119.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 388.391 ; gain = 119.707
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Synth 8-5546] ROM "start_config_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element config_counter_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_controller.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/ABmodn.vhd:84]
INFO: [Synth 8-5545] ROM "e_receive_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element e_counter_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_datapath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_datapath.vhd:356]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 421.371 ; gain = 152.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    130 Bit       Adders := 2     
	   3 Input    130 Bit       Adders := 2     
	   3 Input    128 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 16    
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input    130 Bit        Muxes := 4     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RSA_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module ABmodn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    130 Bit       Adders := 1     
	   3 Input    130 Bit       Adders := 1     
	   3 Input    128 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
Module RSA_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/ABmodn.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/ABmodn.vhd:84]
INFO: [Synth 8-5545] ROM "rsa_datapath/e_receive_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element rsa_controller/config_counter_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_controller.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element rsa_datapath/count_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_datapath.vhd:356]
WARNING: [Synth 8-6014] Unused sequential element rsa_datapath/e_counter_reg was removed.  [D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.srcs/sources_1/imports/new/RSA_datapath.vhd:341]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rsa_datapath/pTimesP /i_0/\count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rsa_datapath/pTimesC /i_0/\count_reg[7] )
WARNING: [Synth 8-3332] Sequential element (count_reg[7]) is unused and will be removed from module ABmodn__1.
WARNING: [Synth 8-3332] Sequential element (count_reg[7]) is unused and will be removed from module ABmodn.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 602.313 ; gain = 333.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 602.313 ; gain = 333.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 602.313 ; gain = 333.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 602.313 ; gain = 333.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 602.313 ; gain = 333.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 602.313 ; gain = 333.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 602.313 ; gain = 333.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 602.313 ; gain = 333.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 602.313 ; gain = 333.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   315|
|3     |LUT1   |   148|
|4     |LUT2   |   734|
|5     |LUT3   |   688|
|6     |LUT4   |   573|
|7     |LUT5   |   308|
|8     |LUT6   |   635|
|9     |MUXF7  |    44|
|10    |MUXF8  |    22|
|11    |FDCE   |  2384|
|12    |FDPE   |     3|
|13    |FDRE   |     1|
|14    |IBUF   |    36|
|15    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |  5925|
|2     |  rsa_controller |RSA_controller |    25|
|3     |  rsa_datapath   |RSA_datapath   |  5818|
|4     |    pTimesC      |ABmodn         |  1947|
|5     |    pTimesP      |ABmodn_0       |  1819|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 602.313 ; gain = 333.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 602.313 ; gain = 333.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 602.313 ; gain = 333.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 668.977 ; gain = 408.059
INFO: [Common 17-1381] The checkpoint 'D:/Documents/H2017/TFE4141 DDS1/Project/Vivfiles/RSA/project_1.runs/synth_1/RSACore.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 668.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 22:44:45 2017...
