$date
	Tue Jun 13 21:39:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sync4bit_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data [3:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$var reg 1 & up_down $end
$scope module sn $end
$var wire 1 " clk $end
$var wire 4 ' data [3:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var wire 1 & up_down $end
$var reg 4 ( count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b1010 '
0&
0%
0$
b1010 #
0"
bx !
$end
#2
b1100 #
b1100 '
1%
#4
b0 #
b0 '
1$
0%
#5
b0 !
b0 (
1"
#6
b1111 #
b1111 '
1&
#8
b1110 #
b1110 '
0$
#10
0"
