# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Feb 18 2018 15:14:52

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for chip|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (chip|clk:R vs. chip|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: PMOD[52]
			6.2.2::Path details for port: PMOD[53]
			6.2.3::Path details for port: PMOD[54]
			6.2.4::Path details for port: PMOD[55]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: PMOD[52]
			6.5.2::Path details for port: PMOD[53]
			6.5.3::Path details for port: PMOD[54]
			6.5.4::Path details for port: PMOD[55]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: chip|clk  | Frequency: 185.65 MHz  | Target: 164.20 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
chip|clk      chip|clk       6090             704         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
PMOD[52]   clk         10578         chip|clk:R             
PMOD[53]   clk         11630         chip|clk:R             
PMOD[54]   clk         10578         chip|clk:R             
PMOD[55]   clk         11868         chip|clk:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
PMOD[52]   clk         10235                 chip|clk:R             
PMOD[53]   clk         11245                 chip|clk:R             
PMOD[54]   clk         10235                 chip|clk:R             
PMOD[55]   clk         11519                 chip|clk:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for chip|clk
**************************************
Clock: chip|clk
Frequency: 185.65 MHz | Target: 164.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_24_LC_19_9_0/in3
Capture Clock    : my_alternate.count_24_LC_19_9_0/clk
Setup Constraint : 6090p
Path slack       : 704p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          4573
----------------------------------------   ---- 
End-of-path arrival time (ps)              8028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
my_alternate.count_16_LC_19_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              6562    704  RISE       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              6688    704  RISE       2
my_alternate.count_17_LC_19_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              6688    704  RISE       1
my_alternate.count_17_LC_19_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              6815    704  RISE       2
my_alternate.count_18_LC_19_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              6815    704  RISE       1
my_alternate.count_18_LC_19_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              6941    704  RISE       2
my_alternate.count_19_LC_19_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              6941    704  RISE       1
my_alternate.count_19_LC_19_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              7067    704  RISE       2
my_alternate.count_20_LC_19_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              7067    704  RISE       1
my_alternate.count_20_LC_19_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              7193    704  RISE       2
my_alternate.count_21_LC_19_8_5/carryin   LogicCell40_SEQ_MODE_1000      0              7193    704  RISE       1
my_alternate.count_21_LC_19_8_5/carryout  LogicCell40_SEQ_MODE_1000    126              7320    704  RISE       2
my_alternate.count_22_LC_19_8_6/carryin   LogicCell40_SEQ_MODE_1000      0              7320    704  RISE       1
my_alternate.count_22_LC_19_8_6/carryout  LogicCell40_SEQ_MODE_1000    126              7446    704  RISE       2
my_alternate.count_23_LC_19_8_7/carryin   LogicCell40_SEQ_MODE_1000      0              7446    704  RISE       1
my_alternate.count_23_LC_19_8_7/carryout  LogicCell40_SEQ_MODE_1000    126              7572    704  RISE       1
IN_MUX_bfv_19_9_0_/carryinitin            ICE_CARRY_IN_MUX               0              7572    704  RISE       1
IN_MUX_bfv_19_9_0_/carryinitout           ICE_CARRY_IN_MUX             196              7768    704  RISE       1
I__222/I                                  InMux                          0              7768    704  RISE       1
I__222/O                                  InMux                        259              8028    704  RISE       1
my_alternate.count_24_LC_19_9_0/in3       LogicCell40_SEQ_MODE_1000      0              8028    704  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (chip|clk:R vs. chip|clk:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_24_LC_19_9_0/in3
Capture Clock    : my_alternate.count_24_LC_19_9_0/clk
Setup Constraint : 6090p
Path slack       : 704p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          4573
----------------------------------------   ---- 
End-of-path arrival time (ps)              8028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
my_alternate.count_16_LC_19_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              6562    704  RISE       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              6688    704  RISE       2
my_alternate.count_17_LC_19_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              6688    704  RISE       1
my_alternate.count_17_LC_19_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              6815    704  RISE       2
my_alternate.count_18_LC_19_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              6815    704  RISE       1
my_alternate.count_18_LC_19_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              6941    704  RISE       2
my_alternate.count_19_LC_19_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              6941    704  RISE       1
my_alternate.count_19_LC_19_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              7067    704  RISE       2
my_alternate.count_20_LC_19_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              7067    704  RISE       1
my_alternate.count_20_LC_19_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              7193    704  RISE       2
my_alternate.count_21_LC_19_8_5/carryin   LogicCell40_SEQ_MODE_1000      0              7193    704  RISE       1
my_alternate.count_21_LC_19_8_5/carryout  LogicCell40_SEQ_MODE_1000    126              7320    704  RISE       2
my_alternate.count_22_LC_19_8_6/carryin   LogicCell40_SEQ_MODE_1000      0              7320    704  RISE       1
my_alternate.count_22_LC_19_8_6/carryout  LogicCell40_SEQ_MODE_1000    126              7446    704  RISE       2
my_alternate.count_23_LC_19_8_7/carryin   LogicCell40_SEQ_MODE_1000      0              7446    704  RISE       1
my_alternate.count_23_LC_19_8_7/carryout  LogicCell40_SEQ_MODE_1000    126              7572    704  RISE       1
IN_MUX_bfv_19_9_0_/carryinitin            ICE_CARRY_IN_MUX               0              7572    704  RISE       1
IN_MUX_bfv_19_9_0_/carryinitout           ICE_CARRY_IN_MUX             196              7768    704  RISE       1
I__222/I                                  InMux                          0              7768    704  RISE       1
I__222/O                                  InMux                        259              8028    704  RISE       1
my_alternate.count_24_LC_19_9_0/in3       LogicCell40_SEQ_MODE_1000      0              8028    704  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

  6.2.1::Path details for port: PMOD[52]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PMOD[52]
Clock Port         : clk
Clock Reference    : chip|clk:R
Clock to Out Delay : 10578


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7123
---------------------------- ------
Clock To Out Delay            10578

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               chip                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__216/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__216/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__217/I                                          GlobalMux                  0      2452               RISE  1       
I__217/O                                          GlobalMux                  154    2607               RISE  1       
I__218/I                                          ClkMux                     0      2607               RISE  1       
I__218/O                                          ClkMux                     309    2915               RISE  1       
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
my_alternate.count_24_LC_19_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__261/I                               Odrv4                      0      3455               FALL  1       
I__261/O                               Odrv4                      372    3827               FALL  1       
I__263/I                               Span4Mux_v                 0      3827               FALL  1       
I__263/O                               Span4Mux_v                 372    4199               FALL  1       
I__264/I                               Span4Mux_h                 0      4199               FALL  1       
I__264/O                               Span4Mux_h                 316    4514               FALL  1       
I__266/I                               Span4Mux_v                 0      4514               FALL  1       
I__266/O                               Span4Mux_v                 372    4886               FALL  1       
I__268/I                               Span4Mux_s2_v              0      4886               FALL  1       
I__268/O                               Span4Mux_s2_v              252    5138               FALL  1       
I__269/I                               IoSpan4Mux                 0      5138               FALL  1       
I__269/O                               IoSpan4Mux                 323    5461               FALL  1       
I__271/I                               LocalMux                   0      5461               FALL  1       
I__271/O                               LocalMux                   309    5770               FALL  1       
I__273/I                               IoInMux                    0      5770               FALL  1       
I__273/O                               IoInMux                    217    5987               FALL  1       
PMOD_obuf_52_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      5987               FALL  1       
PMOD_obuf_52_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8224               FALL  1       
PMOD_obuf_52_iopad/DIN                 IO_PAD                     0      8224               FALL  1       
PMOD_obuf_52_iopad/PACKAGEPIN:out      IO_PAD                     2353   10578              FALL  1       
PMOD[52]                               chip                       0      10578              FALL  1       

6.2.2::Path details for port: PMOD[53]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PMOD[53]
Clock Port         : clk
Clock Reference    : chip|clk:R
Clock to Out Delay : 11630


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              8175
---------------------------- ------
Clock To Out Delay            11630

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               chip                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__216/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__216/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__217/I                                          GlobalMux                  0      2452               RISE  1       
I__217/O                                          GlobalMux                  154    2607               RISE  1       
I__218/I                                          ClkMux                     0      2607               RISE  1       
I__218/O                                          ClkMux                     309    2915               RISE  1       
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
my_alternate.count_24_LC_19_9_0/lcout          LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__261/I                                       Odrv4                      0      3455               RISE  1       
I__261/O                                       Odrv4                      351    3806               RISE  1       
I__263/I                                       Span4Mux_v                 0      3806               RISE  1       
I__263/O                                       Span4Mux_v                 351    4157               RISE  1       
I__264/I                                       Span4Mux_h                 0      4157               RISE  1       
I__264/O                                       Span4Mux_h                 302    4458               RISE  1       
I__265/I                                       LocalMux                   0      4458               RISE  1       
I__265/O                                       LocalMux                   330    4788               RISE  1       
I__267/I                                       InMux                      0      4788               RISE  1       
I__267/O                                       InMux                      259    5047               RISE  1       
my_alternate.count_RNIQ674_24_LC_23_1_1/in0    LogicCell40_SEQ_MODE_0000  0      5047               RISE  1       
my_alternate.count_RNIQ674_24_LC_23_1_1/lcout  LogicCell40_SEQ_MODE_0000  449    5496               RISE  2       
I__251/I                                       Odrv4                      0      5496               RISE  1       
I__251/O                                       Odrv4                      351    5847               RISE  1       
I__252/I                                       Span4Mux_v                 0      5847               RISE  1       
I__252/O                                       Span4Mux_v                 351    6197               RISE  1       
I__253/I                                       Span4Mux_s2_v              0      6197               RISE  1       
I__253/O                                       Span4Mux_s2_v              252    6450               RISE  1       
I__255/I                                       LocalMux                   0      6450               RISE  1       
I__255/O                                       LocalMux                   330    6780               RISE  1       
I__257/I                                       IoInMux                    0      6780               RISE  1       
I__257/O                                       IoInMux                    259    7039               RISE  1       
PMOD_obuf_53_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      7039               RISE  1       
PMOD_obuf_53_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   9276               FALL  1       
PMOD_obuf_53_iopad/DIN                         IO_PAD                     0      9276               FALL  1       
PMOD_obuf_53_iopad/PACKAGEPIN:out              IO_PAD                     2353   11630              FALL  1       
PMOD[53]                                       chip                       0      11630              FALL  1       

6.2.3::Path details for port: PMOD[54]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PMOD[54]
Clock Port         : clk
Clock Reference    : chip|clk:R
Clock to Out Delay : 10578


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7123
---------------------------- ------
Clock To Out Delay            10578

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               chip                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__216/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__216/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__217/I                                          GlobalMux                  0      2452               RISE  1       
I__217/O                                          GlobalMux                  154    2607               RISE  1       
I__218/I                                          ClkMux                     0      2607               RISE  1       
I__218/O                                          ClkMux                     309    2915               RISE  1       
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
my_alternate.count_24_LC_19_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__261/I                               Odrv4                      0      3455               FALL  1       
I__261/O                               Odrv4                      372    3827               FALL  1       
I__263/I                               Span4Mux_v                 0      3827               FALL  1       
I__263/O                               Span4Mux_v                 372    4199               FALL  1       
I__264/I                               Span4Mux_h                 0      4199               FALL  1       
I__264/O                               Span4Mux_h                 316    4514               FALL  1       
I__266/I                               Span4Mux_v                 0      4514               FALL  1       
I__266/O                               Span4Mux_v                 372    4886               FALL  1       
I__268/I                               Span4Mux_s2_v              0      4886               FALL  1       
I__268/O                               Span4Mux_s2_v              252    5138               FALL  1       
I__269/I                               IoSpan4Mux                 0      5138               FALL  1       
I__269/O                               IoSpan4Mux                 323    5461               FALL  1       
I__270/I                               LocalMux                   0      5461               FALL  1       
I__270/O                               LocalMux                   309    5770               FALL  1       
I__272/I                               IoInMux                    0      5770               FALL  1       
I__272/O                               IoInMux                    217    5987               FALL  1       
PMOD_obuf_54_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      5987               FALL  1       
PMOD_obuf_54_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8224               FALL  1       
PMOD_obuf_54_iopad/DIN                 IO_PAD                     0      8224               FALL  1       
PMOD_obuf_54_iopad/PACKAGEPIN:out      IO_PAD                     2353   10578              FALL  1       
PMOD[54]                               chip                       0      10578              FALL  1       

6.2.4::Path details for port: PMOD[55]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PMOD[55]
Clock Port         : clk
Clock Reference    : chip|clk:R
Clock to Out Delay : 11868


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              8413
---------------------------- ------
Clock To Out Delay            11868

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               chip                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__216/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__216/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__217/I                                          GlobalMux                  0      2452               RISE  1       
I__217/O                                          GlobalMux                  154    2607               RISE  1       
I__218/I                                          ClkMux                     0      2607               RISE  1       
I__218/O                                          ClkMux                     309    2915               RISE  1       
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
my_alternate.count_24_LC_19_9_0/lcout          LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__261/I                                       Odrv4                      0      3455               RISE  1       
I__261/O                                       Odrv4                      351    3806               RISE  1       
I__263/I                                       Span4Mux_v                 0      3806               RISE  1       
I__263/O                                       Span4Mux_v                 351    4157               RISE  1       
I__264/I                                       Span4Mux_h                 0      4157               RISE  1       
I__264/O                                       Span4Mux_h                 302    4458               RISE  1       
I__265/I                                       LocalMux                   0      4458               RISE  1       
I__265/O                                       LocalMux                   330    4788               RISE  1       
I__267/I                                       InMux                      0      4788               RISE  1       
I__267/O                                       InMux                      259    5047               RISE  1       
my_alternate.count_RNIQ674_24_LC_23_1_1/in0    LogicCell40_SEQ_MODE_0000  0      5047               RISE  1       
my_alternate.count_RNIQ674_24_LC_23_1_1/lcout  LogicCell40_SEQ_MODE_0000  449    5496               RISE  2       
I__251/I                                       Odrv4                      0      5496               RISE  1       
I__251/O                                       Odrv4                      351    5847               RISE  1       
I__252/I                                       Span4Mux_v                 0      5847               RISE  1       
I__252/O                                       Span4Mux_v                 351    6197               RISE  1       
I__254/I                                       Span4Mux_s2_h              0      6197               RISE  1       
I__254/O                                       Span4Mux_s2_h              203    6401               RISE  1       
I__256/I                                       IoSpan4Mux                 0      6401               RISE  1       
I__256/O                                       IoSpan4Mux                 288    6688               RISE  1       
I__258/I                                       LocalMux                   0      6688               RISE  1       
I__258/O                                       LocalMux                   330    7018               RISE  1       
I__259/I                                       IoInMux                    0      7018               RISE  1       
I__259/O                                       IoInMux                    259    7278               RISE  1       
PMOD_obuf_55_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      7278               RISE  1       
PMOD_obuf_55_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2237   9515               FALL  1       
PMOD_obuf_55_iopad/DIN                         IO_PAD                     0      9515               FALL  1       
PMOD_obuf_55_iopad/PACKAGEPIN:out              IO_PAD                     2353   11868              FALL  1       
PMOD[55]                                       chip                       0      11868              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: PMOD[52]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PMOD[52]
Clock Port         : clk
Clock Reference    : chip|clk:R
Clock to Out Delay : 10235


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6780
---------------------------- ------
Clock To Out Delay            10235

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               chip                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__216/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__216/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__217/I                                          GlobalMux                  0      2452               RISE  1       
I__217/O                                          GlobalMux                  154    2607               RISE  1       
I__218/I                                          ClkMux                     0      2607               RISE  1       
I__218/O                                          ClkMux                     309    2915               RISE  1       
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
my_alternate.count_24_LC_19_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__261/I                               Odrv4                      0      3455               RISE  1       
I__261/O                               Odrv4                      351    3806               RISE  1       
I__263/I                               Span4Mux_v                 0      3806               RISE  1       
I__263/O                               Span4Mux_v                 351    4157               RISE  1       
I__264/I                               Span4Mux_h                 0      4157               RISE  1       
I__264/O                               Span4Mux_h                 302    4458               RISE  1       
I__266/I                               Span4Mux_v                 0      4458               RISE  1       
I__266/O                               Span4Mux_v                 351    4809               RISE  1       
I__268/I                               Span4Mux_s2_v              0      4809               RISE  1       
I__268/O                               Span4Mux_s2_v              252    5061               RISE  1       
I__269/I                               IoSpan4Mux                 0      5061               RISE  1       
I__269/O                               IoSpan4Mux                 288    5349               RISE  1       
I__271/I                               LocalMux                   0      5349               RISE  1       
I__271/O                               LocalMux                   330    5678               RISE  1       
I__273/I                               IoInMux                    0      5678               RISE  1       
I__273/O                               IoInMux                    259    5938               RISE  1       
PMOD_obuf_52_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      5938               RISE  1       
PMOD_obuf_52_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   7944               RISE  1       
PMOD_obuf_52_iopad/DIN                 IO_PAD                     0      7944               RISE  1       
PMOD_obuf_52_iopad/PACKAGEPIN:out      IO_PAD                     2292   10235              RISE  1       
PMOD[52]                               chip                       0      10235              RISE  1       

6.5.2::Path details for port: PMOD[53]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PMOD[53]
Clock Port         : clk
Clock Reference    : chip|clk:R
Clock to Out Delay : 11245


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7790
---------------------------- ------
Clock To Out Delay            11245

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               chip                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__216/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__216/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__217/I                                          GlobalMux                  0      2452               RISE  1       
I__217/O                                          GlobalMux                  154    2607               RISE  1       
I__218/I                                          ClkMux                     0      2607               RISE  1       
I__218/O                                          ClkMux                     309    2915               RISE  1       
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
my_alternate.count_24_LC_19_9_0/lcout          LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__261/I                                       Odrv4                      0      3455               FALL  1       
I__261/O                                       Odrv4                      372    3827               FALL  1       
I__263/I                                       Span4Mux_v                 0      3827               FALL  1       
I__263/O                                       Span4Mux_v                 372    4199               FALL  1       
I__264/I                                       Span4Mux_h                 0      4199               FALL  1       
I__264/O                                       Span4Mux_h                 316    4514               FALL  1       
I__265/I                                       LocalMux                   0      4514               FALL  1       
I__265/O                                       LocalMux                   309    4823               FALL  1       
I__267/I                                       InMux                      0      4823               FALL  1       
I__267/O                                       InMux                      217    5040               FALL  1       
my_alternate.count_RNIQ674_24_LC_23_1_1/in0    LogicCell40_SEQ_MODE_0000  0      5040               FALL  1       
my_alternate.count_RNIQ674_24_LC_23_1_1/lcout  LogicCell40_SEQ_MODE_0000  386    5426               FALL  2       
I__251/I                                       Odrv4                      0      5426               FALL  1       
I__251/O                                       Odrv4                      372    5798               FALL  1       
I__252/I                                       Span4Mux_v                 0      5798               FALL  1       
I__252/O                                       Span4Mux_v                 372    6169               FALL  1       
I__253/I                                       Span4Mux_s2_v              0      6169               FALL  1       
I__253/O                                       Span4Mux_s2_v              252    6422               FALL  1       
I__255/I                                       LocalMux                   0      6422               FALL  1       
I__255/O                                       LocalMux                   309    6730               FALL  1       
I__257/I                                       IoInMux                    0      6730               FALL  1       
I__257/O                                       IoInMux                    217    6948               FALL  1       
PMOD_obuf_53_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      6948               FALL  1       
PMOD_obuf_53_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   8954               RISE  1       
PMOD_obuf_53_iopad/DIN                         IO_PAD                     0      8954               RISE  1       
PMOD_obuf_53_iopad/PACKAGEPIN:out              IO_PAD                     2292   11245              RISE  1       
PMOD[53]                                       chip                       0      11245              RISE  1       

6.5.3::Path details for port: PMOD[54]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PMOD[54]
Clock Port         : clk
Clock Reference    : chip|clk:R
Clock to Out Delay : 10235


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6780
---------------------------- ------
Clock To Out Delay            10235

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               chip                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__216/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__216/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__217/I                                          GlobalMux                  0      2452               RISE  1       
I__217/O                                          GlobalMux                  154    2607               RISE  1       
I__218/I                                          ClkMux                     0      2607               RISE  1       
I__218/O                                          ClkMux                     309    2915               RISE  1       
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
my_alternate.count_24_LC_19_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  4       
I__261/I                               Odrv4                      0      3455               RISE  1       
I__261/O                               Odrv4                      351    3806               RISE  1       
I__263/I                               Span4Mux_v                 0      3806               RISE  1       
I__263/O                               Span4Mux_v                 351    4157               RISE  1       
I__264/I                               Span4Mux_h                 0      4157               RISE  1       
I__264/O                               Span4Mux_h                 302    4458               RISE  1       
I__266/I                               Span4Mux_v                 0      4458               RISE  1       
I__266/O                               Span4Mux_v                 351    4809               RISE  1       
I__268/I                               Span4Mux_s2_v              0      4809               RISE  1       
I__268/O                               Span4Mux_s2_v              252    5061               RISE  1       
I__269/I                               IoSpan4Mux                 0      5061               RISE  1       
I__269/O                               IoSpan4Mux                 288    5349               RISE  1       
I__270/I                               LocalMux                   0      5349               RISE  1       
I__270/O                               LocalMux                   330    5678               RISE  1       
I__272/I                               IoInMux                    0      5678               RISE  1       
I__272/O                               IoInMux                    259    5938               RISE  1       
PMOD_obuf_54_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      5938               RISE  1       
PMOD_obuf_54_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   7944               RISE  1       
PMOD_obuf_54_iopad/DIN                 IO_PAD                     0      7944               RISE  1       
PMOD_obuf_54_iopad/PACKAGEPIN:out      IO_PAD                     2292   10235              RISE  1       
PMOD[54]                               chip                       0      10235              RISE  1       

6.5.4::Path details for port: PMOD[55]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PMOD[55]
Clock Port         : clk
Clock Reference    : chip|clk:R
Clock to Out Delay : 11519


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              8064
---------------------------- ------
Clock To Out Delay            11519

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               chip                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__216/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__216/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__217/I                                          GlobalMux                  0      2452               RISE  1       
I__217/O                                          GlobalMux                  154    2607               RISE  1       
I__218/I                                          ClkMux                     0      2607               RISE  1       
I__218/O                                          ClkMux                     309    2915               RISE  1       
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
my_alternate.count_24_LC_19_9_0/lcout          LogicCell40_SEQ_MODE_1000  540    3455               FALL  4       
I__261/I                                       Odrv4                      0      3455               FALL  1       
I__261/O                                       Odrv4                      372    3827               FALL  1       
I__263/I                                       Span4Mux_v                 0      3827               FALL  1       
I__263/O                                       Span4Mux_v                 372    4199               FALL  1       
I__264/I                                       Span4Mux_h                 0      4199               FALL  1       
I__264/O                                       Span4Mux_h                 316    4514               FALL  1       
I__265/I                                       LocalMux                   0      4514               FALL  1       
I__265/O                                       LocalMux                   309    4823               FALL  1       
I__267/I                                       InMux                      0      4823               FALL  1       
I__267/O                                       InMux                      217    5040               FALL  1       
my_alternate.count_RNIQ674_24_LC_23_1_1/in0    LogicCell40_SEQ_MODE_0000  0      5040               FALL  1       
my_alternate.count_RNIQ674_24_LC_23_1_1/lcout  LogicCell40_SEQ_MODE_0000  386    5426               FALL  2       
I__251/I                                       Odrv4                      0      5426               FALL  1       
I__251/O                                       Odrv4                      372    5798               FALL  1       
I__252/I                                       Span4Mux_v                 0      5798               FALL  1       
I__252/O                                       Span4Mux_v                 372    6169               FALL  1       
I__254/I                                       Span4Mux_s2_h              0      6169               FALL  1       
I__254/O                                       Span4Mux_s2_h              203    6373               FALL  1       
I__256/I                                       IoSpan4Mux                 0      6373               FALL  1       
I__256/O                                       IoSpan4Mux                 323    6695               FALL  1       
I__258/I                                       LocalMux                   0      6695               FALL  1       
I__258/O                                       LocalMux                   309    7004               FALL  1       
I__259/I                                       IoInMux                    0      7004               FALL  1       
I__259/O                                       IoInMux                    217    7221               FALL  1       
PMOD_obuf_55_preio/DOUT0                       PRE_IO_PIN_TYPE_011001     0      7221               FALL  1       
PMOD_obuf_55_preio/PADOUT                      PRE_IO_PIN_TYPE_011001     2006   9227               RISE  1       
PMOD_obuf_55_iopad/DIN                         IO_PAD                     0      9227               RISE  1       
PMOD_obuf_55_iopad/PACKAGEPIN:out              IO_PAD                     2292   11519              RISE  1       
PMOD[55]                                       chip                       0      11519              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_24_LC_19_9_0/in3
Capture Clock    : my_alternate.count_24_LC_19_9_0/clk
Setup Constraint : 6090p
Path slack       : 704p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          4573
----------------------------------------   ---- 
End-of-path arrival time (ps)              8028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
my_alternate.count_16_LC_19_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              6562    704  RISE       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              6688    704  RISE       2
my_alternate.count_17_LC_19_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              6688    704  RISE       1
my_alternate.count_17_LC_19_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              6815    704  RISE       2
my_alternate.count_18_LC_19_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              6815    704  RISE       1
my_alternate.count_18_LC_19_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              6941    704  RISE       2
my_alternate.count_19_LC_19_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              6941    704  RISE       1
my_alternate.count_19_LC_19_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              7067    704  RISE       2
my_alternate.count_20_LC_19_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              7067    704  RISE       1
my_alternate.count_20_LC_19_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              7193    704  RISE       2
my_alternate.count_21_LC_19_8_5/carryin   LogicCell40_SEQ_MODE_1000      0              7193    704  RISE       1
my_alternate.count_21_LC_19_8_5/carryout  LogicCell40_SEQ_MODE_1000    126              7320    704  RISE       2
my_alternate.count_22_LC_19_8_6/carryin   LogicCell40_SEQ_MODE_1000      0              7320    704  RISE       1
my_alternate.count_22_LC_19_8_6/carryout  LogicCell40_SEQ_MODE_1000    126              7446    704  RISE       2
my_alternate.count_23_LC_19_8_7/carryin   LogicCell40_SEQ_MODE_1000      0              7446    704  RISE       1
my_alternate.count_23_LC_19_8_7/carryout  LogicCell40_SEQ_MODE_1000    126              7572    704  RISE       1
IN_MUX_bfv_19_9_0_/carryinitin            ICE_CARRY_IN_MUX               0              7572    704  RISE       1
IN_MUX_bfv_19_9_0_/carryinitout           ICE_CARRY_IN_MUX             196              7768    704  RISE       1
I__222/I                                  InMux                          0              7768    704  RISE       1
I__222/O                                  InMux                        259              8028    704  RISE       1
my_alternate.count_24_LC_19_9_0/in3       LogicCell40_SEQ_MODE_1000      0              8028    704  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_23_LC_19_8_7/in3
Capture Clock    : my_alternate.count_23_LC_19_8_7/clk
Setup Constraint : 6090p
Path slack       : 1027p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          4250
----------------------------------------   ---- 
End-of-path arrival time (ps)              7705
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
my_alternate.count_16_LC_19_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              6562    704  RISE       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              6688    704  RISE       2
my_alternate.count_17_LC_19_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              6688    704  RISE       1
my_alternate.count_17_LC_19_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              6815    704  RISE       2
my_alternate.count_18_LC_19_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              6815    704  RISE       1
my_alternate.count_18_LC_19_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              6941    704  RISE       2
my_alternate.count_19_LC_19_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              6941    704  RISE       1
my_alternate.count_19_LC_19_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              7067    704  RISE       2
my_alternate.count_20_LC_19_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              7067    704  RISE       1
my_alternate.count_20_LC_19_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              7193    704  RISE       2
my_alternate.count_21_LC_19_8_5/carryin   LogicCell40_SEQ_MODE_1000      0              7193    704  RISE       1
my_alternate.count_21_LC_19_8_5/carryout  LogicCell40_SEQ_MODE_1000    126              7320    704  RISE       2
my_alternate.count_22_LC_19_8_6/carryin   LogicCell40_SEQ_MODE_1000      0              7320    704  RISE       1
my_alternate.count_22_LC_19_8_6/carryout  LogicCell40_SEQ_MODE_1000    126              7446    704  RISE       2
I__223/I                                  InMux                          0              7446   1026  RISE       1
I__223/O                                  InMux                        259              7705   1026  RISE       1
my_alternate.count_23_LC_19_8_7/in3       LogicCell40_SEQ_MODE_1000      0              7705   1026  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_23_LC_19_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_22_LC_19_8_6/in3
Capture Clock    : my_alternate.count_22_LC_19_8_6/clk
Setup Constraint : 6090p
Path slack       : 1153p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          4124
----------------------------------------   ---- 
End-of-path arrival time (ps)              7579
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
my_alternate.count_16_LC_19_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              6562    704  RISE       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              6688    704  RISE       2
my_alternate.count_17_LC_19_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              6688    704  RISE       1
my_alternate.count_17_LC_19_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              6815    704  RISE       2
my_alternate.count_18_LC_19_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              6815    704  RISE       1
my_alternate.count_18_LC_19_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              6941    704  RISE       2
my_alternate.count_19_LC_19_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              6941    704  RISE       1
my_alternate.count_19_LC_19_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              7067    704  RISE       2
my_alternate.count_20_LC_19_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              7067    704  RISE       1
my_alternate.count_20_LC_19_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              7193    704  RISE       2
my_alternate.count_21_LC_19_8_5/carryin   LogicCell40_SEQ_MODE_1000      0              7193    704  RISE       1
my_alternate.count_21_LC_19_8_5/carryout  LogicCell40_SEQ_MODE_1000    126              7320    704  RISE       2
I__227/I                                  InMux                          0              7320   1153  RISE       1
I__227/O                                  InMux                        259              7579   1153  RISE       1
my_alternate.count_22_LC_19_8_6/in3       LogicCell40_SEQ_MODE_1000      0              7579   1153  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_22_LC_19_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_21_LC_19_8_5/in3
Capture Clock    : my_alternate.count_21_LC_19_8_5/clk
Setup Constraint : 6090p
Path slack       : 1279p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          3998
----------------------------------------   ---- 
End-of-path arrival time (ps)              7453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
my_alternate.count_16_LC_19_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              6562    704  RISE       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              6688    704  RISE       2
my_alternate.count_17_LC_19_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              6688    704  RISE       1
my_alternate.count_17_LC_19_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              6815    704  RISE       2
my_alternate.count_18_LC_19_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              6815    704  RISE       1
my_alternate.count_18_LC_19_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              6941    704  RISE       2
my_alternate.count_19_LC_19_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              6941    704  RISE       1
my_alternate.count_19_LC_19_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              7067    704  RISE       2
my_alternate.count_20_LC_19_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              7067    704  RISE       1
my_alternate.count_20_LC_19_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              7193    704  RISE       2
I__231/I                                  InMux                          0              7193   1279  RISE       1
I__231/O                                  InMux                        259              7453   1279  RISE       1
my_alternate.count_21_LC_19_8_5/in3       LogicCell40_SEQ_MODE_1000      0              7453   1279  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_21_LC_19_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_20_LC_19_8_4/in3
Capture Clock    : my_alternate.count_20_LC_19_8_4/clk
Setup Constraint : 6090p
Path slack       : 1405p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          3872
----------------------------------------   ---- 
End-of-path arrival time (ps)              7327
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
my_alternate.count_16_LC_19_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              6562    704  RISE       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              6688    704  RISE       2
my_alternate.count_17_LC_19_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              6688    704  RISE       1
my_alternate.count_17_LC_19_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              6815    704  RISE       2
my_alternate.count_18_LC_19_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              6815    704  RISE       1
my_alternate.count_18_LC_19_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              6941    704  RISE       2
my_alternate.count_19_LC_19_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              6941    704  RISE       1
my_alternate.count_19_LC_19_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              7067    704  RISE       2
I__235/I                                  InMux                          0              7067   1405  RISE       1
I__235/O                                  InMux                        259              7327   1405  RISE       1
my_alternate.count_20_LC_19_8_4/in3       LogicCell40_SEQ_MODE_1000      0              7327   1405  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_20_LC_19_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_19_LC_19_8_3/in3
Capture Clock    : my_alternate.count_19_LC_19_8_3/clk
Setup Constraint : 6090p
Path slack       : 1532p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          3745
----------------------------------------   ---- 
End-of-path arrival time (ps)              7200
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
my_alternate.count_16_LC_19_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              6562    704  RISE       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              6688    704  RISE       2
my_alternate.count_17_LC_19_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              6688    704  RISE       1
my_alternate.count_17_LC_19_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              6815    704  RISE       2
my_alternate.count_18_LC_19_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              6815    704  RISE       1
my_alternate.count_18_LC_19_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              6941    704  RISE       2
I__239/I                                  InMux                          0              6941   1531  RISE       1
I__239/O                                  InMux                        259              7200   1531  RISE       1
my_alternate.count_19_LC_19_8_3/in3       LogicCell40_SEQ_MODE_1000      0              7200   1531  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_19_LC_19_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_18_LC_19_8_2/in3
Capture Clock    : my_alternate.count_18_LC_19_8_2/clk
Setup Constraint : 6090p
Path slack       : 1658p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          3619
----------------------------------------   ---- 
End-of-path arrival time (ps)              7074
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
my_alternate.count_16_LC_19_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              6562    704  RISE       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              6688    704  RISE       2
my_alternate.count_17_LC_19_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              6688    704  RISE       1
my_alternate.count_17_LC_19_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              6815    704  RISE       2
I__243/I                                  InMux                          0              6815   1657  RISE       1
I__243/O                                  InMux                        259              7074   1657  RISE       1
my_alternate.count_18_LC_19_8_2/in3       LogicCell40_SEQ_MODE_1000      0              7074   1657  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_18_LC_19_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_17_LC_19_8_1/in3
Capture Clock    : my_alternate.count_17_LC_19_8_1/clk
Setup Constraint : 6090p
Path slack       : 1784p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          3493
----------------------------------------   ---- 
End-of-path arrival time (ps)              6948
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
my_alternate.count_16_LC_19_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              6562    704  RISE       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              6688    704  RISE       2
I__247/I                                  InMux                          0              6688   1784  RISE       1
I__247/O                                  InMux                        259              6948   1784  RISE       1
my_alternate.count_17_LC_19_8_1/in3       LogicCell40_SEQ_MODE_1000      0              6948   1784  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_17_LC_19_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_16_LC_19_8_0/in3
Capture Clock    : my_alternate.count_16_LC_19_8_0/clk
Setup Constraint : 6090p
Path slack       : 1910p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          3367
----------------------------------------   ---- 
End-of-path arrival time (ps)              6822
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
my_alternate.count_15_LC_19_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              6240    704  RISE       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              6366    704  RISE       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             196              6562    704  RISE       2
I__184/I                                  InMux                          0              6562   1910  RISE       1
I__184/O                                  InMux                        259              6822   1910  RISE       1
my_alternate.count_16_LC_19_8_0/in3       LogicCell40_SEQ_MODE_1000      0              6822   1910  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_16_LC_19_8_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_15_LC_19_7_7/in3
Capture Clock    : my_alternate.count_15_LC_19_7_7/clk
Setup Constraint : 6090p
Path slack       : 2233p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          3044
----------------------------------------   ---- 
End-of-path arrival time (ps)              6499
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
my_alternate.count_14_LC_19_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              6113    704  RISE       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              6240    704  RISE       2
I__188/I                                  InMux                          0              6240   2233  RISE       1
I__188/O                                  InMux                        259              6499   2233  RISE       1
my_alternate.count_15_LC_19_7_7/in3       LogicCell40_SEQ_MODE_1000      0              6499   2233  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_15_LC_19_7_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_14_LC_19_7_6/in3
Capture Clock    : my_alternate.count_14_LC_19_7_6/clk
Setup Constraint : 6090p
Path slack       : 2359p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          2918
----------------------------------------   ---- 
End-of-path arrival time (ps)              6373
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
my_alternate.count_13_LC_19_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              5987    704  RISE       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              6113    704  RISE       2
I__192/I                                  InMux                          0              6113   2359  RISE       1
I__192/O                                  InMux                        259              6373   2359  RISE       1
my_alternate.count_14_LC_19_7_6/in3       LogicCell40_SEQ_MODE_1000      0              6373   2359  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_14_LC_19_7_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_13_LC_19_7_5/in3
Capture Clock    : my_alternate.count_13_LC_19_7_5/clk
Setup Constraint : 6090p
Path slack       : 2485p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          2792
----------------------------------------   ---- 
End-of-path arrival time (ps)              6247
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
my_alternate.count_12_LC_19_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5861    704  RISE       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              5987    704  RISE       2
I__196/I                                  InMux                          0              5987   2485  RISE       1
I__196/O                                  InMux                        259              6247   2485  RISE       1
my_alternate.count_13_LC_19_7_5/in3       LogicCell40_SEQ_MODE_1000      0              6247   2485  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_13_LC_19_7_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_12_LC_19_7_4/in3
Capture Clock    : my_alternate.count_12_LC_19_7_4/clk
Setup Constraint : 6090p
Path slack       : 2612p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          2665
----------------------------------------   ---- 
End-of-path arrival time (ps)              6120
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
my_alternate.count_11_LC_19_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              5735    704  RISE       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              5861    704  RISE       2
I__200/I                                  InMux                          0              5861   2611  RISE       1
I__200/O                                  InMux                        259              6120   2611  RISE       1
my_alternate.count_12_LC_19_7_4/in3       LogicCell40_SEQ_MODE_1000      0              6120   2611  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_12_LC_19_7_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_11_LC_19_7_3/in3
Capture Clock    : my_alternate.count_11_LC_19_7_3/clk
Setup Constraint : 6090p
Path slack       : 2738p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          2539
----------------------------------------   ---- 
End-of-path arrival time (ps)              5994
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout      LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                  LocalMux                       0              3455    704  RISE       1
I__181/O                                  LocalMux                     330              3785    704  RISE       1
I__182/I                                  InMux                          0              3785    704  RISE       1
I__182/O                                  InMux                        259              4044    704  RISE       1
I__183/I                                  CascadeMux                     0              4044    704  RISE       1
I__183/O                                  CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2        LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout   LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin    LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout   LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin    LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout   LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin    LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout   LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin    LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout   LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin    LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout   LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin    LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout   LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin    LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout   LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin            ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout           ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin    LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout   LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
my_alternate.count_10_LC_19_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              5608    704  RISE       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              5735    704  RISE       2
I__204/I                                  InMux                          0              5735   2738  RISE       1
I__204/O                                  InMux                        259              5994   2738  RISE       1
my_alternate.count_11_LC_19_7_3/in3       LogicCell40_SEQ_MODE_1000      0              5994   2738  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_11_LC_19_7_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_10_LC_19_7_2/in3
Capture Clock    : my_alternate.count_10_LC_19_7_2/clk
Setup Constraint : 6090p
Path slack       : 2864p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          2413
----------------------------------------   ---- 
End-of-path arrival time (ps)              5868
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                 LocalMux                       0              3455    704  RISE       1
I__181/O                                 LocalMux                     330              3785    704  RISE       1
I__182/I                                 InMux                          0              3785    704  RISE       1
I__182/O                                 InMux                        259              4044    704  RISE       1
I__183/I                                 CascadeMux                     0              4044    704  RISE       1
I__183/O                                 CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout  LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout  LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout  LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout  LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin   LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout  LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin           ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout          ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin   LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout  LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
my_alternate.count_9_LC_19_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              5482    704  RISE       1
my_alternate.count_9_LC_19_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              5608    704  RISE       2
I__208/I                                 InMux                          0              5608   2864  RISE       1
I__208/O                                 InMux                        259              5868   2864  RISE       1
my_alternate.count_10_LC_19_7_2/in3      LogicCell40_SEQ_MODE_1000      0              5868   2864  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_10_LC_19_7_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_9_LC_19_7_1/in3
Capture Clock    : my_alternate.count_9_LC_19_7_1/clk
Setup Constraint : 6090p
Path slack       : 2990p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          2287
----------------------------------------   ---- 
End-of-path arrival time (ps)              5742
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                 LocalMux                       0              3455    704  RISE       1
I__181/O                                 LocalMux                     330              3785    704  RISE       1
I__182/I                                 InMux                          0              3785    704  RISE       1
I__182/O                                 InMux                        259              4044    704  RISE       1
I__183/I                                 CascadeMux                     0              4044    704  RISE       1
I__183/O                                 CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout  LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout  LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout  LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout  LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin   LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout  LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin           ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout          ICE_CARRY_IN_MUX             196              5356    704  RISE       2
my_alternate.count_8_LC_19_7_0/carryin   LogicCell40_SEQ_MODE_1000      0              5356    704  RISE       1
my_alternate.count_8_LC_19_7_0/carryout  LogicCell40_SEQ_MODE_1000    126              5482    704  RISE       2
I__212/I                                 InMux                          0              5482   2990  RISE       1
I__212/O                                 InMux                        259              5742   2990  RISE       1
my_alternate.count_9_LC_19_7_1/in3       LogicCell40_SEQ_MODE_1000      0              5742   2990  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_9_LC_19_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_8_LC_19_7_0/in3
Capture Clock    : my_alternate.count_8_LC_19_7_0/clk
Setup Constraint : 6090p
Path slack       : 3117p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          2160
----------------------------------------   ---- 
End-of-path arrival time (ps)              5615
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                 LocalMux                       0              3455    704  RISE       1
I__181/O                                 LocalMux                     330              3785    704  RISE       1
I__182/I                                 InMux                          0              3785    704  RISE       1
I__182/O                                 InMux                        259              4044    704  RISE       1
I__183/I                                 CascadeMux                     0              4044    704  RISE       1
I__183/O                                 CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout  LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout  LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout  LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout  LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
my_alternate.count_7_LC_19_6_7/carryin   LogicCell40_SEQ_MODE_1000      0              5033    704  RISE       1
my_alternate.count_7_LC_19_6_7/carryout  LogicCell40_SEQ_MODE_1000    126              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitin           ICE_CARRY_IN_MUX               0              5159    704  RISE       1
IN_MUX_bfv_19_7_0_/carryinitout          ICE_CARRY_IN_MUX             196              5356    704  RISE       2
I__148/I                                 InMux                          0              5356   3116  RISE       1
I__148/O                                 InMux                        259              5615   3116  RISE       1
my_alternate.count_8_LC_19_7_0/in3       LogicCell40_SEQ_MODE_1000      0              5615   3116  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_8_LC_19_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_7_LC_19_6_7/in3
Capture Clock    : my_alternate.count_7_LC_19_6_7/clk
Setup Constraint : 6090p
Path slack       : 3439p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          1838
----------------------------------------   ---- 
End-of-path arrival time (ps)              5293
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                 LocalMux                       0              3455    704  RISE       1
I__181/O                                 LocalMux                     330              3785    704  RISE       1
I__182/I                                 InMux                          0              3785    704  RISE       1
I__182/O                                 InMux                        259              4044    704  RISE       1
I__183/I                                 CascadeMux                     0              4044    704  RISE       1
I__183/O                                 CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout  LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout  LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout  LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
my_alternate.count_6_LC_19_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              4907    704  RISE       1
my_alternate.count_6_LC_19_6_6/carryout  LogicCell40_SEQ_MODE_1000    126              5033    704  RISE       2
I__152/I                                 InMux                          0              5033   3439  RISE       1
I__152/O                                 InMux                        259              5293   3439  RISE       1
my_alternate.count_7_LC_19_6_7/in3       LogicCell40_SEQ_MODE_1000      0              5293   3439  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_7_LC_19_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_6_LC_19_6_6/in3
Capture Clock    : my_alternate.count_6_LC_19_6_6/clk
Setup Constraint : 6090p
Path slack       : 3566p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          1711
----------------------------------------   ---- 
End-of-path arrival time (ps)              5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                 LocalMux                       0              3455    704  RISE       1
I__181/O                                 LocalMux                     330              3785    704  RISE       1
I__182/I                                 InMux                          0              3785    704  RISE       1
I__182/O                                 InMux                        259              4044    704  RISE       1
I__183/I                                 CascadeMux                     0              4044    704  RISE       1
I__183/O                                 CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout  LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout  LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
my_alternate.count_5_LC_19_6_5/carryin   LogicCell40_SEQ_MODE_1000      0              4781    704  RISE       1
my_alternate.count_5_LC_19_6_5/carryout  LogicCell40_SEQ_MODE_1000    126              4907    704  RISE       2
I__156/I                                 InMux                          0              4907   3565  RISE       1
I__156/O                                 InMux                        259              5166   3565  RISE       1
my_alternate.count_6_LC_19_6_6/in3       LogicCell40_SEQ_MODE_1000      0              5166   3565  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_6_LC_19_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_5_LC_19_6_5/in3
Capture Clock    : my_alternate.count_5_LC_19_6_5/clk
Setup Constraint : 6090p
Path slack       : 3692p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          1585
----------------------------------------   ---- 
End-of-path arrival time (ps)              5040
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                 LocalMux                       0              3455    704  RISE       1
I__181/O                                 LocalMux                     330              3785    704  RISE       1
I__182/I                                 InMux                          0              3785    704  RISE       1
I__182/O                                 InMux                        259              4044    704  RISE       1
I__183/I                                 CascadeMux                     0              4044    704  RISE       1
I__183/O                                 CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout  LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
my_alternate.count_4_LC_19_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              4655    704  RISE       1
my_alternate.count_4_LC_19_6_4/carryout  LogicCell40_SEQ_MODE_1000    126              4781    704  RISE       2
I__160/I                                 InMux                          0              4781   3691  RISE       1
I__160/O                                 InMux                        259              5040   3691  RISE       1
my_alternate.count_5_LC_19_6_5/in3       LogicCell40_SEQ_MODE_1000      0              5040   3691  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_5_LC_19_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_4_LC_19_6_4/in3
Capture Clock    : my_alternate.count_4_LC_19_6_4/clk
Setup Constraint : 6090p
Path slack       : 3818p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          1459
----------------------------------------   ---- 
End-of-path arrival time (ps)              4914
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                 LocalMux                       0              3455    704  RISE       1
I__181/O                                 LocalMux                     330              3785    704  RISE       1
I__182/I                                 InMux                          0              3785    704  RISE       1
I__182/O                                 InMux                        259              4044    704  RISE       1
I__183/I                                 CascadeMux                     0              4044    704  RISE       1
I__183/O                                 CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
my_alternate.count_3_LC_19_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              4528    704  RISE       1
my_alternate.count_3_LC_19_6_3/carryout  LogicCell40_SEQ_MODE_1000    126              4655    704  RISE       2
I__164/I                                 InMux                          0              4655   3818  RISE       1
I__164/O                                 InMux                        259              4914   3818  RISE       1
my_alternate.count_4_LC_19_6_4/in3       LogicCell40_SEQ_MODE_1000      0              4914   3818  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_4_LC_19_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_3_LC_19_6_3/in3
Capture Clock    : my_alternate.count_3_LC_19_6_3/clk
Setup Constraint : 6090p
Path slack       : 3944p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          1333
----------------------------------------   ---- 
End-of-path arrival time (ps)              4788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                 LocalMux                       0              3455    704  RISE       1
I__181/O                                 LocalMux                     330              3785    704  RISE       1
I__182/I                                 InMux                          0              3785    704  RISE       1
I__182/O                                 InMux                        259              4044    704  RISE       1
I__183/I                                 CascadeMux                     0              4044    704  RISE       1
I__183/O                                 CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
my_alternate.count_2_LC_19_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              4402    704  RISE       1
my_alternate.count_2_LC_19_6_2/carryout  LogicCell40_SEQ_MODE_1000    126              4528    704  RISE       2
I__168/I                                 InMux                          0              4528   3944  RISE       1
I__168/O                                 InMux                        259              4788   3944  RISE       1
my_alternate.count_3_LC_19_6_3/in3       LogicCell40_SEQ_MODE_1000      0              4788   3944  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_3_LC_19_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_2_LC_19_6_2/in3
Capture Clock    : my_alternate.count_2_LC_19_6_2/clk
Setup Constraint : 6090p
Path slack       : 4070p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          1207
----------------------------------------   ---- 
End-of-path arrival time (ps)              4662
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                 LocalMux                       0              3455    704  RISE       1
I__181/O                                 LocalMux                     330              3785    704  RISE       1
I__182/I                                 InMux                          0              3785    704  RISE       1
I__182/O                                 InMux                        259              4044    704  RISE       1
I__183/I                                 CascadeMux                     0              4044    704  RISE       1
I__183/O                                 CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
my_alternate.count_1_LC_19_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              4276    704  RISE       1
my_alternate.count_1_LC_19_6_1/carryout  LogicCell40_SEQ_MODE_1000    126              4402    704  RISE       2
I__172/I                                 InMux                          0              4402   4070  RISE       1
I__172/O                                 InMux                        259              4662   4070  RISE       1
my_alternate.count_2_LC_19_6_2/in3       LogicCell40_SEQ_MODE_1000      0              4662   4070  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_2_LC_19_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_1_LC_19_6_1/in3
Capture Clock    : my_alternate.count_1_LC_19_6_1/clk
Setup Constraint : 6090p
Path slack       : 4197p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -274
-----------------------------------------   ---- 
End-of-path required time (ps)              8732

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          1080
----------------------------------------   ---- 
End-of-path arrival time (ps)              4535
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                                 LocalMux                       0              3455    704  RISE       1
I__181/O                                 LocalMux                     330              3785    704  RISE       1
I__182/I                                 InMux                          0              3785    704  RISE       1
I__182/O                                 InMux                        259              4044    704  RISE       1
I__183/I                                 CascadeMux                     0              4044    704  RISE       1
I__183/O                                 CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    231              4276    704  RISE       2
I__176/I                                 InMux                          0              4276   4196  RISE       1
I__176/O                                 InMux                        259              4535   4196  RISE       1
my_alternate.count_1_LC_19_6_1/in3       LogicCell40_SEQ_MODE_1000      0              4535   4196  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_1_LC_19_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_24_LC_19_9_0/lcout
Path End         : my_alternate.count_24_LC_19_9_0/in1
Capture Clock    : my_alternate.count_24_LC_19_9_0/clk
Setup Constraint : 6090p
Path slack       : 4561p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -400
-----------------------------------------   ---- 
End-of-path required time (ps)              8605

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_24_LC_19_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4561  RISE       4
I__260/I                               LocalMux                       0              3455   4561  RISE       1
I__260/O                               LocalMux                     330              3785   4561  RISE       1
I__262/I                               InMux                          0              3785   4561  RISE       1
I__262/O                               InMux                        259              4044   4561  RISE       1
my_alternate.count_24_LC_19_9_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   4561  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_23_LC_19_8_7/lcout
Path End         : my_alternate.count_23_LC_19_8_7/in2
Capture Clock    : my_alternate.count_23_LC_19_8_7/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_23_LC_19_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_23_LC_19_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   4000  RISE       1
I__224/I                               LocalMux                       0              3455   4000  RISE       1
I__224/O                               LocalMux                     330              3785   4000  RISE       1
I__225/I                               InMux                          0              3785   4000  RISE       1
I__225/O                               InMux                        259              4044   4000  RISE       1
I__226/I                               CascadeMux                     0              4044   4000  RISE       1
I__226/O                               CascadeMux                     0              4044   4000  RISE       1
my_alternate.count_23_LC_19_8_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_23_LC_19_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_22_LC_19_8_6/lcout
Path End         : my_alternate.count_22_LC_19_8_6/in2
Capture Clock    : my_alternate.count_22_LC_19_8_6/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_22_LC_19_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_22_LC_19_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3874  RISE       1
I__228/I                               LocalMux                       0              3455   3874  RISE       1
I__228/O                               LocalMux                     330              3785   3874  RISE       1
I__229/I                               InMux                          0              3785   3874  RISE       1
I__229/O                               InMux                        259              4044   3874  RISE       1
I__230/I                               CascadeMux                     0              4044   3874  RISE       1
I__230/O                               CascadeMux                     0              4044   3874  RISE       1
my_alternate.count_22_LC_19_8_6/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_22_LC_19_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_21_LC_19_8_5/lcout
Path End         : my_alternate.count_21_LC_19_8_5/in2
Capture Clock    : my_alternate.count_21_LC_19_8_5/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_21_LC_19_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_21_LC_19_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3748  RISE       1
I__232/I                               LocalMux                       0              3455   3748  RISE       1
I__232/O                               LocalMux                     330              3785   3748  RISE       1
I__233/I                               InMux                          0              3785   3748  RISE       1
I__233/O                               InMux                        259              4044   3748  RISE       1
I__234/I                               CascadeMux                     0              4044   3748  RISE       1
I__234/O                               CascadeMux                     0              4044   3748  RISE       1
my_alternate.count_21_LC_19_8_5/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_21_LC_19_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_20_LC_19_8_4/lcout
Path End         : my_alternate.count_20_LC_19_8_4/in2
Capture Clock    : my_alternate.count_20_LC_19_8_4/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_20_LC_19_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_20_LC_19_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3621  RISE       1
I__236/I                               LocalMux                       0              3455   3621  RISE       1
I__236/O                               LocalMux                     330              3785   3621  RISE       1
I__237/I                               InMux                          0              3785   3621  RISE       1
I__237/O                               InMux                        259              4044   3621  RISE       1
I__238/I                               CascadeMux                     0              4044   3621  RISE       1
I__238/O                               CascadeMux                     0              4044   3621  RISE       1
my_alternate.count_20_LC_19_8_4/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_20_LC_19_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_19_LC_19_8_3/lcout
Path End         : my_alternate.count_19_LC_19_8_3/in2
Capture Clock    : my_alternate.count_19_LC_19_8_3/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_19_LC_19_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_19_LC_19_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3495  RISE       1
I__240/I                               LocalMux                       0              3455   3495  RISE       1
I__240/O                               LocalMux                     330              3785   3495  RISE       1
I__241/I                               InMux                          0              3785   3495  RISE       1
I__241/O                               InMux                        259              4044   3495  RISE       1
I__242/I                               CascadeMux                     0              4044   3495  RISE       1
I__242/O                               CascadeMux                     0              4044   3495  RISE       1
my_alternate.count_19_LC_19_8_3/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_19_LC_19_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_18_LC_19_8_2/lcout
Path End         : my_alternate.count_18_LC_19_8_2/in2
Capture Clock    : my_alternate.count_18_LC_19_8_2/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_18_LC_19_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_18_LC_19_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3369  RISE       1
I__244/I                               LocalMux                       0              3455   3369  RISE       1
I__244/O                               LocalMux                     330              3785   3369  RISE       1
I__245/I                               InMux                          0              3785   3369  RISE       1
I__245/O                               InMux                        259              4044   3369  RISE       1
I__246/I                               CascadeMux                     0              4044   3369  RISE       1
I__246/O                               CascadeMux                     0              4044   3369  RISE       1
my_alternate.count_18_LC_19_8_2/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_18_LC_19_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_17_LC_19_8_1/lcout
Path End         : my_alternate.count_17_LC_19_8_1/in2
Capture Clock    : my_alternate.count_17_LC_19_8_1/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_17_LC_19_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_17_LC_19_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3243  RISE       1
I__248/I                               LocalMux                       0              3455   3243  RISE       1
I__248/O                               LocalMux                     330              3785   3243  RISE       1
I__249/I                               InMux                          0              3785   3243  RISE       1
I__249/O                               InMux                        259              4044   3243  RISE       1
I__250/I                               CascadeMux                     0              4044   3243  RISE       1
I__250/O                               CascadeMux                     0              4044   3243  RISE       1
my_alternate.count_17_LC_19_8_1/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_17_LC_19_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_16_LC_19_8_0/lcout
Path End         : my_alternate.count_16_LC_19_8_0/in2
Capture Clock    : my_alternate.count_16_LC_19_8_0/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_16_LC_19_8_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_16_LC_19_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   3116  RISE       1
I__185/I                               LocalMux                       0              3455   3116  RISE       1
I__185/O                               LocalMux                     330              3785   3116  RISE       1
I__186/I                               InMux                          0              3785   3116  RISE       1
I__186/O                               InMux                        259              4044   3116  RISE       1
I__187/I                               CascadeMux                     0              4044   3116  RISE       1
I__187/O                               CascadeMux                     0              4044   3116  RISE       1
my_alternate.count_16_LC_19_8_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_16_LC_19_8_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_15_LC_19_7_7/lcout
Path End         : my_alternate.count_15_LC_19_7_7/in2
Capture Clock    : my_alternate.count_15_LC_19_7_7/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_15_LC_19_7_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_15_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2794  RISE       1
I__189/I                               LocalMux                       0              3455   2794  RISE       1
I__189/O                               LocalMux                     330              3785   2794  RISE       1
I__190/I                               InMux                          0              3785   2794  RISE       1
I__190/O                               InMux                        259              4044   2794  RISE       1
I__191/I                               CascadeMux                     0              4044   2794  RISE       1
I__191/O                               CascadeMux                     0              4044   2794  RISE       1
my_alternate.count_15_LC_19_7_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_15_LC_19_7_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_14_LC_19_7_6/lcout
Path End         : my_alternate.count_14_LC_19_7_6/in2
Capture Clock    : my_alternate.count_14_LC_19_7_6/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_14_LC_19_7_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_14_LC_19_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2667  RISE       1
I__193/I                               LocalMux                       0              3455   2667  RISE       1
I__193/O                               LocalMux                     330              3785   2667  RISE       1
I__194/I                               InMux                          0              3785   2667  RISE       1
I__194/O                               InMux                        259              4044   2667  RISE       1
I__195/I                               CascadeMux                     0              4044   2667  RISE       1
I__195/O                               CascadeMux                     0              4044   2667  RISE       1
my_alternate.count_14_LC_19_7_6/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_14_LC_19_7_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_13_LC_19_7_5/lcout
Path End         : my_alternate.count_13_LC_19_7_5/in2
Capture Clock    : my_alternate.count_13_LC_19_7_5/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_13_LC_19_7_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_13_LC_19_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2541  RISE       1
I__197/I                               LocalMux                       0              3455   2541  RISE       1
I__197/O                               LocalMux                     330              3785   2541  RISE       1
I__198/I                               InMux                          0              3785   2541  RISE       1
I__198/O                               InMux                        259              4044   2541  RISE       1
I__199/I                               CascadeMux                     0              4044   2541  RISE       1
I__199/O                               CascadeMux                     0              4044   2541  RISE       1
my_alternate.count_13_LC_19_7_5/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_13_LC_19_7_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_12_LC_19_7_4/lcout
Path End         : my_alternate.count_12_LC_19_7_4/in2
Capture Clock    : my_alternate.count_12_LC_19_7_4/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_12_LC_19_7_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_12_LC_19_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2415  RISE       1
I__201/I                               LocalMux                       0              3455   2415  RISE       1
I__201/O                               LocalMux                     330              3785   2415  RISE       1
I__202/I                               InMux                          0              3785   2415  RISE       1
I__202/O                               InMux                        259              4044   2415  RISE       1
I__203/I                               CascadeMux                     0              4044   2415  RISE       1
I__203/O                               CascadeMux                     0              4044   2415  RISE       1
my_alternate.count_12_LC_19_7_4/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_12_LC_19_7_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_11_LC_19_7_3/lcout
Path End         : my_alternate.count_11_LC_19_7_3/in2
Capture Clock    : my_alternate.count_11_LC_19_7_3/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_11_LC_19_7_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_11_LC_19_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2289  RISE       1
I__205/I                               LocalMux                       0              3455   2289  RISE       1
I__205/O                               LocalMux                     330              3785   2289  RISE       1
I__206/I                               InMux                          0              3785   2289  RISE       1
I__206/O                               InMux                        259              4044   2289  RISE       1
I__207/I                               CascadeMux                     0              4044   2289  RISE       1
I__207/O                               CascadeMux                     0              4044   2289  RISE       1
my_alternate.count_11_LC_19_7_3/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_11_LC_19_7_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_10_LC_19_7_2/lcout
Path End         : my_alternate.count_10_LC_19_7_2/in2
Capture Clock    : my_alternate.count_10_LC_19_7_2/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_10_LC_19_7_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_10_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2162  RISE       1
I__209/I                               LocalMux                       0              3455   2162  RISE       1
I__209/O                               LocalMux                     330              3785   2162  RISE       1
I__210/I                               InMux                          0              3785   2162  RISE       1
I__210/O                               InMux                        259              4044   2162  RISE       1
I__211/I                               CascadeMux                     0              4044   2162  RISE       1
I__211/O                               CascadeMux                     0              4044   2162  RISE       1
my_alternate.count_10_LC_19_7_2/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_10_LC_19_7_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_9_LC_19_7_1/lcout
Path End         : my_alternate.count_9_LC_19_7_1/in2
Capture Clock    : my_alternate.count_9_LC_19_7_1/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_9_LC_19_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_9_LC_19_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2036  RISE       1
I__213/I                              LocalMux                       0              3455   2036  RISE       1
I__213/O                              LocalMux                     330              3785   2036  RISE       1
I__214/I                              InMux                          0              3785   2036  RISE       1
I__214/O                              InMux                        259              4044   2036  RISE       1
I__215/I                              CascadeMux                     0              4044   2036  RISE       1
I__215/O                              CascadeMux                     0              4044   2036  RISE       1
my_alternate.count_9_LC_19_7_1/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_9_LC_19_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_8_LC_19_7_0/lcout
Path End         : my_alternate.count_8_LC_19_7_0/in2
Capture Clock    : my_alternate.count_8_LC_19_7_0/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_8_LC_19_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_8_LC_19_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1910  RISE       1
I__149/I                              LocalMux                       0              3455   1910  RISE       1
I__149/O                              LocalMux                     330              3785   1910  RISE       1
I__150/I                              InMux                          0              3785   1910  RISE       1
I__150/O                              InMux                        259              4044   1910  RISE       1
I__151/I                              CascadeMux                     0              4044   1910  RISE       1
I__151/O                              CascadeMux                     0              4044   1910  RISE       1
my_alternate.count_8_LC_19_7_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_8_LC_19_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_7_LC_19_6_7/lcout
Path End         : my_alternate.count_7_LC_19_6_7/in2
Capture Clock    : my_alternate.count_7_LC_19_6_7/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_7_LC_19_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_7_LC_19_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1587  RISE       1
I__153/I                              LocalMux                       0              3455   1587  RISE       1
I__153/O                              LocalMux                     330              3785   1587  RISE       1
I__154/I                              InMux                          0              3785   1587  RISE       1
I__154/O                              InMux                        259              4044   1587  RISE       1
I__155/I                              CascadeMux                     0              4044   1587  RISE       1
I__155/O                              CascadeMux                     0              4044   1587  RISE       1
my_alternate.count_7_LC_19_6_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_7_LC_19_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_6_LC_19_6_6/lcout
Path End         : my_alternate.count_6_LC_19_6_6/in2
Capture Clock    : my_alternate.count_6_LC_19_6_6/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_6_LC_19_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_6_LC_19_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1461  RISE       1
I__157/I                              LocalMux                       0              3455   1461  RISE       1
I__157/O                              LocalMux                     330              3785   1461  RISE       1
I__158/I                              InMux                          0              3785   1461  RISE       1
I__158/O                              InMux                        259              4044   1461  RISE       1
I__159/I                              CascadeMux                     0              4044   1461  RISE       1
I__159/O                              CascadeMux                     0              4044   1461  RISE       1
my_alternate.count_6_LC_19_6_6/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_6_LC_19_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_5_LC_19_6_5/lcout
Path End         : my_alternate.count_5_LC_19_6_5/in2
Capture Clock    : my_alternate.count_5_LC_19_6_5/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_5_LC_19_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_5_LC_19_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1335  RISE       1
I__161/I                              LocalMux                       0              3455   1335  RISE       1
I__161/O                              LocalMux                     330              3785   1335  RISE       1
I__162/I                              InMux                          0              3785   1335  RISE       1
I__162/O                              InMux                        259              4044   1335  RISE       1
I__163/I                              CascadeMux                     0              4044   1335  RISE       1
I__163/O                              CascadeMux                     0              4044   1335  RISE       1
my_alternate.count_5_LC_19_6_5/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_5_LC_19_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_4_LC_19_6_4/lcout
Path End         : my_alternate.count_4_LC_19_6_4/in2
Capture Clock    : my_alternate.count_4_LC_19_6_4/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_4_LC_19_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_4_LC_19_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1209  RISE       1
I__165/I                              LocalMux                       0              3455   1209  RISE       1
I__165/O                              LocalMux                     330              3785   1209  RISE       1
I__166/I                              InMux                          0              3785   1209  RISE       1
I__166/O                              InMux                        259              4044   1209  RISE       1
I__167/I                              CascadeMux                     0              4044   1209  RISE       1
I__167/O                              CascadeMux                     0              4044   1209  RISE       1
my_alternate.count_4_LC_19_6_4/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_4_LC_19_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_3_LC_19_6_3/lcout
Path End         : my_alternate.count_3_LC_19_6_3/in2
Capture Clock    : my_alternate.count_3_LC_19_6_3/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_3_LC_19_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_3_LC_19_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1082  RISE       1
I__169/I                              LocalMux                       0              3455   1082  RISE       1
I__169/O                              LocalMux                     330              3785   1082  RISE       1
I__170/I                              InMux                          0              3785   1082  RISE       1
I__170/O                              InMux                        259              4044   1082  RISE       1
I__171/I                              CascadeMux                     0              4044   1082  RISE       1
I__171/O                              CascadeMux                     0              4044   1082  RISE       1
my_alternate.count_3_LC_19_6_3/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_3_LC_19_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_2_LC_19_6_2/lcout
Path End         : my_alternate.count_2_LC_19_6_2/in2
Capture Clock    : my_alternate.count_2_LC_19_6_2/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_2_LC_19_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_2_LC_19_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455    956  RISE       1
I__173/I                              LocalMux                       0              3455    956  RISE       1
I__173/O                              LocalMux                     330              3785    956  RISE       1
I__174/I                              InMux                          0              3785    956  RISE       1
I__174/O                              InMux                        259              4044    956  RISE       1
I__175/I                              CascadeMux                     0              4044    956  RISE       1
I__175/O                              CascadeMux                     0              4044    956  RISE       1
my_alternate.count_2_LC_19_6_2/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_2_LC_19_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_1_LC_19_6_1/lcout
Path End         : my_alternate.count_1_LC_19_6_1/in2
Capture Clock    : my_alternate.count_1_LC_19_6_1/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_1_LC_19_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_1_LC_19_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455    830  RISE       1
I__177/I                              LocalMux                       0              3455    830  RISE       1
I__177/O                              LocalMux                     330              3785    830  RISE       1
I__178/I                              InMux                          0              3785    830  RISE       1
I__178/O                              InMux                        259              4044    830  RISE       1
I__179/I                              CascadeMux                     0              4044    830  RISE       1
I__179/O                              CascadeMux                     0              4044    830  RISE       1
my_alternate.count_1_LC_19_6_1/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_1_LC_19_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_0_LC_19_6_0/in2
Capture Clock    : my_alternate.count_0_LC_19_6_0/clk
Setup Constraint : 6090p
Path slack       : 4589p

Capture Clock Arrival Time (chip|clk:R#2)   6090
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                -372
-----------------------------------------   ---- 
End-of-path required time (ps)              8633

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           589
----------------------------------------   ---- 
End-of-path arrival time (ps)              4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455    704  RISE       1
I__181/I                              LocalMux                       0              3455    704  RISE       1
I__181/O                              LocalMux                     330              3785    704  RISE       1
I__182/I                              InMux                          0              3785    704  RISE       1
I__182/O                              InMux                        259              4044    704  RISE       1
I__183/I                              CascadeMux                     0              4044    704  RISE       1
I__183/O                              CascadeMux                     0              4044    704  RISE       1
my_alternate.count_0_LC_19_6_0/in2    LogicCell40_SEQ_MODE_1000      0              4044   4589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_24_LC_19_9_0/lcout
Path End         : PMOD[53]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (chip|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2915
+ Clock To Q                                 540
+ Data Path Delay                           8090
----------------------------------------   ----- 
End-of-path arrival time (ps)              11545
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_24_LC_19_9_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__261/I                                       Odrv4                          0              3455   +INF  RISE       1
I__261/O                                       Odrv4                        351              3806   +INF  RISE       1
I__263/I                                       Span4Mux_v                     0              3806   +INF  RISE       1
I__263/O                                       Span4Mux_v                   351              4157   +INF  RISE       1
I__264/I                                       Span4Mux_h                     0              4157   +INF  RISE       1
I__264/O                                       Span4Mux_h                   302              4458   +INF  RISE       1
I__265/I                                       LocalMux                       0              4458   +INF  RISE       1
I__265/O                                       LocalMux                     330              4788   +INF  RISE       1
I__267/I                                       InMux                          0              4788   +INF  RISE       1
I__267/O                                       InMux                        259              5047   +INF  RISE       1
my_alternate.count_RNIQ674_24_LC_23_1_1/in0    LogicCell40_SEQ_MODE_0000      0              5047   +INF  RISE       1
my_alternate.count_RNIQ674_24_LC_23_1_1/lcout  LogicCell40_SEQ_MODE_0000    386              5433   +INF  FALL       2
I__251/I                                       Odrv4                          0              5433   +INF  FALL       1
I__251/O                                       Odrv4                        372              5805   +INF  FALL       1
I__252/I                                       Span4Mux_v                     0              5805   +INF  FALL       1
I__252/O                                       Span4Mux_v                   372              6176   +INF  FALL       1
I__253/I                                       Span4Mux_s2_v                  0              6176   +INF  FALL       1
I__253/O                                       Span4Mux_s2_v                252              6429   +INF  FALL       1
I__255/I                                       LocalMux                       0              6429   +INF  FALL       1
I__255/O                                       LocalMux                     309              6738   +INF  FALL       1
I__257/I                                       IoInMux                        0              6738   +INF  FALL       1
I__257/O                                       IoInMux                      217              6955   +INF  FALL       1
PMOD_obuf_53_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              6955   +INF  FALL       1
PMOD_obuf_53_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              9192   +INF  FALL       1
PMOD_obuf_53_iopad/DIN                         IO_PAD                         0              9192   +INF  FALL       1
PMOD_obuf_53_iopad/PACKAGEPIN:out              IO_PAD                      2353             11545   +INF  FALL       1
PMOD[53]                                       chip                           0             11545   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_24_LC_19_9_0/lcout
Path End         : PMOD[55]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (chip|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2915
+ Clock To Q                                 540
+ Data Path Delay                           8357
----------------------------------------   ----- 
End-of-path arrival time (ps)              11812
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_24_LC_19_9_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       4
I__261/I                                       Odrv4                          0              3455   +INF  FALL       1
I__261/O                                       Odrv4                        372              3827   +INF  FALL       1
I__263/I                                       Span4Mux_v                     0              3827   +INF  FALL       1
I__263/O                                       Span4Mux_v                   372              4199   +INF  FALL       1
I__264/I                                       Span4Mux_h                     0              4199   +INF  FALL       1
I__264/O                                       Span4Mux_h                   316              4514   +INF  FALL       1
I__265/I                                       LocalMux                       0              4514   +INF  FALL       1
I__265/O                                       LocalMux                     309              4823   +INF  FALL       1
I__267/I                                       InMux                          0              4823   +INF  FALL       1
I__267/O                                       InMux                        217              5040   +INF  FALL       1
my_alternate.count_RNIQ674_24_LC_23_1_1/in0    LogicCell40_SEQ_MODE_0000      0              5040   +INF  FALL       1
my_alternate.count_RNIQ674_24_LC_23_1_1/lcout  LogicCell40_SEQ_MODE_0000    386              5426   +INF  FALL       2
I__251/I                                       Odrv4                          0              5426   +INF  FALL       1
I__251/O                                       Odrv4                        372              5798   +INF  FALL       1
I__252/I                                       Span4Mux_v                     0              5798   +INF  FALL       1
I__252/O                                       Span4Mux_v                   372              6169   +INF  FALL       1
I__254/I                                       Span4Mux_s2_h                  0              6169   +INF  FALL       1
I__254/O                                       Span4Mux_s2_h                203              6373   +INF  FALL       1
I__256/I                                       IoSpan4Mux                     0              6373   +INF  FALL       1
I__256/O                                       IoSpan4Mux                   323              6695   +INF  FALL       1
I__258/I                                       LocalMux                       0              6695   +INF  FALL       1
I__258/O                                       LocalMux                     309              7004   +INF  FALL       1
I__259/I                                       IoInMux                        0              7004   +INF  FALL       1
I__259/O                                       IoInMux                      217              7221   +INF  FALL       1
PMOD_obuf_55_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              7221   +INF  FALL       1
PMOD_obuf_55_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              9459   +INF  FALL       1
PMOD_obuf_55_iopad/DIN                         IO_PAD                         0              9459   +INF  FALL       1
PMOD_obuf_55_iopad/PACKAGEPIN:out              IO_PAD                      2353             11812   +INF  FALL       1
PMOD[55]                                       chip                           0             11812   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_24_LC_19_9_0/lcout
Path End         : PMOD[54]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (chip|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2915
+ Clock To Q                                 540
+ Data Path Delay                           7073
----------------------------------------   ----- 
End-of-path arrival time (ps)              10528
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_24_LC_19_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__261/I                               Odrv4                          0              3455   +INF  RISE       1
I__261/O                               Odrv4                        351              3806   +INF  RISE       1
I__263/I                               Span4Mux_v                     0              3806   +INF  RISE       1
I__263/O                               Span4Mux_v                   351              4157   +INF  RISE       1
I__264/I                               Span4Mux_h                     0              4157   +INF  RISE       1
I__264/O                               Span4Mux_h                   302              4458   +INF  RISE       1
I__266/I                               Span4Mux_v                     0              4458   +INF  RISE       1
I__266/O                               Span4Mux_v                   351              4809   +INF  RISE       1
I__268/I                               Span4Mux_s2_v                  0              4809   +INF  RISE       1
I__268/O                               Span4Mux_s2_v                252              5061   +INF  RISE       1
I__269/I                               IoSpan4Mux                     0              5061   +INF  RISE       1
I__269/O                               IoSpan4Mux                   288              5349   +INF  RISE       1
I__270/I                               LocalMux                       0              5349   +INF  RISE       1
I__270/O                               LocalMux                     330              5678   +INF  RISE       1
I__272/I                               IoInMux                        0              5678   +INF  RISE       1
I__272/O                               IoInMux                      259              5938   +INF  RISE       1
PMOD_obuf_54_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              5938   +INF  RISE       1
PMOD_obuf_54_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8175   +INF  FALL       1
PMOD_obuf_54_iopad/DIN                 IO_PAD                         0              8175   +INF  FALL       1
PMOD_obuf_54_iopad/PACKAGEPIN:out      IO_PAD                      2353             10528   +INF  FALL       1
PMOD[54]                               chip                           0             10528   +INF  FALL       1


++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_24_LC_19_9_0/lcout
Path End         : PMOD[52]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (chip|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2915
+ Clock To Q                                 540
+ Data Path Delay                           7123
----------------------------------------   ----- 
End-of-path arrival time (ps)              10578
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_24_LC_19_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       4
I__261/I                               Odrv4                          0              3455   +INF  FALL       1
I__261/O                               Odrv4                        372              3827   +INF  FALL       1
I__263/I                               Span4Mux_v                     0              3827   +INF  FALL       1
I__263/O                               Span4Mux_v                   372              4199   +INF  FALL       1
I__264/I                               Span4Mux_h                     0              4199   +INF  FALL       1
I__264/O                               Span4Mux_h                   316              4514   +INF  FALL       1
I__266/I                               Span4Mux_v                     0              4514   +INF  FALL       1
I__266/O                               Span4Mux_v                   372              4886   +INF  FALL       1
I__268/I                               Span4Mux_s2_v                  0              4886   +INF  FALL       1
I__268/O                               Span4Mux_s2_v                252              5138   +INF  FALL       1
I__269/I                               IoSpan4Mux                     0              5138   +INF  FALL       1
I__269/O                               IoSpan4Mux                   323              5461   +INF  FALL       1
I__271/I                               LocalMux                       0              5461   +INF  FALL       1
I__271/O                               LocalMux                     309              5770   +INF  FALL       1
I__273/I                               IoInMux                        0              5770   +INF  FALL       1
I__273/O                               IoInMux                      217              5987   +INF  FALL       1
PMOD_obuf_52_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              5987   +INF  FALL       1
PMOD_obuf_52_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8224   +INF  FALL       1
PMOD_obuf_52_iopad/DIN                 IO_PAD                         0              8224   +INF  FALL       1
PMOD_obuf_52_iopad/PACKAGEPIN:out      IO_PAD                      2353             10578   +INF  FALL       1
PMOD[52]                               chip                           0             10578   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_24_LC_19_9_0/lcout
Path End         : my_alternate.count_24_LC_19_9_0/in1
Capture Clock    : my_alternate.count_24_LC_19_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_24_LC_19_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__260/I                               LocalMux                       0              3455   1066  FALL       1
I__260/O                               LocalMux                     309              3764   1066  FALL       1
I__262/I                               InMux                          0              3764   1066  FALL       1
I__262/O                               InMux                        217              3981   1066  FALL       1
my_alternate.count_24_LC_19_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_23_LC_19_8_7/lcout
Path End         : my_alternate.count_23_LC_19_8_7/in2
Capture Clock    : my_alternate.count_23_LC_19_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_23_LC_19_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_23_LC_19_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__224/I                               LocalMux                       0              3455   1066  FALL       1
I__224/O                               LocalMux                     309              3764   1066  FALL       1
I__225/I                               InMux                          0              3764   1066  FALL       1
I__225/O                               InMux                        217              3981   1066  FALL       1
I__226/I                               CascadeMux                     0              3981   1066  FALL       1
I__226/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_23_LC_19_8_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_23_LC_19_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_22_LC_19_8_6/lcout
Path End         : my_alternate.count_22_LC_19_8_6/in2
Capture Clock    : my_alternate.count_22_LC_19_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_22_LC_19_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_22_LC_19_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__228/I                               LocalMux                       0              3455   1066  FALL       1
I__228/O                               LocalMux                     309              3764   1066  FALL       1
I__229/I                               InMux                          0              3764   1066  FALL       1
I__229/O                               InMux                        217              3981   1066  FALL       1
I__230/I                               CascadeMux                     0              3981   1066  FALL       1
I__230/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_22_LC_19_8_6/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_22_LC_19_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_21_LC_19_8_5/lcout
Path End         : my_alternate.count_21_LC_19_8_5/in2
Capture Clock    : my_alternate.count_21_LC_19_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_21_LC_19_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_21_LC_19_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__232/I                               LocalMux                       0              3455   1066  FALL       1
I__232/O                               LocalMux                     309              3764   1066  FALL       1
I__233/I                               InMux                          0              3764   1066  FALL       1
I__233/O                               InMux                        217              3981   1066  FALL       1
I__234/I                               CascadeMux                     0              3981   1066  FALL       1
I__234/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_21_LC_19_8_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_21_LC_19_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_20_LC_19_8_4/lcout
Path End         : my_alternate.count_20_LC_19_8_4/in2
Capture Clock    : my_alternate.count_20_LC_19_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_20_LC_19_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_20_LC_19_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__236/I                               LocalMux                       0              3455   1066  FALL       1
I__236/O                               LocalMux                     309              3764   1066  FALL       1
I__237/I                               InMux                          0              3764   1066  FALL       1
I__237/O                               InMux                        217              3981   1066  FALL       1
I__238/I                               CascadeMux                     0              3981   1066  FALL       1
I__238/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_20_LC_19_8_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_20_LC_19_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_19_LC_19_8_3/lcout
Path End         : my_alternate.count_19_LC_19_8_3/in2
Capture Clock    : my_alternate.count_19_LC_19_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_19_LC_19_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_19_LC_19_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__240/I                               LocalMux                       0              3455   1066  FALL       1
I__240/O                               LocalMux                     309              3764   1066  FALL       1
I__241/I                               InMux                          0              3764   1066  FALL       1
I__241/O                               InMux                        217              3981   1066  FALL       1
I__242/I                               CascadeMux                     0              3981   1066  FALL       1
I__242/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_19_LC_19_8_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_19_LC_19_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_18_LC_19_8_2/lcout
Path End         : my_alternate.count_18_LC_19_8_2/in2
Capture Clock    : my_alternate.count_18_LC_19_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_18_LC_19_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_18_LC_19_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__244/I                               LocalMux                       0              3455   1066  FALL       1
I__244/O                               LocalMux                     309              3764   1066  FALL       1
I__245/I                               InMux                          0              3764   1066  FALL       1
I__245/O                               InMux                        217              3981   1066  FALL       1
I__246/I                               CascadeMux                     0              3981   1066  FALL       1
I__246/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_18_LC_19_8_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_18_LC_19_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_17_LC_19_8_1/lcout
Path End         : my_alternate.count_17_LC_19_8_1/in2
Capture Clock    : my_alternate.count_17_LC_19_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_17_LC_19_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_17_LC_19_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__248/I                               LocalMux                       0              3455   1066  FALL       1
I__248/O                               LocalMux                     309              3764   1066  FALL       1
I__249/I                               InMux                          0              3764   1066  FALL       1
I__249/O                               InMux                        217              3981   1066  FALL       1
I__250/I                               CascadeMux                     0              3981   1066  FALL       1
I__250/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_17_LC_19_8_1/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_17_LC_19_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_16_LC_19_8_0/lcout
Path End         : my_alternate.count_16_LC_19_8_0/in2
Capture Clock    : my_alternate.count_16_LC_19_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_16_LC_19_8_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_16_LC_19_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__185/I                               LocalMux                       0              3455   1066  FALL       1
I__185/O                               LocalMux                     309              3764   1066  FALL       1
I__186/I                               InMux                          0              3764   1066  FALL       1
I__186/O                               InMux                        217              3981   1066  FALL       1
I__187/I                               CascadeMux                     0              3981   1066  FALL       1
I__187/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_16_LC_19_8_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_16_LC_19_8_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_15_LC_19_7_7/lcout
Path End         : my_alternate.count_15_LC_19_7_7/in2
Capture Clock    : my_alternate.count_15_LC_19_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_15_LC_19_7_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_15_LC_19_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__189/I                               LocalMux                       0              3455   1066  FALL       1
I__189/O                               LocalMux                     309              3764   1066  FALL       1
I__190/I                               InMux                          0              3764   1066  FALL       1
I__190/O                               InMux                        217              3981   1066  FALL       1
I__191/I                               CascadeMux                     0              3981   1066  FALL       1
I__191/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_15_LC_19_7_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_15_LC_19_7_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_14_LC_19_7_6/lcout
Path End         : my_alternate.count_14_LC_19_7_6/in2
Capture Clock    : my_alternate.count_14_LC_19_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_14_LC_19_7_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_14_LC_19_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__193/I                               LocalMux                       0              3455   1066  FALL       1
I__193/O                               LocalMux                     309              3764   1066  FALL       1
I__194/I                               InMux                          0              3764   1066  FALL       1
I__194/O                               InMux                        217              3981   1066  FALL       1
I__195/I                               CascadeMux                     0              3981   1066  FALL       1
I__195/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_14_LC_19_7_6/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_14_LC_19_7_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_13_LC_19_7_5/lcout
Path End         : my_alternate.count_13_LC_19_7_5/in2
Capture Clock    : my_alternate.count_13_LC_19_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_13_LC_19_7_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_13_LC_19_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__197/I                               LocalMux                       0              3455   1066  FALL       1
I__197/O                               LocalMux                     309              3764   1066  FALL       1
I__198/I                               InMux                          0              3764   1066  FALL       1
I__198/O                               InMux                        217              3981   1066  FALL       1
I__199/I                               CascadeMux                     0              3981   1066  FALL       1
I__199/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_13_LC_19_7_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_13_LC_19_7_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_12_LC_19_7_4/lcout
Path End         : my_alternate.count_12_LC_19_7_4/in2
Capture Clock    : my_alternate.count_12_LC_19_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_12_LC_19_7_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_12_LC_19_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__201/I                               LocalMux                       0              3455   1066  FALL       1
I__201/O                               LocalMux                     309              3764   1066  FALL       1
I__202/I                               InMux                          0              3764   1066  FALL       1
I__202/O                               InMux                        217              3981   1066  FALL       1
I__203/I                               CascadeMux                     0              3981   1066  FALL       1
I__203/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_12_LC_19_7_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_12_LC_19_7_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_11_LC_19_7_3/lcout
Path End         : my_alternate.count_11_LC_19_7_3/in2
Capture Clock    : my_alternate.count_11_LC_19_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_11_LC_19_7_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_11_LC_19_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__205/I                               LocalMux                       0              3455   1066  FALL       1
I__205/O                               LocalMux                     309              3764   1066  FALL       1
I__206/I                               InMux                          0              3764   1066  FALL       1
I__206/O                               InMux                        217              3981   1066  FALL       1
I__207/I                               CascadeMux                     0              3981   1066  FALL       1
I__207/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_11_LC_19_7_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_11_LC_19_7_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_10_LC_19_7_2/lcout
Path End         : my_alternate.count_10_LC_19_7_2/in2
Capture Clock    : my_alternate.count_10_LC_19_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_10_LC_19_7_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_10_LC_19_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__209/I                               LocalMux                       0              3455   1066  FALL       1
I__209/O                               LocalMux                     309              3764   1066  FALL       1
I__210/I                               InMux                          0              3764   1066  FALL       1
I__210/O                               InMux                        217              3981   1066  FALL       1
I__211/I                               CascadeMux                     0              3981   1066  FALL       1
I__211/O                               CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_10_LC_19_7_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_10_LC_19_7_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_9_LC_19_7_1/lcout
Path End         : my_alternate.count_9_LC_19_7_1/in2
Capture Clock    : my_alternate.count_9_LC_19_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_9_LC_19_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_9_LC_19_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__213/I                              LocalMux                       0              3455   1066  FALL       1
I__213/O                              LocalMux                     309              3764   1066  FALL       1
I__214/I                              InMux                          0              3764   1066  FALL       1
I__214/O                              InMux                        217              3981   1066  FALL       1
I__215/I                              CascadeMux                     0              3981   1066  FALL       1
I__215/O                              CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_9_LC_19_7_1/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_9_LC_19_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_8_LC_19_7_0/lcout
Path End         : my_alternate.count_8_LC_19_7_0/in2
Capture Clock    : my_alternate.count_8_LC_19_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_8_LC_19_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_8_LC_19_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__149/I                              LocalMux                       0              3455   1066  FALL       1
I__149/O                              LocalMux                     309              3764   1066  FALL       1
I__150/I                              InMux                          0              3764   1066  FALL       1
I__150/O                              InMux                        217              3981   1066  FALL       1
I__151/I                              CascadeMux                     0              3981   1066  FALL       1
I__151/O                              CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_8_LC_19_7_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_8_LC_19_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_7_LC_19_6_7/lcout
Path End         : my_alternate.count_7_LC_19_6_7/in2
Capture Clock    : my_alternate.count_7_LC_19_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_7_LC_19_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_7_LC_19_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__153/I                              LocalMux                       0              3455   1066  FALL       1
I__153/O                              LocalMux                     309              3764   1066  FALL       1
I__154/I                              InMux                          0              3764   1066  FALL       1
I__154/O                              InMux                        217              3981   1066  FALL       1
I__155/I                              CascadeMux                     0              3981   1066  FALL       1
I__155/O                              CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_7_LC_19_6_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_7_LC_19_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_6_LC_19_6_6/lcout
Path End         : my_alternate.count_6_LC_19_6_6/in2
Capture Clock    : my_alternate.count_6_LC_19_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_6_LC_19_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_6_LC_19_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__157/I                              LocalMux                       0              3455   1066  FALL       1
I__157/O                              LocalMux                     309              3764   1066  FALL       1
I__158/I                              InMux                          0              3764   1066  FALL       1
I__158/O                              InMux                        217              3981   1066  FALL       1
I__159/I                              CascadeMux                     0              3981   1066  FALL       1
I__159/O                              CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_6_LC_19_6_6/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_6_LC_19_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_5_LC_19_6_5/lcout
Path End         : my_alternate.count_5_LC_19_6_5/in2
Capture Clock    : my_alternate.count_5_LC_19_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_5_LC_19_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_5_LC_19_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__161/I                              LocalMux                       0              3455   1066  FALL       1
I__161/O                              LocalMux                     309              3764   1066  FALL       1
I__162/I                              InMux                          0              3764   1066  FALL       1
I__162/O                              InMux                        217              3981   1066  FALL       1
I__163/I                              CascadeMux                     0              3981   1066  FALL       1
I__163/O                              CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_5_LC_19_6_5/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_5_LC_19_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_4_LC_19_6_4/lcout
Path End         : my_alternate.count_4_LC_19_6_4/in2
Capture Clock    : my_alternate.count_4_LC_19_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_4_LC_19_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_4_LC_19_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__165/I                              LocalMux                       0              3455   1066  FALL       1
I__165/O                              LocalMux                     309              3764   1066  FALL       1
I__166/I                              InMux                          0              3764   1066  FALL       1
I__166/O                              InMux                        217              3981   1066  FALL       1
I__167/I                              CascadeMux                     0              3981   1066  FALL       1
I__167/O                              CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_4_LC_19_6_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_4_LC_19_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_3_LC_19_6_3/lcout
Path End         : my_alternate.count_3_LC_19_6_3/in2
Capture Clock    : my_alternate.count_3_LC_19_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_3_LC_19_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_3_LC_19_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__169/I                              LocalMux                       0              3455   1066  FALL       1
I__169/O                              LocalMux                     309              3764   1066  FALL       1
I__170/I                              InMux                          0              3764   1066  FALL       1
I__170/O                              InMux                        217              3981   1066  FALL       1
I__171/I                              CascadeMux                     0              3981   1066  FALL       1
I__171/O                              CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_3_LC_19_6_3/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_3_LC_19_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_2_LC_19_6_2/lcout
Path End         : my_alternate.count_2_LC_19_6_2/in2
Capture Clock    : my_alternate.count_2_LC_19_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_2_LC_19_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_2_LC_19_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__173/I                              LocalMux                       0              3455   1066  FALL       1
I__173/O                              LocalMux                     309              3764   1066  FALL       1
I__174/I                              InMux                          0              3764   1066  FALL       1
I__174/O                              InMux                        217              3981   1066  FALL       1
I__175/I                              CascadeMux                     0              3981   1066  FALL       1
I__175/O                              CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_2_LC_19_6_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_2_LC_19_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_1_LC_19_6_1/lcout
Path End         : my_alternate.count_1_LC_19_6_1/in2
Capture Clock    : my_alternate.count_1_LC_19_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_1_LC_19_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_1_LC_19_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__177/I                              LocalMux                       0              3455   1066  FALL       1
I__177/O                              LocalMux                     309              3764   1066  FALL       1
I__178/I                              InMux                          0              3764   1066  FALL       1
I__178/O                              InMux                        217              3981   1066  FALL       1
I__179/I                              CascadeMux                     0              3981   1066  FALL       1
I__179/O                              CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_1_LC_19_6_1/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_1_LC_19_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_0_LC_19_6_0/in2
Capture Clock    : my_alternate.count_0_LC_19_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           526
----------------------------------------   ---- 
End-of-path arrival time (ps)              3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__181/I                              LocalMux                       0              3455   1066  FALL       1
I__181/O                              LocalMux                     309              3764   1066  FALL       1
I__182/I                              InMux                          0              3764   1066  FALL       1
I__182/O                              InMux                        217              3981   1066  FALL       1
I__183/I                              CascadeMux                     0              3981   1066  FALL       1
I__183/O                              CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_0_LC_19_6_0/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_22_LC_19_8_6/lcout
Path End         : my_alternate.count_23_LC_19_8_7/in3
Capture Clock    : my_alternate.count_23_LC_19_8_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_22_LC_19_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_22_LC_19_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__228/I                                  LocalMux                       0              3455   1066  FALL       1
I__228/O                                  LocalMux                     309              3764   1066  FALL       1
I__229/I                                  InMux                          0              3764   1066  FALL       1
I__229/O                                  InMux                        217              3981   1066  FALL       1
I__230/I                                  CascadeMux                     0              3981   1066  FALL       1
I__230/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_22_LC_19_8_6/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_22_LC_19_8_6/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__223/I                                  InMux                          0              4114   1417  FALL       1
I__223/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_23_LC_19_8_7/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_23_LC_19_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_21_LC_19_8_5/lcout
Path End         : my_alternate.count_22_LC_19_8_6/in3
Capture Clock    : my_alternate.count_22_LC_19_8_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_21_LC_19_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_21_LC_19_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__232/I                                  LocalMux                       0              3455   1066  FALL       1
I__232/O                                  LocalMux                     309              3764   1066  FALL       1
I__233/I                                  InMux                          0              3764   1066  FALL       1
I__233/O                                  InMux                        217              3981   1066  FALL       1
I__234/I                                  CascadeMux                     0              3981   1066  FALL       1
I__234/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_21_LC_19_8_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_21_LC_19_8_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__227/I                                  InMux                          0              4114   1417  FALL       1
I__227/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_22_LC_19_8_6/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_22_LC_19_8_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_20_LC_19_8_4/lcout
Path End         : my_alternate.count_21_LC_19_8_5/in3
Capture Clock    : my_alternate.count_21_LC_19_8_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_20_LC_19_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_20_LC_19_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__236/I                                  LocalMux                       0              3455   1066  FALL       1
I__236/O                                  LocalMux                     309              3764   1066  FALL       1
I__237/I                                  InMux                          0              3764   1066  FALL       1
I__237/O                                  InMux                        217              3981   1066  FALL       1
I__238/I                                  CascadeMux                     0              3981   1066  FALL       1
I__238/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_20_LC_19_8_4/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_20_LC_19_8_4/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__231/I                                  InMux                          0              4114   1417  FALL       1
I__231/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_21_LC_19_8_5/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_21_LC_19_8_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_19_LC_19_8_3/lcout
Path End         : my_alternate.count_20_LC_19_8_4/in3
Capture Clock    : my_alternate.count_20_LC_19_8_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_19_LC_19_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_19_LC_19_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__240/I                                  LocalMux                       0              3455   1066  FALL       1
I__240/O                                  LocalMux                     309              3764   1066  FALL       1
I__241/I                                  InMux                          0              3764   1066  FALL       1
I__241/O                                  InMux                        217              3981   1066  FALL       1
I__242/I                                  CascadeMux                     0              3981   1066  FALL       1
I__242/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_19_LC_19_8_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_19_LC_19_8_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__235/I                                  InMux                          0              4114   1417  FALL       1
I__235/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_20_LC_19_8_4/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_20_LC_19_8_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_18_LC_19_8_2/lcout
Path End         : my_alternate.count_19_LC_19_8_3/in3
Capture Clock    : my_alternate.count_19_LC_19_8_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_18_LC_19_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_18_LC_19_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__244/I                                  LocalMux                       0              3455   1066  FALL       1
I__244/O                                  LocalMux                     309              3764   1066  FALL       1
I__245/I                                  InMux                          0              3764   1066  FALL       1
I__245/O                                  InMux                        217              3981   1066  FALL       1
I__246/I                                  CascadeMux                     0              3981   1066  FALL       1
I__246/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_18_LC_19_8_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_18_LC_19_8_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__239/I                                  InMux                          0              4114   1417  FALL       1
I__239/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_19_LC_19_8_3/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_19_LC_19_8_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_17_LC_19_8_1/lcout
Path End         : my_alternate.count_18_LC_19_8_2/in3
Capture Clock    : my_alternate.count_18_LC_19_8_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_17_LC_19_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_17_LC_19_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__248/I                                  LocalMux                       0              3455   1066  FALL       1
I__248/O                                  LocalMux                     309              3764   1066  FALL       1
I__249/I                                  InMux                          0              3764   1066  FALL       1
I__249/O                                  InMux                        217              3981   1066  FALL       1
I__250/I                                  CascadeMux                     0              3981   1066  FALL       1
I__250/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_17_LC_19_8_1/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_17_LC_19_8_1/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__243/I                                  InMux                          0              4114   1417  FALL       1
I__243/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_18_LC_19_8_2/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_18_LC_19_8_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_16_LC_19_8_0/lcout
Path End         : my_alternate.count_17_LC_19_8_1/in3
Capture Clock    : my_alternate.count_17_LC_19_8_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_16_LC_19_8_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_16_LC_19_8_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__185/I                                  LocalMux                       0              3455   1066  FALL       1
I__185/O                                  LocalMux                     309              3764   1066  FALL       1
I__186/I                                  InMux                          0              3764   1066  FALL       1
I__186/O                                  InMux                        217              3981   1066  FALL       1
I__187/I                                  CascadeMux                     0              3981   1066  FALL       1
I__187/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_16_LC_19_8_0/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_16_LC_19_8_0/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__247/I                                  InMux                          0              4114   1417  FALL       1
I__247/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_17_LC_19_8_1/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_17_LC_19_8_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_14_LC_19_7_6/lcout
Path End         : my_alternate.count_15_LC_19_7_7/in3
Capture Clock    : my_alternate.count_15_LC_19_7_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_14_LC_19_7_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_14_LC_19_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__193/I                                  LocalMux                       0              3455   1066  FALL       1
I__193/O                                  LocalMux                     309              3764   1066  FALL       1
I__194/I                                  InMux                          0              3764   1066  FALL       1
I__194/O                                  InMux                        217              3981   1066  FALL       1
I__195/I                                  CascadeMux                     0              3981   1066  FALL       1
I__195/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_14_LC_19_7_6/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_14_LC_19_7_6/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__188/I                                  InMux                          0              4114   1417  FALL       1
I__188/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_15_LC_19_7_7/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_15_LC_19_7_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_13_LC_19_7_5/lcout
Path End         : my_alternate.count_14_LC_19_7_6/in3
Capture Clock    : my_alternate.count_14_LC_19_7_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_13_LC_19_7_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_13_LC_19_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__197/I                                  LocalMux                       0              3455   1066  FALL       1
I__197/O                                  LocalMux                     309              3764   1066  FALL       1
I__198/I                                  InMux                          0              3764   1066  FALL       1
I__198/O                                  InMux                        217              3981   1066  FALL       1
I__199/I                                  CascadeMux                     0              3981   1066  FALL       1
I__199/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_13_LC_19_7_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_13_LC_19_7_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__192/I                                  InMux                          0              4114   1417  FALL       1
I__192/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_14_LC_19_7_6/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_14_LC_19_7_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_12_LC_19_7_4/lcout
Path End         : my_alternate.count_13_LC_19_7_5/in3
Capture Clock    : my_alternate.count_13_LC_19_7_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_12_LC_19_7_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_12_LC_19_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__201/I                                  LocalMux                       0              3455   1066  FALL       1
I__201/O                                  LocalMux                     309              3764   1066  FALL       1
I__202/I                                  InMux                          0              3764   1066  FALL       1
I__202/O                                  InMux                        217              3981   1066  FALL       1
I__203/I                                  CascadeMux                     0              3981   1066  FALL       1
I__203/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_12_LC_19_7_4/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_12_LC_19_7_4/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__196/I                                  InMux                          0              4114   1417  FALL       1
I__196/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_13_LC_19_7_5/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_13_LC_19_7_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_11_LC_19_7_3/lcout
Path End         : my_alternate.count_12_LC_19_7_4/in3
Capture Clock    : my_alternate.count_12_LC_19_7_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_11_LC_19_7_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_11_LC_19_7_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__205/I                                  LocalMux                       0              3455   1066  FALL       1
I__205/O                                  LocalMux                     309              3764   1066  FALL       1
I__206/I                                  InMux                          0              3764   1066  FALL       1
I__206/O                                  InMux                        217              3981   1066  FALL       1
I__207/I                                  CascadeMux                     0              3981   1066  FALL       1
I__207/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_11_LC_19_7_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_11_LC_19_7_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__200/I                                  InMux                          0              4114   1417  FALL       1
I__200/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_12_LC_19_7_4/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_12_LC_19_7_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_10_LC_19_7_2/lcout
Path End         : my_alternate.count_11_LC_19_7_3/in3
Capture Clock    : my_alternate.count_11_LC_19_7_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_10_LC_19_7_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_10_LC_19_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__209/I                                  LocalMux                       0              3455   1066  FALL       1
I__209/O                                  LocalMux                     309              3764   1066  FALL       1
I__210/I                                  InMux                          0              3764   1066  FALL       1
I__210/O                                  InMux                        217              3981   1066  FALL       1
I__211/I                                  CascadeMux                     0              3981   1066  FALL       1
I__211/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_10_LC_19_7_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_10_LC_19_7_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__204/I                                  InMux                          0              4114   1417  FALL       1
I__204/O                                  InMux                        217              4332   1417  FALL       1
my_alternate.count_11_LC_19_7_3/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_11_LC_19_7_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_9_LC_19_7_1/lcout
Path End         : my_alternate.count_10_LC_19_7_2/in3
Capture Clock    : my_alternate.count_10_LC_19_7_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_9_LC_19_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_9_LC_19_7_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__213/I                                 LocalMux                       0              3455   1066  FALL       1
I__213/O                                 LocalMux                     309              3764   1066  FALL       1
I__214/I                                 InMux                          0              3764   1066  FALL       1
I__214/O                                 InMux                        217              3981   1066  FALL       1
I__215/I                                 CascadeMux                     0              3981   1066  FALL       1
I__215/O                                 CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_9_LC_19_7_1/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_9_LC_19_7_1/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__208/I                                 InMux                          0              4114   1417  FALL       1
I__208/O                                 InMux                        217              4332   1417  FALL       1
my_alternate.count_10_LC_19_7_2/in3      LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_10_LC_19_7_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_8_LC_19_7_0/lcout
Path End         : my_alternate.count_9_LC_19_7_1/in3
Capture Clock    : my_alternate.count_9_LC_19_7_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_8_LC_19_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_8_LC_19_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__149/I                                 LocalMux                       0              3455   1066  FALL       1
I__149/O                                 LocalMux                     309              3764   1066  FALL       1
I__150/I                                 InMux                          0              3764   1066  FALL       1
I__150/O                                 InMux                        217              3981   1066  FALL       1
I__151/I                                 CascadeMux                     0              3981   1066  FALL       1
I__151/O                                 CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_8_LC_19_7_0/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_8_LC_19_7_0/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__212/I                                 InMux                          0              4114   1417  FALL       1
I__212/O                                 InMux                        217              4332   1417  FALL       1
my_alternate.count_9_LC_19_7_1/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_9_LC_19_7_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_6_LC_19_6_6/lcout
Path End         : my_alternate.count_7_LC_19_6_7/in3
Capture Clock    : my_alternate.count_7_LC_19_6_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_6_LC_19_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_6_LC_19_6_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__157/I                                 LocalMux                       0              3455   1066  FALL       1
I__157/O                                 LocalMux                     309              3764   1066  FALL       1
I__158/I                                 InMux                          0              3764   1066  FALL       1
I__158/O                                 InMux                        217              3981   1066  FALL       1
I__159/I                                 CascadeMux                     0              3981   1066  FALL       1
I__159/O                                 CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_6_LC_19_6_6/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_6_LC_19_6_6/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__152/I                                 InMux                          0              4114   1417  FALL       1
I__152/O                                 InMux                        217              4332   1417  FALL       1
my_alternate.count_7_LC_19_6_7/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_7_LC_19_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_5_LC_19_6_5/lcout
Path End         : my_alternate.count_6_LC_19_6_6/in3
Capture Clock    : my_alternate.count_6_LC_19_6_6/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_5_LC_19_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_5_LC_19_6_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__161/I                                 LocalMux                       0              3455   1066  FALL       1
I__161/O                                 LocalMux                     309              3764   1066  FALL       1
I__162/I                                 InMux                          0              3764   1066  FALL       1
I__162/O                                 InMux                        217              3981   1066  FALL       1
I__163/I                                 CascadeMux                     0              3981   1066  FALL       1
I__163/O                                 CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_5_LC_19_6_5/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_5_LC_19_6_5/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__156/I                                 InMux                          0              4114   1417  FALL       1
I__156/O                                 InMux                        217              4332   1417  FALL       1
my_alternate.count_6_LC_19_6_6/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_6_LC_19_6_6/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_4_LC_19_6_4/lcout
Path End         : my_alternate.count_5_LC_19_6_5/in3
Capture Clock    : my_alternate.count_5_LC_19_6_5/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_4_LC_19_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_4_LC_19_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__165/I                                 LocalMux                       0              3455   1066  FALL       1
I__165/O                                 LocalMux                     309              3764   1066  FALL       1
I__166/I                                 InMux                          0              3764   1066  FALL       1
I__166/O                                 InMux                        217              3981   1066  FALL       1
I__167/I                                 CascadeMux                     0              3981   1066  FALL       1
I__167/O                                 CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_4_LC_19_6_4/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_4_LC_19_6_4/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__160/I                                 InMux                          0              4114   1417  FALL       1
I__160/O                                 InMux                        217              4332   1417  FALL       1
my_alternate.count_5_LC_19_6_5/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_5_LC_19_6_5/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_3_LC_19_6_3/lcout
Path End         : my_alternate.count_4_LC_19_6_4/in3
Capture Clock    : my_alternate.count_4_LC_19_6_4/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_3_LC_19_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_3_LC_19_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__169/I                                 LocalMux                       0              3455   1066  FALL       1
I__169/O                                 LocalMux                     309              3764   1066  FALL       1
I__170/I                                 InMux                          0              3764   1066  FALL       1
I__170/O                                 InMux                        217              3981   1066  FALL       1
I__171/I                                 CascadeMux                     0              3981   1066  FALL       1
I__171/O                                 CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_3_LC_19_6_3/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_3_LC_19_6_3/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__164/I                                 InMux                          0              4114   1417  FALL       1
I__164/O                                 InMux                        217              4332   1417  FALL       1
my_alternate.count_4_LC_19_6_4/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_4_LC_19_6_4/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_2_LC_19_6_2/lcout
Path End         : my_alternate.count_3_LC_19_6_3/in3
Capture Clock    : my_alternate.count_3_LC_19_6_3/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_2_LC_19_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_2_LC_19_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__173/I                                 LocalMux                       0              3455   1066  FALL       1
I__173/O                                 LocalMux                     309              3764   1066  FALL       1
I__174/I                                 InMux                          0              3764   1066  FALL       1
I__174/O                                 InMux                        217              3981   1066  FALL       1
I__175/I                                 CascadeMux                     0              3981   1066  FALL       1
I__175/O                                 CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_2_LC_19_6_2/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_2_LC_19_6_2/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__168/I                                 InMux                          0              4114   1417  FALL       1
I__168/O                                 InMux                        217              4332   1417  FALL       1
my_alternate.count_3_LC_19_6_3/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_3_LC_19_6_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_1_LC_19_6_1/lcout
Path End         : my_alternate.count_2_LC_19_6_2/in3
Capture Clock    : my_alternate.count_2_LC_19_6_2/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_1_LC_19_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_1_LC_19_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__177/I                                 LocalMux                       0              3455   1066  FALL       1
I__177/O                                 LocalMux                     309              3764   1066  FALL       1
I__178/I                                 InMux                          0              3764   1066  FALL       1
I__178/O                                 InMux                        217              3981   1066  FALL       1
I__179/I                                 CascadeMux                     0              3981   1066  FALL       1
I__179/O                                 CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_1_LC_19_6_1/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_1_LC_19_6_1/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__172/I                                 InMux                          0              4114   1417  FALL       1
I__172/O                                 InMux                        217              4332   1417  FALL       1
my_alternate.count_2_LC_19_6_2/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_2_LC_19_6_2/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_0_LC_19_6_0/lcout
Path End         : my_alternate.count_1_LC_19_6_1/in3
Capture Clock    : my_alternate.count_1_LC_19_6_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                           877
----------------------------------------   ---- 
End-of-path arrival time (ps)              4332
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_0_LC_19_6_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_0_LC_19_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__181/I                                 LocalMux                       0              3455   1066  FALL       1
I__181/O                                 LocalMux                     309              3764   1066  FALL       1
I__182/I                                 InMux                          0              3764   1066  FALL       1
I__182/O                                 InMux                        217              3981   1066  FALL       1
I__183/I                                 CascadeMux                     0              3981   1066  FALL       1
I__183/O                                 CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_0_LC_19_6_0/in2       LogicCell40_SEQ_MODE_1000      0              3981   1417  FALL       1
my_alternate.count_0_LC_19_6_0/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1417  FALL       2
I__176/I                                 InMux                          0              4114   1417  FALL       1
I__176/O                                 InMux                        217              4332   1417  FALL       1
my_alternate.count_1_LC_19_6_1/in3       LogicCell40_SEQ_MODE_1000      0              4332   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_1_LC_19_6_1/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_23_LC_19_8_7/lcout
Path End         : my_alternate.count_24_LC_19_9_0/in3
Capture Clock    : my_alternate.count_24_LC_19_9_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          1052
----------------------------------------   ---- 
End-of-path arrival time (ps)              4507
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_23_LC_19_8_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_23_LC_19_8_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__224/I                                  LocalMux                       0              3455   1066  FALL       1
I__224/O                                  LocalMux                     309              3764   1066  FALL       1
I__225/I                                  InMux                          0              3764   1066  FALL       1
I__225/O                                  InMux                        217              3981   1066  FALL       1
I__226/I                                  CascadeMux                     0              3981   1066  FALL       1
I__226/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_23_LC_19_8_7/in2       LogicCell40_SEQ_MODE_1000      0              3981   1592  FALL       1
my_alternate.count_23_LC_19_8_7/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1592  FALL       1
IN_MUX_bfv_19_9_0_/carryinitin            ICE_CARRY_IN_MUX               0              4114   1592  FALL       1
IN_MUX_bfv_19_9_0_/carryinitout           ICE_CARRY_IN_MUX             175              4290   1592  FALL       1
I__222/I                                  InMux                          0              4290   1592  FALL       1
I__222/O                                  InMux                        217              4507   1592  FALL       1
my_alternate.count_24_LC_19_9_0/in3       LogicCell40_SEQ_MODE_1000      0              4507   1592  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_15_LC_19_7_7/lcout
Path End         : my_alternate.count_16_LC_19_8_0/in3
Capture Clock    : my_alternate.count_16_LC_19_8_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          1052
----------------------------------------   ---- 
End-of-path arrival time (ps)              4507
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_15_LC_19_7_7/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_15_LC_19_7_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__189/I                                  LocalMux                       0              3455   1066  FALL       1
I__189/O                                  LocalMux                     309              3764   1066  FALL       1
I__190/I                                  InMux                          0              3764   1066  FALL       1
I__190/O                                  InMux                        217              3981   1066  FALL       1
I__191/I                                  CascadeMux                     0              3981   1066  FALL       1
I__191/O                                  CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_15_LC_19_7_7/in2       LogicCell40_SEQ_MODE_1000      0              3981   1592  FALL       1
my_alternate.count_15_LC_19_7_7/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1592  FALL       1
IN_MUX_bfv_19_8_0_/carryinitin            ICE_CARRY_IN_MUX               0              4114   1592  FALL       1
IN_MUX_bfv_19_8_0_/carryinitout           ICE_CARRY_IN_MUX             175              4290   1592  FALL       2
I__184/I                                  InMux                          0              4290   1592  FALL       1
I__184/O                                  InMux                        217              4507   1592  FALL       1
my_alternate.count_16_LC_19_8_0/in3       LogicCell40_SEQ_MODE_1000      0              4507   1592  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__219/I                                          ClkMux                         0              2607  RISE       1
I__219/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_16_LC_19_8_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_7_LC_19_6_7/lcout
Path End         : my_alternate.count_8_LC_19_7_0/in3
Capture Clock    : my_alternate.count_8_LC_19_7_0/clk
Hold Constraint  : 0p
Path slack       : 1592p

Capture Clock Arrival Time (chip|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2915
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              2915

Launch Clock Arrival Time (chip|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  2915
+ Clock To Q                                540
+ Data Path Delay                          1052
----------------------------------------   ---- 
End-of-path arrival time (ps)              4507
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__221/I                                          ClkMux                         0              2607  RISE       1
I__221/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_7_LC_19_6_7/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_7_LC_19_6_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__153/I                                 LocalMux                       0              3455   1066  FALL       1
I__153/O                                 LocalMux                     309              3764   1066  FALL       1
I__154/I                                 InMux                          0              3764   1066  FALL       1
I__154/O                                 InMux                        217              3981   1066  FALL       1
I__155/I                                 CascadeMux                     0              3981   1066  FALL       1
I__155/O                                 CascadeMux                     0              3981   1066  FALL       1
my_alternate.count_7_LC_19_6_7/in2       LogicCell40_SEQ_MODE_1000      0              3981   1592  FALL       1
my_alternate.count_7_LC_19_6_7/carryout  LogicCell40_SEQ_MODE_1000    133              4114   1592  FALL       1
IN_MUX_bfv_19_7_0_/carryinitin           ICE_CARRY_IN_MUX               0              4114   1592  FALL       1
IN_MUX_bfv_19_7_0_/carryinitout          ICE_CARRY_IN_MUX             175              4290   1592  FALL       2
I__148/I                                 InMux                          0              4290   1592  FALL       1
I__148/O                                 InMux                        217              4507   1592  FALL       1
my_alternate.count_8_LC_19_7_0/in3       LogicCell40_SEQ_MODE_1000      0              4507   1592  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__220/I                                          ClkMux                         0              2607  RISE       1
I__220/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_8_LC_19_7_0/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_24_LC_19_9_0/lcout
Path End         : PMOD[53]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (chip|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2915
+ Clock To Q                                 540
+ Data Path Delay                           8090
----------------------------------------   ----- 
End-of-path arrival time (ps)              11545
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_24_LC_19_9_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__261/I                                       Odrv4                          0              3455   +INF  RISE       1
I__261/O                                       Odrv4                        351              3806   +INF  RISE       1
I__263/I                                       Span4Mux_v                     0              3806   +INF  RISE       1
I__263/O                                       Span4Mux_v                   351              4157   +INF  RISE       1
I__264/I                                       Span4Mux_h                     0              4157   +INF  RISE       1
I__264/O                                       Span4Mux_h                   302              4458   +INF  RISE       1
I__265/I                                       LocalMux                       0              4458   +INF  RISE       1
I__265/O                                       LocalMux                     330              4788   +INF  RISE       1
I__267/I                                       InMux                          0              4788   +INF  RISE       1
I__267/O                                       InMux                        259              5047   +INF  RISE       1
my_alternate.count_RNIQ674_24_LC_23_1_1/in0    LogicCell40_SEQ_MODE_0000      0              5047   +INF  RISE       1
my_alternate.count_RNIQ674_24_LC_23_1_1/lcout  LogicCell40_SEQ_MODE_0000    386              5433   +INF  FALL       2
I__251/I                                       Odrv4                          0              5433   +INF  FALL       1
I__251/O                                       Odrv4                        372              5805   +INF  FALL       1
I__252/I                                       Span4Mux_v                     0              5805   +INF  FALL       1
I__252/O                                       Span4Mux_v                   372              6176   +INF  FALL       1
I__253/I                                       Span4Mux_s2_v                  0              6176   +INF  FALL       1
I__253/O                                       Span4Mux_s2_v                252              6429   +INF  FALL       1
I__255/I                                       LocalMux                       0              6429   +INF  FALL       1
I__255/O                                       LocalMux                     309              6738   +INF  FALL       1
I__257/I                                       IoInMux                        0              6738   +INF  FALL       1
I__257/O                                       IoInMux                      217              6955   +INF  FALL       1
PMOD_obuf_53_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              6955   +INF  FALL       1
PMOD_obuf_53_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              9192   +INF  FALL       1
PMOD_obuf_53_iopad/DIN                         IO_PAD                         0              9192   +INF  FALL       1
PMOD_obuf_53_iopad/PACKAGEPIN:out              IO_PAD                      2353             11545   +INF  FALL       1
PMOD[53]                                       chip                           0             11545   +INF  FALL       1


++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_24_LC_19_9_0/lcout
Path End         : PMOD[55]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (chip|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2915
+ Clock To Q                                 540
+ Data Path Delay                           8357
----------------------------------------   ----- 
End-of-path arrival time (ps)              11812
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_24_LC_19_9_0/lcout          LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       4
I__261/I                                       Odrv4                          0              3455   +INF  FALL       1
I__261/O                                       Odrv4                        372              3827   +INF  FALL       1
I__263/I                                       Span4Mux_v                     0              3827   +INF  FALL       1
I__263/O                                       Span4Mux_v                   372              4199   +INF  FALL       1
I__264/I                                       Span4Mux_h                     0              4199   +INF  FALL       1
I__264/O                                       Span4Mux_h                   316              4514   +INF  FALL       1
I__265/I                                       LocalMux                       0              4514   +INF  FALL       1
I__265/O                                       LocalMux                     309              4823   +INF  FALL       1
I__267/I                                       InMux                          0              4823   +INF  FALL       1
I__267/O                                       InMux                        217              5040   +INF  FALL       1
my_alternate.count_RNIQ674_24_LC_23_1_1/in0    LogicCell40_SEQ_MODE_0000      0              5040   +INF  FALL       1
my_alternate.count_RNIQ674_24_LC_23_1_1/lcout  LogicCell40_SEQ_MODE_0000    386              5426   +INF  FALL       2
I__251/I                                       Odrv4                          0              5426   +INF  FALL       1
I__251/O                                       Odrv4                        372              5798   +INF  FALL       1
I__252/I                                       Span4Mux_v                     0              5798   +INF  FALL       1
I__252/O                                       Span4Mux_v                   372              6169   +INF  FALL       1
I__254/I                                       Span4Mux_s2_h                  0              6169   +INF  FALL       1
I__254/O                                       Span4Mux_s2_h                203              6373   +INF  FALL       1
I__256/I                                       IoSpan4Mux                     0              6373   +INF  FALL       1
I__256/O                                       IoSpan4Mux                   323              6695   +INF  FALL       1
I__258/I                                       LocalMux                       0              6695   +INF  FALL       1
I__258/O                                       LocalMux                     309              7004   +INF  FALL       1
I__259/I                                       IoInMux                        0              7004   +INF  FALL       1
I__259/O                                       IoInMux                      217              7221   +INF  FALL       1
PMOD_obuf_55_preio/DOUT0                       PRE_IO_PIN_TYPE_011001         0              7221   +INF  FALL       1
PMOD_obuf_55_preio/PADOUT                      PRE_IO_PIN_TYPE_011001      2237              9459   +INF  FALL       1
PMOD_obuf_55_iopad/DIN                         IO_PAD                         0              9459   +INF  FALL       1
PMOD_obuf_55_iopad/PACKAGEPIN:out              IO_PAD                      2353             11812   +INF  FALL       1
PMOD[55]                                       chip                           0             11812   +INF  FALL       1


++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_24_LC_19_9_0/lcout
Path End         : PMOD[54]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (chip|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2915
+ Clock To Q                                 540
+ Data Path Delay                           7073
----------------------------------------   ----- 
End-of-path arrival time (ps)              10528
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_24_LC_19_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       4
I__261/I                               Odrv4                          0              3455   +INF  RISE       1
I__261/O                               Odrv4                        351              3806   +INF  RISE       1
I__263/I                               Span4Mux_v                     0              3806   +INF  RISE       1
I__263/O                               Span4Mux_v                   351              4157   +INF  RISE       1
I__264/I                               Span4Mux_h                     0              4157   +INF  RISE       1
I__264/O                               Span4Mux_h                   302              4458   +INF  RISE       1
I__266/I                               Span4Mux_v                     0              4458   +INF  RISE       1
I__266/O                               Span4Mux_v                   351              4809   +INF  RISE       1
I__268/I                               Span4Mux_s2_v                  0              4809   +INF  RISE       1
I__268/O                               Span4Mux_s2_v                252              5061   +INF  RISE       1
I__269/I                               IoSpan4Mux                     0              5061   +INF  RISE       1
I__269/O                               IoSpan4Mux                   288              5349   +INF  RISE       1
I__270/I                               LocalMux                       0              5349   +INF  RISE       1
I__270/O                               LocalMux                     330              5678   +INF  RISE       1
I__272/I                               IoInMux                        0              5678   +INF  RISE       1
I__272/O                               IoInMux                      259              5938   +INF  RISE       1
PMOD_obuf_54_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              5938   +INF  RISE       1
PMOD_obuf_54_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8175   +INF  FALL       1
PMOD_obuf_54_iopad/DIN                 IO_PAD                         0              8175   +INF  FALL       1
PMOD_obuf_54_iopad/PACKAGEPIN:out      IO_PAD                      2353             10528   +INF  FALL       1
PMOD[54]                               chip                           0             10528   +INF  FALL       1


++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_alternate.count_24_LC_19_9_0/lcout
Path End         : PMOD[52]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (chip|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   2915
+ Clock To Q                                 540
+ Data Path Delay                           7123
----------------------------------------   ----- 
End-of-path arrival time (ps)              10578
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               chip                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__216/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__216/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__217/I                                          GlobalMux                      0              2452  RISE       1
I__217/O                                          GlobalMux                    154              2607  RISE       1
I__218/I                                          ClkMux                         0              2607  RISE       1
I__218/O                                          ClkMux                       309              2915  RISE       1
my_alternate.count_24_LC_19_9_0/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_alternate.count_24_LC_19_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       4
I__261/I                               Odrv4                          0              3455   +INF  FALL       1
I__261/O                               Odrv4                        372              3827   +INF  FALL       1
I__263/I                               Span4Mux_v                     0              3827   +INF  FALL       1
I__263/O                               Span4Mux_v                   372              4199   +INF  FALL       1
I__264/I                               Span4Mux_h                     0              4199   +INF  FALL       1
I__264/O                               Span4Mux_h                   316              4514   +INF  FALL       1
I__266/I                               Span4Mux_v                     0              4514   +INF  FALL       1
I__266/O                               Span4Mux_v                   372              4886   +INF  FALL       1
I__268/I                               Span4Mux_s2_v                  0              4886   +INF  FALL       1
I__268/O                               Span4Mux_s2_v                252              5138   +INF  FALL       1
I__269/I                               IoSpan4Mux                     0              5138   +INF  FALL       1
I__269/O                               IoSpan4Mux                   323              5461   +INF  FALL       1
I__271/I                               LocalMux                       0              5461   +INF  FALL       1
I__271/O                               LocalMux                     309              5770   +INF  FALL       1
I__273/I                               IoInMux                        0              5770   +INF  FALL       1
I__273/O                               IoInMux                      217              5987   +INF  FALL       1
PMOD_obuf_52_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              5987   +INF  FALL       1
PMOD_obuf_52_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8224   +INF  FALL       1
PMOD_obuf_52_iopad/DIN                 IO_PAD                         0              8224   +INF  FALL       1
PMOD_obuf_52_iopad/PACKAGEPIN:out      IO_PAD                      2353             10578   +INF  FALL       1
PMOD[52]                               chip                           0             10578   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

