--Michael Sarlo 
--HW 6 problem 1
--3/16/16
--D Latch with Set

library ieee;
use ieee.std_logic.1164.all

entity hw6_1 is
	port (clk, d, s, r : in std_logic
		  q, qn  : out std_logic)
	end hw6_1;

architecture arch of hw6_1 is
	process(clk, r, s)
	begin
	if (s = '0' and r = '1') then
		q <= '1';
		qn <= '0'; 
	elsif (clk = '1') then
		q <= d;
		qn <= not d;
	end if;
	end process;
	end arch;
	