/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1424-240
+ date
Wed Nov  8 20:09:04 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1699474144
+ CACTUS_STARTTIME=1699474144
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Nov 08 2023 (20:02:45)
Run date:          Nov 08 2023 (20:09:05+0000)
Run host:          fv-az1424-240.ccvmnb1tuu4elce0z2wlmhbl4h.ex.internal.cloudapp.net (pid=130118)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1424-240
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16365036KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=61c36b4b-4c92-1446-82de-70073824492d, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1015-azure, OSVersion="#15~22.04.1-Ubuntu SMP Fri Oct  6 13:20:44 UTC 2023", HostName=fv-az1424-240, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16365036KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00131907 sec
      iterations=10000000... time=0.0125334 sec
      iterations=100000000... time=0.12381 sec
      iterations=900000000... time=1.11646 sec
      iterations=900000000... time=0.835292 sec
      result: 6.40197 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197839 sec
      iterations=10000000... time=0.0197398 sec
      iterations=100000000... time=0.197205 sec
      iterations=600000000... time=1.18367 sec
      result: 16.2207 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187028 sec
      iterations=10000000... time=0.0185476 sec
      iterations=100000000... time=0.18779 sec
      iterations=600000000... time=1.11434 sec
      result: 8.61493 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125043 sec
      iterations=10000... time=0.00124501 sec
      iterations=100000... time=0.0123929 sec
      iterations=1000000... time=0.123619 sec
      iterations=9000000... time=1.11369 sec
      result: 1.23744 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000441084 sec
      iterations=10000... time=0.00405912 sec
      iterations=100000... time=0.0403017 sec
      iterations=1000000... time=0.402838 sec
      iterations=3000000... time=1.21104 sec
      result: 4.03681 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.41e-07 sec
      iterations=10... time=4.147e-06 sec
      iterations=100... time=3.0838e-05 sec
      iterations=1000... time=0.000264494 sec
      iterations=10000... time=0.00252203 sec
      iterations=100000... time=0.0242039 sec
      iterations=1000000... time=0.241983 sec
      iterations=5000000... time=1.21029 sec
      result: 101.529 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.417e-06 sec
      iterations=10... time=5.2889e-05 sec
      iterations=100... time=0.000482301 sec
      iterations=1000... time=0.00476213 sec
      iterations=10000... time=0.0476335 sec
      iterations=100000... time=0.47524 sec
      iterations=200000... time=0.952639 sec
      iterations=400000... time=1.90308 sec
      result: 82.6484 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.976e-06 sec
      iterations=10000... time=3.173e-05 sec
      iterations=100000... time=0.000252742 sec
      iterations=1000000... time=0.00248112 sec
      iterations=10000000... time=0.024726 sec
      iterations=100000000... time=0.248667 sec
      iterations=400000000... time=0.990057 sec
      iterations=800000000... time=1.98083 sec
      result: 0.309504 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.4026e-05 sec
      iterations=10000... time=0.000115325 sec
      iterations=100000... time=0.00108989 sec
      iterations=1000000... time=0.0111714 sec
      iterations=10000000... time=0.112774 sec
      iterations=100000000... time=1.09572 sec
      result: 1.36964 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.41e-07 sec
      iterations=10... time=3.557e-06 sec
      iterations=100... time=3.6749e-05 sec
      iterations=1000... time=0.000284101 sec
      iterations=10000... time=0.00277987 sec
      iterations=100000... time=0.0276623 sec
      iterations=1000000... time=0.276972 sec
      iterations=4000000... time=1.10838 sec
      result: 88.6913 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.959e-06 sec
      iterations=10... time=5.7056e-05 sec
      iterations=100... time=0.000487942 sec
      iterations=1000... time=0.00433301 sec
      iterations=10000... time=0.0429709 sec
      iterations=100000... time=0.496181 sec
      iterations=200000... time=0.858352 sec
      iterations=400000... time=1.71683 sec
      result: 91.6144 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.109e-05 sec
      iterations=10... time=0.000333974 sec
      iterations=100... time=0.00330199 sec
      iterations=1000... time=0.0330019 sec
      iterations=10000... time=0.333824 sec
      iterations=30000... time=1.0055 sec
      result: 0.0515566 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000174506 sec
      iterations=10... time=0.00174356 sec
      iterations=100... time=0.0169194 sec
      iterations=1000... time=0.158678 sec
      iterations=7000... time=1.11338 sec
      result: 0.153338 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00463902 sec
      iterations=10... time=0.0461831 sec
      iterations=100... time=0.464436 sec
      iterations=200... time=0.929501 sec
      iterations=400... time=1.84281 sec
      result: 0.338808 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00135906 sec
      iterations=10000000... time=0.0123879 sec
      iterations=100000000... time=0.12385 sec
      iterations=900000000... time=1.11481 sec
      iterations=900000000... time=0.835358 sec
      result: 6.44113 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197323 sec
      iterations=10000000... time=0.0197334 sec
      iterations=100000000... time=0.197322 sec
      iterations=600000000... time=1.18378 sec
      result: 16.2192 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00201263 sec
      iterations=10000000... time=0.0185673 sec
      iterations=100000000... time=0.185678 sec
      iterations=600000000... time=1.11462 sec
      result: 8.61278 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124317 sec
      iterations=10000... time=0.00124174 sec
      iterations=100000... time=0.012375 sec
      iterations=1000000... time=0.123617 sec
      iterations=9000000... time=1.11293 sec
      result: 1.23659 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000459619 sec
      iterations=10000... time=0.00439956 sec
      iterations=100000... time=0.0513626 sec
      iterations=1000000... time=0.451836 sec
      iterations=2000000... time=0.879761 sec
      iterations=4000000... time=1.7807 sec
      result: 4.45175 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.76e-07 sec
      iterations=10... time=2.785e-06 sec
      iterations=100... time=2.97005e-05 sec
      iterations=1000... time=0.000259059 sec
      iterations=10000... time=0.00249597 sec
      iterations=100000... time=0.0242991 sec
      iterations=1000000... time=0.24224 sec
      iterations=5000000... time=1.21175 sec
      result: 101.407 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.633e-06 sec
      iterations=10... time=5.44865e-05 sec
      iterations=100... time=0.000487431 sec
      iterations=1000... time=0.00490111 sec
      iterations=10000... time=0.0489457 sec
      iterations=100000... time=0.489895 sec
      iterations=200000... time=0.978568 sec
      iterations=400000... time=1.95482 sec
      result: 80.4609 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.2455e-06 sec
      iterations=10000... time=3.1083e-05 sec
      iterations=100000... time=0.000279917 sec
      iterations=1000000... time=0.00260844 sec
      iterations=10000000... time=0.0247376 sec
      iterations=100000000... time=0.247492 sec
      iterations=400000000... time=0.991154 sec
      iterations=800000000... time=1.98045 sec
      result: 0.309445 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.26485e-05 sec
      iterations=10000... time=0.000101525 sec
      iterations=100000... time=0.000966891 sec
      iterations=1000000... time=0.00990728 sec
      iterations=10000000... time=0.0993208 sec
      iterations=100000000... time=0.98073 sec
      iterations=200000000... time=1.94778 sec
      result: 1.21736 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.505e-07 sec
      iterations=10... time=3.767e-06 sec
      iterations=100... time=3.61125e-05 sec
      iterations=1000... time=0.000367877 sec
      iterations=10000... time=0.00371573 sec
      iterations=100000... time=0.0377421 sec
      iterations=1000000... time=0.291446 sec
      iterations=4000000... time=1.07651 sec
      result: 91.3173 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.3931e-05 sec
      iterations=10... time=9.82685e-05 sec
      iterations=100... time=0.000683742 sec
      iterations=1000... time=0.00467731 sec
      iterations=10000... time=0.0453499 sec
      iterations=100000... time=0.452776 sec
      iterations=200000... time=0.903972 sec
      iterations=400000... time=1.80916 sec
      result: 86.9389 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.851e-06 sec
      iterations=10... time=8.9768e-05 sec
      iterations=100... time=0.000889622 sec
      iterations=1000... time=0.00891187 sec
      iterations=10000... time=0.0898835 sec
      iterations=100000... time=0.90644 sec
      iterations=200000... time=1.81562 sec
      result: 0.190348 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.14725e-05 sec
      iterations=10... time=0.000409239 sec
      iterations=100... time=0.00405334 sec
      iterations=1000... time=0.0404067 sec
      iterations=10000... time=0.383781 sec
      iterations=30000... time=1.15772 sec
      result: 0.631991 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000954984 sec
      iterations=10... time=0.0111983 sec
      iterations=100... time=0.111106 sec
      iterations=1000... time=1.13148 sec
      result: 1.37951 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Nov  8 20:10:09 UTC 2023
+ echo Done.
Done.
  Elapsed time: 65.5 s
