---
sidebar_position: 2
title: Compilation Pipeline
---

# Compilation Pipeline

The compiler has a **VBC-first architecture**: every program lowers
to VBC bytecode, and VBC is either interpreted (Tier 0) or compiled
to native code via LLVM (Tier 1). Orchestration lives in
`verum_compiler::pipeline::Pipeline`.

## High-level shape

```mermaid
flowchart TD
    SRC[["Source (.vr)"]]

    subgraph FE["FRONTEND · phases 0–4"]
        direction TB
        F0["0 · stdlib preparation<br/><i>embedded VBC, cached across builds</i>"]
        F1["1 · lexing → parsing<br/><i>verum_fast_parser</i>"]
        F2["2 · meta registry + AST registration"]
        F29["2.9 · safety gate<br/><i>[safety] unsafe/ffi/capability</i>"]
        F3["3 · macro expansion + literal processing"]
        F3A["3a · contract verification (SMT)"]
        F3B["3b · safety gate re-check"]
        F4["4 · semantic analysis<br/><i>type inference · CBGR</i>"]
        F4A["4a · autodiff compilation"]
        F4B["4b · context-system validation"]
        F4C["4c · Send/Sync validation"]
        F4D["4d · dependency analysis"]
        F4E["4e · FFI boundary validation"]
        F0 --> F1 --> F2 --> F29 --> F3 --> F3A --> F3B --> F4 --> F4A --> F4B --> F4C --> F4D --> F4E
    end

    subgraph BE["VBC BACKEND · phases 5–7"]
        direction TB
        B5["5 · VBC code generation<br/><i>verum_vbc::codegen</i>"]
        B6["6 · VBC monomorphization"]
        B7{{"7 · execution (two modes)"}}
        B7A["Interpreter<br/><i>verum_vbc::interpreter</i>"]
        B7B["AOT<br/><i>VBC → LLVM IR → native<br/>VBC → MLIR → GPU</i>"]
        B75["7.5 · final linking (AOT only)"]
        B5 --> B6 --> B7
        B7 --> B7A
        B7 --> B7B
        B7B --> B75
    end

    OUT[["Executable (AOT) / interpreted result"]]

    SRC --> FE
    FE -- "TypedAST" --> BE
    BE --> OUT
```

## Phase map

| # | Phase | Parallel? | Key files |
|---|---|---|---|
| 0 | Stdlib preparation | once per build | `phases/phase0_stdlib.rs` |
| 1 | Lexical & parsing | per-file | `verum_lexer`, `verum_fast_parser` |
| 2 | Meta registry & AST registration | sequential | `phases/meta_registry.rs` |
| 3 | Macro expansion & literal processing | sequential | `phases/macro_expansion.rs` |
| 2.9 | Safety gate | per-module | `phases/safety_gate.rs` — rejects `unsafe`, `@ffi`, based on `[safety]` config |
| 3 | Macro expansion & literal processing | sequential | `phases/macro_expansion.rs` |
| 3a | Contract verification (SMT) | per-obligation | `phases/contract_verification.rs` |
| 3b | Safety gate (re-check) | per-module | Same gate, inside `phase_type_check` for defense in depth |
| 4 | Semantic analysis (types + CBGR) | per-module | `verum_types::infer`, `phases/semantic_analysis.rs` |
| 4a | Autodiff compilation | per `@differentiable` | `phases/autodiff_compilation.rs` |
| 4b | Context-system validation | per-function | `phases/context_validation.rs` — gated by `[context].enabled` |
| 4c | Send/Sync validation | per-module | `phases/send_sync_validation.rs` |
| 4d | Dependency analysis | per-module | target-profile enforcement (no_std/no_alloc) |
| 4e | FFI boundary validation | per-module | `phases/ffi_boundary.rs` — gated by `[safety].ffi` |
| 5 | VBC code generation | per-function | `phases/vbc_codegen.rs`, `verum_vbc::codegen` |
| 6 | VBC monomorphization | per-specialisation | `phases/vbc_mono.rs` |
| 7 | Execution (Tier 0 or Tier 1) | per-target | `pipeline::phase_interpret` / `run_native_compilation` |
| 7.5 | Final linking | sequential | `phases/linking.rs` + embedded LLD |

:::note MIR is *not* in the main pipeline
The compiler contains MIR infrastructure, but it is only used by the
**verification** and **advanced optimisation** subsystems (SMT
obligation generation, refinement-aware bounds elimination). The main
compilation path goes **TypedAST → VBC → execution**, never through
MIR.
:::

## Phase 0 — Stdlib preparation

Compiles `core/` modules once per build and caches stdlib metadata
for the type checker and VBC codegen. The persistent disk cache
(`target/.verum-cache/stdlib/`) keys on content hash, so unrelated
edits never invalidate stdlib artefacts. `verum check` skips this
phase entirely — signatures come directly from built-ins.

## Phase 1 — Lexical & parsing

- Tokenisation via `verum_lexer` (logos-generated DFA).
- Recursive-descent parsing via `verum_fast_parser` → a lossless
  green-tree AST preserving comments and whitespace.
- Entry-point discovery (`main`, `@test`, `@bench`).

File-level parsing parallelises across cores.

## Phase 2 — Meta registry & AST registration

Registers every `@derive`, tagged-literal handler, `@verify`
attribute, and user-defined `meta fn` into a global `MetaRegistry`.
This makes Phase 3 order-independent — a macro can refer to a type
defined later in the same file.

## Phase 3 — Macro expansion & literal processing

- Procedural macros (`@derive`, `@meta_macro`-registered functions).
- Tagged-literal parsing (`json#`, `sql#`, `rx#`, `url#`, …). Each
  tag validates its content at compile time; invalid content is a
  **compile error**, not a runtime failure.
- `quote` / splice / `lift` hygiene enforcement (see
  **[metaprogramming](/docs/language/meta/quote-and-hygiene)**).

Contract literals (`contract#"..."`) are parsed here and verified in
Phase 3a.

## Phase 3a — Contract verification

```
contract#"""ensures result >= 0"""  →  SMT-LIB obligation  →  solver  →  verified
```

- Collects contract obligations from `contract#` literals.
- Translates to SMT-LIB via `verum_smt::expr_to_smtlib`.
- Dispatches to a single solver or the portfolio executor per the
  function's `@verify(...)` mode.
- Fails the build with a counter-example on violation.

This runs between Phase 3 and Phase 4 because a contract's proof may
reference `@logic` functions registered in Phase 2 but must be
discharged before the type checker sees the annotated function.

## Phase 4 — Semantic analysis

- **Bidirectional inference** (`verum_types::infer`).
- **Refinement types** — narrowed by flow analysis where possible;
  unresolved predicates become SMT obligations at this phase
  (Phase 4.4 in the internal numbering — the DependentVerifier runs
  here, not in a later phase).
- **Context clauses** — `using [...]` resolved; capability subtyping
  checked.
- **CBGR analysis** — every `&T` receives a tier annotation
  (managed / checked / unsafe) through the 11-module analysis suite
  documented in **[cbgr internals](/docs/architecture/cbgr-internals#compile-time-analysis-suite)**.
- **Cubical bridge** — `Type.Eq` values translated via
  `verum_types::cubical_bridge` to cubical terms before unification.

Verification results that feed later phases are produced here, not
in a separate Phase 5 — what the public docs previously called
"Phase 5 verification" is actually the **Phase 4 refinement /
DependentVerifier sub-step** plus the Phase 3a contract sub-step. See
**[verification pipeline](/docs/architecture/verification-pipeline)**
for the solver-side internals.

## Phase 4a — Autodiff compilation

For every `@differentiable fn`, builds the computational graph and
synthesises a VJP (vector-Jacobian product) companion. See
**[math → autodiff](/docs/stdlib/math#layer-6--automatic-differentiation)**
for the user-facing API; the transformation runs on MLIR
`verum.tensor` ops so VJPs can fuse with the forward kernel.

## Phase 4b — Context-system validation

Validates that every `using [...]` clause has a matching `provide`
on every call path, enforces capability attenuation, and rejects
forbidden contexts declared via `!IO`-style negative constraints.

Also runs Send/Sync enforcement for values crossing `spawn`.

`extern "C"` / `ffi { ... }` contracts are validated here — boundary
contracts (`memory_effects`, `errors_via`, `@ownership`) must be
consistent with the declared signature.

Phases 4a and 4b run in parallel after Phase 4's core type checking.

## Phase 5 — VBC code generation

`phases/vbc_codegen.rs` lowers TypedAST to VBC bytecode function by
function. Every function in the program — stdlib included — ends up
as VBC.

- **Opcodes**: the ~200-opcode VBC instruction set
  (see [vbc bytecode](/docs/architecture/vbc-bytecode)).
- **CBGR opcodes**: Tier-aware lowering emits `Ref` / `RefMut` for
  Tier 0 references, `RefChecked` for Tier 1 (compiler-proven safe),
  and `RefUnsafe` for Tier 2.
- **Cubical erasure**: path, transport, and univalence terms lower
  to identity / no-op (proof erasure is enabled by default via
  `[codegen] proof_erasure = true`).

## Phase 6 — VBC monomorphization

Generic functions specialise per concrete argument types. Duplicate
instantiations dedupe via structural hashing, and the
monomorphisation cache (`[codegen] monomorphization_cache = true`)
reuses specialisations across incremental builds.

## Phase 7 — Execution (two-tier model v2.1)

### Tier 0 — interpretation

`phase_interpret` runs the VBC directly with full safety checks.
Used by `verum run` (default), `verum test`, `verum bench`, the
Playbook TUI, and `meta fn` evaluation inside Phases 2–4.

### Tier 1 — AOT

`run_native_compilation` lowers VBC → LLVM IR via
`verum_codegen::llvm::VbcToLlvmLowering`, runs LLVM's optimisation
pipeline, emits object files, and hands off to **Phase 7.5 linking**
below. Triggered by `verum build`, `verum run --aot`, or
`[profile.release] tier = "1"`.

### Dual-path: GPU via MLIR

Functions annotated `@device(GPU)` (or auto-selected when tensor
ops exceed a cost threshold) go through
`verum_codegen::mlir::VbcToMlirGpuLowering` instead: VBC →
`verum.tensor` → `linalg` → `gpu` → PTX / HSACO / SPIR-V / Metal.
**MLIR is only used for GPU** — CPU code always goes through LLVM.

## Phase 7.5 — Final linking (AOT only)

Static linking via **embedded LLD** — Verum ships its own linker.

- **No-libc freestanding**: the runtime is a freestanding C shim in
  `verum_toolchain`; no musl / MSVC CRT / libSystem dependency
  except for macOS, where `libSystem.B.dylib` is Apple's stable ABI
  entry point.
- **LLD backends**: ELF (Linux), Mach-O (macOS), COFF (Windows).
- **LTO**: thin by default (configurable in `[linker]` / `[lto]`).
- **Targets**: x86_64, aarch64, riscv64, wasm32, plus embedded
  (thumbv7em, riscv32imac).

## Parallelisation strategy

| Phase  | Work                         | Granularity                          |
|--------|------------------------------|--------------------------------------|
| 0      | stdlib                       | once per build                       |
| 1      | parse                        | per-file                             |
| 2      | meta registry                | sequential                           |
| 3      | expand                       | sequential                           |
| 3a     | contract verify              | per-obligation (SMT pool)            |
| 4      | semantic + CBGR              | per-module                           |
| 4a     | autodiff                     | per `@differentiable` function       |
| 4b     | context / ffi / Send-Sync    | per-function                         |
| 5      | VBC codegen                  | per-function                         |
| 6      | monomorphization             | per-specialisation                   |
| 7      | execute (interp or AOT)      | per-target                           |
| 7.5    | link                         | sequential (LTO needs whole program) |

```mermaid
flowchart TD
    P0["Phase 0 · stdlib<br/><i>once</i>"]
    P1["Phase 1 · parse<br/><i>per-file</i>"]
    P2["Phase 2 · meta registry<br/><i>sequential</i>"]
    P3["Phase 3 · expand<br/><i>sequential</i>"]
    P3A["Phase 3a · contract verify<br/><i>per-obligation, SMT pool</i>"]
    P4["Phase 4 · semantic + CBGR<br/><i>per-module</i>"]
    P4A["4a · autodiff"]
    P4B["4b · context / ffi / Send-Sync"]
    P5["Phase 5 · VBC codegen<br/><i>per-function</i>"]
    P6["Phase 6 · monomorphization<br/><i>per-specialisation</i>"]
    P7["Phase 7 · execute<br/><i>per-target</i>"]
    P75["Phase 7.5 · link<br/><i>sequential, whole-program</i>"]

    P0 --> P1 --> P2 --> P3 --> P3A --> P4
    P4 --> P4A
    P4 --> P4B
    P4A --> P5
    P4B --> P5
    P5 --> P6 --> P7 --> P75
```

## Incremental compilation

See **[incremental compilation](/docs/architecture/incremental-compilation)**
for the full strategy. Key points:

- **Fingerprinting**: source + type + dependency + config hash per
  function.
- **Cache location**: `target/.verum-cache/{functions,stdlib,smt}/`.
- **Hit rate**: 10–15× faster rebuild after a one-function edit on
  50 K-LOC projects.

## Pipeline diagnostics

```bash
$ verum build --timings
phase 0   (stdlib)              0.20s  (cache hit)
phase 1   (parse)               0.25s
phase 2   (meta registry)       0.02s
phase 3   (expand)              0.14s
phase 3a  (contracts)           0.09s  (12 obligations, z3)
phase 4   (semantic + cbgr)     0.61s
phase 4a  (autodiff)            0.04s
phase 4b  (context/ffi)         0.02s
phase 5   (vbc codegen)         0.53s
phase 6   (monomorphization)    0.18s
phase 7   (aot: vbc → llvm)     2.11s
phase 7.5 (link)                0.32s
total                           4.51s
```

## See also

- **[Verification pipeline](/docs/architecture/verification-pipeline)**
  — the Phase 3a / Phase 4 SMT internals.
- **[Incremental compilation](/docs/architecture/incremental-compilation)**
  — fingerprinting, cache strategy, performance.
- **[Execution environment (θ+)](/docs/architecture/execution-environment)**
  — how memory / capabilities / recovery / concurrency unify at runtime.
- **[VBC bytecode](/docs/architecture/vbc-bytecode)** — Phase 5 output.
- **[Runtime tiers](/docs/architecture/runtime-tiers)** — the Tier 0 /
  Tier 1 model Phase 7 executes into.
- **[Codegen](/docs/architecture/codegen)** — the LLVM / MLIR detail
  behind Phase 7 AOT.
