strict digraph "" {
	node [label="\N"];
	"1711:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6bbd990>",
		clk_sens=True,
		fillcolor=gold,
		label="1711:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['fifo_full', 'wr_pointer', 'rd_pointer', 'reset_mode', 'wr', 'rst']"];
	"1712:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6bbdf10>",
		fillcolor=turquoise,
		label="1712:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1711:AL" -> "1712:BL"	 [cond="[]",
		lineno=None];
	"1713:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbda10>",
		fillcolor=springgreen,
		label="1713:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1714:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6bb5c50>",
		fillcolor=firebrick,
		label="1714:NS
wr_pointer <= 5'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6bb5c50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1713:IF" -> "1714:NS"	 [cond="['rst']",
		label=rst,
		lineno=1713];
	"1715:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbda90>",
		fillcolor=springgreen,
		label="1715:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1713:IF" -> "1715:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=1713];
	"Leaf_1711:AL"	 [def_var="['wr_pointer']",
		label="Leaf_1711:AL"];
	"1714:NS" -> "Leaf_1711:AL"	 [cond="[]",
		lineno=None];
	"1717:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bbdcd0>",
		fillcolor=springgreen,
		label="1717:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1718:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75610>",
		fillcolor=firebrick,
		label="1718:NS
wr_pointer <= #Tp wr_pointer + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1717:IF" -> "1718:NS"	 [cond="['wr', 'fifo_full']",
		label="(wr & ~fifo_full)",
		lineno=1717];
	"1718:NS" -> "Leaf_1711:AL"	 [cond="[]",
		lineno=None];
	"1715:IF" -> "1717:IF"	 [cond="['reset_mode']",
		label="!(reset_mode)",
		lineno=1715];
	"1716:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75c50>",
		fillcolor=firebrick,
		label="1716:NS
wr_pointer <= #Tp rd_pointer;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b75c50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1715:IF" -> "1716:NS"	 [cond="['reset_mode']",
		label=reset_mode,
		lineno=1715];
	"1716:NS" -> "Leaf_1711:AL"	 [cond="[]",
		lineno=None];
	"1712:BL" -> "1713:IF"	 [cond="[]",
		lineno=None];
}
