// Seed: 1513393052
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_8 = id_5(1 & 1'b0, 1, 1, 1);
  assign id_8 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12 = id_9;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output supply0 id_2,
    input supply0 id_3
);
  tri0 id_5 = 1, id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5
  );
endmodule
