# compile verilog/system verilog design source files
verilog xil_defaultlib  "SimD_time_synth.v"
sv xil_defaultlib  "../../../../Lab6.srcs/sources_1/new/partD.sv"
sv xil_defaultlib  "../../../../Lab6.srcs/sim_1/new/SimD.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
