{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 26 11:53:53 2018 " "Info: Processing started: Tue Jun 26 11:53:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off C_CLOCK -c C_CLOCK " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off C_CLOCK -c C_CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "led_disp:u\|dataout\[0\] " "Warning: Node \"led_disp:u\|dataout\[0\]\" is a latch" {  } { { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_disp:u\|dataout\[1\] " "Warning: Node \"led_disp:u\|dataout\[1\]\" is a latch" {  } { { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_disp:u\|dataout\[2\] " "Warning: Node \"led_disp:u\|dataout\[2\]\" is a latch" {  } { { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_disp:u\|dataout\[3\] " "Warning: Node \"led_disp:u\|dataout\[3\]\" is a latch" {  } { { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_disp:u\|dataout\[4\] " "Warning: Node \"led_disp:u\|dataout\[4\]\" is a latch" {  } { { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_disp:u\|dataout\[5\] " "Warning: Node \"led_disp:u\|dataout\[5\]\" is a latch" {  } { { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "led_disp:u\|dataout\[6\] " "Warning: Node \"led_disp:u\|dataout\[6\]\" is a latch" {  } { { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "timeclk " "Info: Detected ripple clock \"timeclk\" as buffer" {  } { { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 24 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timeclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_disp:u\|Mux7~0 " "Info: Detected gated clock \"led_disp:u\|Mux7~0\" as buffer" {  } { { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_disp:u\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data\[3\] " "Info: Detected ripple clock \"data\[3\]\" as buffer" {  } { { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data\[2\] " "Info: Detected ripple clock \"data\[2\]\" as buffer" {  } { { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data\[1\] " "Info: Detected ripple clock \"data\[1\]\" as buffer" {  } { { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data\[0\] " "Info: Detected ripple clock \"data\[0\]\" as buffer" {  } { { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1k " "Info: Detected ripple clock \"clk_1k\" as buffer" {  } { { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\process_3:cnt\[0\] register \\process_3:cnt\[6\] 73.66 MHz 13.576 ns Internal " "Info: Clock \"clk\" has Internal fmax of 73.66 MHz between source register \"\\process_3:cnt\[0\]\" and destination register \"\\process_3:cnt\[6\]\" (period= 13.576 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.867 ns + Longest register register " "Info: + Longest register to register delay is 12.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\process_3:cnt\[0\] 1 REG LC_X3_Y3_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N6; Fanout = 3; REG Node = '\\process_3:cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \process_3:cnt[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.747 ns) 2.699 ns Add3~51 2 COMB LC_X2_Y1_N2 2 " "Info: 2: + IC(1.952 ns) + CELL(0.747 ns) = 2.699 ns; Loc. = LC_X2_Y1_N2; Fanout = 2; COMB Node = 'Add3~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { \process_3:cnt[0] Add3~51 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.822 ns Add3~49 3 COMB LC_X2_Y1_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.822 ns; Loc. = LC_X2_Y1_N3; Fanout = 2; COMB Node = 'Add3~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add3~51 Add3~49 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.083 ns Add3~47 4 COMB LC_X2_Y1_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 3.083 ns; Loc. = LC_X2_Y1_N4; Fanout = 6; COMB Node = 'Add3~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Add3~49 Add3~47 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.432 ns Add3~1 5 COMB LC_X2_Y1_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.349 ns) = 3.432 ns; Loc. = LC_X2_Y1_N9; Fanout = 6; COMB Node = 'Add3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add3~47 Add3~1 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.678 ns Add3~13 6 COMB LC_X3_Y1_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.246 ns) = 3.678 ns; Loc. = LC_X3_Y1_N4; Fanout = 6; COMB Node = 'Add3~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add3~1 Add3~13 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.653 ns Add3~14 7 COMB LC_X3_Y1_N5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 4.653 ns; Loc. = LC_X3_Y1_N5; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Add3~13 Add3~14 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.914 ns) 7.554 ns LessThan3~1 8 COMB LC_X3_Y2_N5 2 " "Info: 8: + IC(1.987 ns) + CELL(0.914 ns) = 7.554 ns; Loc. = LC_X3_Y2_N5; Fanout = 2; COMB Node = 'LessThan3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { Add3~14 LessThan3~1 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.511 ns) 8.838 ns LessThan4~0 9 COMB LC_X3_Y2_N0 1 " "Info: 9: + IC(0.773 ns) + CELL(0.511 ns) = 8.838 ns; Loc. = LC_X3_Y2_N0; Fanout = 1; COMB Node = 'LessThan4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { LessThan3~1 LessThan4~0 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.343 ns LessThan4~1 10 COMB LC_X3_Y2_N1 1 " "Info: 10: + IC(0.305 ns) + CELL(0.200 ns) = 9.343 ns; Loc. = LC_X3_Y2_N1; Fanout = 1; COMB Node = 'LessThan4~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LessThan4~0 LessThan4~1 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.848 ns cnt~156 11 COMB LC_X3_Y2_N2 25 " "Info: 11: + IC(0.305 ns) + CELL(0.200 ns) = 9.848 ns; Loc. = LC_X3_Y2_N2; Fanout = 25; COMB Node = 'cnt~156'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LessThan4~1 cnt~156 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(0.591 ns) 12.867 ns \\process_3:cnt\[6\] 12 REG LC_X5_Y1_N8 3 " "Info: 12: + IC(2.428 ns) + CELL(0.591 ns) = 12.867 ns; Loc. = LC_X5_Y1_N8; Fanout = 3; REG Node = '\\process_3:cnt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.019 ns" { cnt~156 \process_3:cnt[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.117 ns ( 39.77 % ) " "Info: Total cell delay = 5.117 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.750 ns ( 60.23 % ) " "Info: Total interconnect delay = 7.750 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.867 ns" { \process_3:cnt[0] Add3~51 Add3~49 Add3~47 Add3~1 Add3~13 Add3~14 LessThan3~1 LessThan4~0 LessThan4~1 cnt~156 \process_3:cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.867 ns" { \process_3:cnt[0] {} Add3~51 {} Add3~49 {} Add3~47 {} Add3~1 {} Add3~13 {} Add3~14 {} LessThan3~1 {} LessThan4~0 {} LessThan4~1 {} cnt~156 {} \process_3:cnt[6] {} } { 0.000ns 1.952ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.987ns 0.773ns 0.305ns 0.305ns 2.428ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.349ns 0.246ns 0.975ns 0.914ns 0.511ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 69; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns \\process_3:cnt\[6\] 2 REG LC_X5_Y1_N8 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N8; Fanout = 3; REG Node = '\\process_3:cnt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk \process_3:cnt[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk \process_3:cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} \process_3:cnt[6] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 69; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns \\process_3:cnt\[0\] 2 REG LC_X3_Y3_N6 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y3_N6; Fanout = 3; REG Node = '\\process_3:cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk \process_3:cnt[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk \process_3:cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} \process_3:cnt[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk \process_3:cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} \process_3:cnt[6] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk \process_3:cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} \process_3:cnt[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.867 ns" { \process_3:cnt[0] Add3~51 Add3~49 Add3~47 Add3~1 Add3~13 Add3~14 LessThan3~1 LessThan4~0 LessThan4~1 cnt~156 \process_3:cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.867 ns" { \process_3:cnt[0] {} Add3~51 {} Add3~49 {} Add3~47 {} Add3~1 {} Add3~13 {} Add3~14 {} LessThan3~1 {} LessThan4~0 {} LessThan4~1 {} cnt~156 {} \process_3:cnt[6] {} } { 0.000ns 1.952ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.987ns 0.773ns 0.305ns 0.305ns 2.428ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.349ns 0.246ns 0.975ns 0.914ns 0.511ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk \process_3:cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} \process_3:cnt[6] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk \process_3:cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} \process_3:cnt[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 53 " "Warning: Circuit may not operate. Detected 53 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "data\[2\] led_disp:u\|dataout\[0\] clk 3.41 ns " "Info: Found hold time violation between source  pin or register \"data\[2\]\" and destination pin or register \"led_disp:u\|dataout\[0\]\" for clock \"clk\" (Hold time is 3.41 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.689 ns + Largest " "Info: + Largest clock skew is 7.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.590 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 15.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 69; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clk_1k 2 REG LC_X4_Y3_N3 12 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X4_Y3_N3; Fanout = 12; REG Node = 'clk_1k'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk clk_1k } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.259 ns) + CELL(1.294 ns) 8.277 ns data\[3\] 3 REG LC_X2_Y4_N6 8 " "Info: 3: + IC(3.259 ns) + CELL(1.294 ns) = 8.277 ns; Loc. = LC_X2_Y4_N6; Fanout = 8; REG Node = 'data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { clk_1k data[3] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.740 ns) 11.247 ns led_disp:u\|Mux7~0 4 COMB LC_X2_Y3_N9 7 " "Info: 4: + IC(2.230 ns) + CELL(0.740 ns) = 11.247 ns; Loc. = LC_X2_Y3_N9; Fanout = 7; COMB Node = 'led_disp:u\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.970 ns" { data[3] led_disp:u|Mux7~0 } "NODE_NAME" } } { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.603 ns) + CELL(0.740 ns) 15.590 ns led_disp:u\|dataout\[0\] 5 REG LC_X2_Y3_N8 1 " "Info: 5: + IC(3.603 ns) + CELL(0.740 ns) = 15.590 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; REG Node = 'led_disp:u\|dataout\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.343 ns" { led_disp:u|Mux7~0 led_disp:u|dataout[0] } "NODE_NAME" } } { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.231 ns ( 33.55 % ) " "Info: Total cell delay = 5.231 ns ( 33.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.359 ns ( 66.45 % ) " "Info: Total interconnect delay = 10.359 ns ( 66.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.590 ns" { clk clk_1k data[3] led_disp:u|Mux7~0 led_disp:u|dataout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.590 ns" { clk {} clk~combout {} clk_1k {} data[3] {} led_disp:u|Mux7~0 {} led_disp:u|dataout[0] {} } { 0.000ns 0.000ns 1.267ns 3.259ns 2.230ns 3.603ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.901 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 69; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clk_1k 2 REG LC_X4_Y3_N3 12 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X4_Y3_N3; Fanout = 12; REG Node = 'clk_1k'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk clk_1k } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.259 ns) + CELL(0.918 ns) 7.901 ns data\[2\] 3 REG LC_X2_Y4_N8 8 " "Info: 3: + IC(3.259 ns) + CELL(0.918 ns) = 7.901 ns; Loc. = LC_X2_Y4_N8; Fanout = 8; REG Node = 'data\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { clk_1k data[2] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.72 % ) " "Info: Total cell delay = 3.375 ns ( 42.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.526 ns ( 57.28 % ) " "Info: Total interconnect delay = 4.526 ns ( 57.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.901 ns" { clk clk_1k data[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.901 ns" { clk {} clk~combout {} clk_1k {} data[2] {} } { 0.000ns 0.000ns 1.267ns 3.259ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.590 ns" { clk clk_1k data[3] led_disp:u|Mux7~0 led_disp:u|dataout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.590 ns" { clk {} clk~combout {} clk_1k {} data[3] {} led_disp:u|Mux7~0 {} led_disp:u|dataout[0] {} } { 0.000ns 0.000ns 1.267ns 3.259ns 2.230ns 3.603ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.901 ns" { clk clk_1k data[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.901 ns" { clk {} clk~combout {} clk_1k {} data[2] {} } { 0.000ns 0.000ns 1.267ns 3.259ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.903 ns - Shortest register register " "Info: - Shortest register to register delay is 3.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[2\] 1 REG LC_X2_Y4_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N8; Fanout = 8; REG Node = 'data\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.436 ns) + CELL(0.200 ns) 2.636 ns led_disp:u\|Mux0~3 2 COMB LC_X2_Y3_N6 1 " "Info: 2: + IC(2.436 ns) + CELL(0.200 ns) = 2.636 ns; Loc. = LC_X2_Y3_N6; Fanout = 1; COMB Node = 'led_disp:u\|Mux0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { data[2] led_disp:u|Mux0~3 } "NODE_NAME" } } { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.511 ns) 3.903 ns led_disp:u\|dataout\[0\] 3 REG LC_X2_Y3_N8 1 " "Info: 3: + IC(0.756 ns) + CELL(0.511 ns) = 3.903 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; REG Node = 'led_disp:u\|dataout\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { led_disp:u|Mux0~3 led_disp:u|dataout[0] } "NODE_NAME" } } { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 18.22 % ) " "Info: Total cell delay = 0.711 ns ( 18.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.192 ns ( 81.78 % ) " "Info: Total interconnect delay = 3.192 ns ( 81.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.903 ns" { data[2] led_disp:u|Mux0~3 led_disp:u|dataout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.903 ns" { data[2] {} led_disp:u|Mux0~3 {} led_disp:u|dataout[0] {} } { 0.000ns 2.436ns 0.756ns } { 0.000ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.590 ns" { clk clk_1k data[3] led_disp:u|Mux7~0 led_disp:u|dataout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.590 ns" { clk {} clk~combout {} clk_1k {} data[3] {} led_disp:u|Mux7~0 {} led_disp:u|dataout[0] {} } { 0.000ns 0.000ns 1.267ns 3.259ns 2.230ns 3.603ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.901 ns" { clk clk_1k data[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.901 ns" { clk {} clk~combout {} clk_1k {} data[2] {} } { 0.000ns 0.000ns 1.267ns 3.259ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.903 ns" { data[2] led_disp:u|Mux0~3 led_disp:u|dataout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.903 ns" { data[2] {} led_disp:u|Mux0~3 {} led_disp:u|dataout[0] {} } { 0.000ns 2.436ns 0.756ns } { 0.000ns 0.200ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_temp0\[2\] ctrlin\[0\] clk 4.379 ns register " "Info: tsu for register \"key_temp0\[2\]\" (data pin = \"ctrlin\[0\]\", clock pin = \"clk\") is 4.379 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.394 ns + Longest pin register " "Info: + Longest pin to register delay is 7.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrlin\[0\] 1 PIN PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 2; PIN Node = 'ctrlin\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrlin[0] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.914 ns) 3.837 ns Equal0~0 2 COMB LC_X6_Y2_N6 23 " "Info: 2: + IC(1.791 ns) + CELL(0.914 ns) = 3.837 ns; Loc. = LC_X6_Y2_N6; Fanout = 23; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { ctrlin[0] Equal0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.342 ns key_temp0\[2\]~3 3 COMB LC_X6_Y2_N7 3 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.342 ns; Loc. = LC_X6_Y2_N7; Fanout = 3; COMB Node = 'key_temp0\[2\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Equal0~0 key_temp0[2]~3 } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(1.243 ns) 7.394 ns key_temp0\[2\] 4 REG LC_X7_Y3_N5 3 " "Info: 4: + IC(1.809 ns) + CELL(1.243 ns) = 7.394 ns; Loc. = LC_X7_Y3_N5; Fanout = 3; REG Node = 'key_temp0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { key_temp0[2]~3 key_temp0[2] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.489 ns ( 47.19 % ) " "Info: Total cell delay = 3.489 ns ( 47.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.905 ns ( 52.81 % ) " "Info: Total interconnect delay = 3.905 ns ( 52.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.394 ns" { ctrlin[0] Equal0~0 key_temp0[2]~3 key_temp0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.394 ns" { ctrlin[0] {} ctrlin[0]~combout {} Equal0~0 {} key_temp0[2]~3 {} key_temp0[2] {} } { 0.000ns 0.000ns 1.791ns 0.305ns 1.809ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 69; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns key_temp0\[2\] 2 REG LC_X7_Y3_N5 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y3_N5; Fanout = 3; REG Node = 'key_temp0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk key_temp0[2] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk key_temp0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} key_temp0[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.394 ns" { ctrlin[0] Equal0~0 key_temp0[2]~3 key_temp0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.394 ns" { ctrlin[0] {} ctrlin[0]~combout {} Equal0~0 {} key_temp0[2]~3 {} key_temp0[2] {} } { 0.000ns 0.000ns 1.791ns 0.305ns 1.809ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.243ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk key_temp0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} key_temp0[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk disp\[5\] led_disp:u\|dataout\[5\] 20.248 ns register " "Info: tco from clock \"clk\" to destination pin \"disp\[5\]\" through register \"led_disp:u\|dataout\[5\]\" is 20.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.575 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 15.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 69; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns clk_1k 2 REG LC_X4_Y3_N3 12 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X4_Y3_N3; Fanout = 12; REG Node = 'clk_1k'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk clk_1k } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.259 ns) + CELL(1.294 ns) 8.277 ns data\[3\] 3 REG LC_X2_Y4_N6 8 " "Info: 3: + IC(3.259 ns) + CELL(1.294 ns) = 8.277 ns; Loc. = LC_X2_Y4_N6; Fanout = 8; REG Node = 'data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { clk_1k data[3] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.740 ns) 11.247 ns led_disp:u\|Mux7~0 4 COMB LC_X2_Y3_N9 7 " "Info: 4: + IC(2.230 ns) + CELL(0.740 ns) = 11.247 ns; Loc. = LC_X2_Y3_N9; Fanout = 7; COMB Node = 'led_disp:u\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.970 ns" { data[3] led_disp:u|Mux7~0 } "NODE_NAME" } } { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.588 ns) + CELL(0.740 ns) 15.575 ns led_disp:u\|dataout\[5\] 5 REG LC_X5_Y3_N8 1 " "Info: 5: + IC(3.588 ns) + CELL(0.740 ns) = 15.575 ns; Loc. = LC_X5_Y3_N8; Fanout = 1; REG Node = 'led_disp:u\|dataout\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.328 ns" { led_disp:u|Mux7~0 led_disp:u|dataout[5] } "NODE_NAME" } } { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.231 ns ( 33.59 % ) " "Info: Total cell delay = 5.231 ns ( 33.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.344 ns ( 66.41 % ) " "Info: Total interconnect delay = 10.344 ns ( 66.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.575 ns" { clk clk_1k data[3] led_disp:u|Mux7~0 led_disp:u|dataout[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.575 ns" { clk {} clk~combout {} clk_1k {} data[3] {} led_disp:u|Mux7~0 {} led_disp:u|dataout[5] {} } { 0.000ns 0.000ns 1.267ns 3.259ns 2.230ns 3.588ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.673 ns + Longest register pin " "Info: + Longest register to pin delay is 4.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_disp:u\|dataout\[5\] 1 REG LC_X5_Y3_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N8; Fanout = 1; REG Node = 'led_disp:u\|dataout\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_disp:u|dataout[5] } "NODE_NAME" } } { "led_disp.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/led_disp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(2.322 ns) 4.673 ns disp\[5\] 2 PIN PIN_4 0 " "Info: 2: + IC(2.351 ns) + CELL(2.322 ns) = 4.673 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'disp\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { led_disp:u|dataout[5] disp[5] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 49.69 % ) " "Info: Total cell delay = 2.322 ns ( 49.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.351 ns ( 50.31 % ) " "Info: Total interconnect delay = 2.351 ns ( 50.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { led_disp:u|dataout[5] disp[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.673 ns" { led_disp:u|dataout[5] {} disp[5] {} } { 0.000ns 2.351ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.575 ns" { clk clk_1k data[3] led_disp:u|Mux7~0 led_disp:u|dataout[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.575 ns" { clk {} clk~combout {} clk_1k {} data[3] {} led_disp:u|Mux7~0 {} led_disp:u|dataout[5] {} } { 0.000ns 0.000ns 1.267ns 3.259ns 2.230ns 3.588ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.740ns 0.740ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { led_disp:u|dataout[5] disp[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.673 ns" { led_disp:u|dataout[5] {} disp[5] {} } { 0.000ns 2.351ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_temp0\[2\] ctrlin\[2\] clk -1.506 ns register " "Info: th for register \"key_temp0\[2\]\" (data pin = \"ctrlin\[2\]\", clock pin = \"clk\") is -1.506 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 69; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns key_temp0\[2\] 2 REG LC_X7_Y3_N5 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y3_N5; Fanout = 3; REG Node = 'key_temp0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk key_temp0[2] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk key_temp0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} key_temp0[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.075 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrlin\[2\] 1 PIN PIN_61 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 2; PIN Node = 'ctrlin\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrlin[2] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.663 ns) + CELL(0.280 ns) 5.075 ns key_temp0\[2\] 2 REG LC_X7_Y3_N5 3 " "Info: 2: + IC(3.663 ns) + CELL(0.280 ns) = 5.075 ns; Loc. = LC_X7_Y3_N5; Fanout = 3; REG Node = 'key_temp0\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.943 ns" { ctrlin[2] key_temp0[2] } "NODE_NAME" } } { "C_CLOCK.vhd" "" { Text "E:/TARGET/Product-SD-customize/release/数电实验箱实验指导书V106刻盘资料/EB_Project_CPLD/Project_cpld/14-1 clock/C_CLOCK.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 27.82 % ) " "Info: Total cell delay = 1.412 ns ( 27.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.663 ns ( 72.18 % ) " "Info: Total interconnect delay = 3.663 ns ( 72.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { ctrlin[2] key_temp0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { ctrlin[2] {} ctrlin[2]~combout {} key_temp0[2] {} } { 0.000ns 0.000ns 3.663ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk key_temp0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} key_temp0[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { ctrlin[2] key_temp0[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { ctrlin[2] {} ctrlin[2]~combout {} key_temp0[2] {} } { 0.000ns 0.000ns 3.663ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 26 11:53:53 2018 " "Info: Processing ended: Tue Jun 26 11:53:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
