project_name=${_xil_proj_name_}
zcu111_custom_pfm_project_board_part=xilinx.com:zcu111:part0:1.4
zcu111_custom_pfm_project_classic_soc_boot=0
zcu111_custom_pfm_project_compxlib.activehdl_compiled_library_dir=/home/rick/Desktop/git/hw_platform/zcu111_custom_pfm/zcu111_custom_pfm.cache/compile_simlib/activehdl
zcu111_custom_pfm_project_compxlib.funcsim=1
zcu111_custom_pfm_project_compxlib.ies_compiled_library_dir=/home/rick/Desktop/git/hw_platform/zcu111_custom_pfm/zcu111_custom_pfm.cache/compile_simlib/ies
zcu111_custom_pfm_project_compxlib.modelsim_compiled_library_dir=/home/rick/Desktop/git/hw_platform/zcu111_custom_pfm/zcu111_custom_pfm.cache/compile_simlib/modelsim
zcu111_custom_pfm_project_compxlib.overwrite_libs=0
zcu111_custom_pfm_project_compxlib.questa_compiled_library_dir=/home/rick/Desktop/git/hw_platform/zcu111_custom_pfm/zcu111_custom_pfm.cache/compile_simlib/questa
zcu111_custom_pfm_project_compxlib.riviera_compiled_library_dir=/home/rick/Desktop/git/hw_platform/zcu111_custom_pfm/zcu111_custom_pfm.cache/compile_simlib/riviera
zcu111_custom_pfm_project_compxlib.timesim=1
zcu111_custom_pfm_project_compxlib.vcs_compiled_library_dir=/home/rick/Desktop/git/hw_platform/zcu111_custom_pfm/zcu111_custom_pfm.cache/compile_simlib/vcs
zcu111_custom_pfm_project_compxlib.xsim_compiled_library_dir=
zcu111_custom_pfm_project_corecontainer.enable=0
zcu111_custom_pfm_project_default_lib=xil_defaultlib
zcu111_custom_pfm_project_enable_optional_runs_sta=0
zcu111_custom_pfm_project_enable_vhdl_2008=1
zcu111_custom_pfm_project_generate_ip_upgrade_log=1
zcu111_custom_pfm_project_ip_cache_permissions=read write
zcu111_custom_pfm_project_ip_interface_inference_priority=
zcu111_custom_pfm_project_ip_output_repo=/home/rick/Desktop/git/hw_platform/zcu111_custom_pfm/zcu111_custom_pfm.cache/ip
zcu111_custom_pfm_project_is_readonly=0
zcu111_custom_pfm_project_legacy_ip_repo_paths=
zcu111_custom_pfm_project_mem.enable_memory_map_generation=1
zcu111_custom_pfm_project_platform.board_id=zcu111
zcu111_custom_pfm_project_platform.default_output_type=sd_card
zcu111_custom_pfm_project_platform.design_intent.datacenter=false
zcu111_custom_pfm_project_platform.design_intent.embedded=true
zcu111_custom_pfm_project_platform.design_intent.external_host=false
zcu111_custom_pfm_project_platform.design_intent.server_managed=false
zcu111_custom_pfm_project_platform.extensible=1
zcu111_custom_pfm_project_platform.name=zcu111_custom_platform
zcu111_custom_pfm_project_platform.rom.debug_type=0
zcu111_custom_pfm_project_platform.rom.prom_type=0
zcu111_custom_pfm_project_platform.slrconstraintmode=0
zcu111_custom_pfm_project_preferred_sim_model=rtl
zcu111_custom_pfm_project_project_type=Default
zcu111_custom_pfm_project_pr_flow=0
zcu111_custom_pfm_project_revised_directory_structure=1
zcu111_custom_pfm_project_sim.central_dir=/home/rick/Desktop/git/hw_platform/zcu111_custom_pfm/zcu111_custom_pfm.ip_user_files
zcu111_custom_pfm_project_sim.ip.auto_export_scripts=1
zcu111_custom_pfm_project_sim.use_ip_compiled_libs=1
zcu111_custom_pfm_project_simulator.activehdl_gcc_install_dir=
zcu111_custom_pfm_project_simulator.activehdl_install_dir=
zcu111_custom_pfm_project_simulator.ies_gcc_install_dir=
zcu111_custom_pfm_project_simulator.ies_install_dir=
zcu111_custom_pfm_project_simulator.modelsim_gcc_install_dir=
zcu111_custom_pfm_project_simulator.modelsim_install_dir=
zcu111_custom_pfm_project_simulator.questa_gcc_install_dir=
zcu111_custom_pfm_project_simulator.questa_install_dir=
zcu111_custom_pfm_project_simulator.riviera_gcc_install_dir=
zcu111_custom_pfm_project_simulator.riviera_install_dir=
zcu111_custom_pfm_project_simulator.vcs_gcc_install_dir=
zcu111_custom_pfm_project_simulator.vcs_install_dir=
zcu111_custom_pfm_project_simulator.xcelium_gcc_install_dir=
zcu111_custom_pfm_project_simulator.xcelium_install_dir=
zcu111_custom_pfm_project_simulator_language=Mixed
zcu111_custom_pfm_project_source_mgmt_mode=All
zcu111_custom_pfm_project_target_language=Verilog
zcu111_custom_pfm_project_target_simulator=XSim
zcu111_custom_pfm_project_tool_flow=Vivado
zcu111_cust