;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	ADD -1, <0
	CMP -207, <-120
	CMP #442, @200
	CMP #442, @200
	SUB @121, 103
	ADD -1, <0
	SUB 12, 15
	SPL 330, #90
	SPL 330, #90
	SUB 12, 15
	SPL 330, #90
	JMP @2, #0
	SUB 21, 102
	SUB 21, 102
	SUB 12, @10
	SPL 330, #90
	DJN -1, @-20
	DJN -1, @-20
	SUB #11, <-1
	SUB 12, 15
	SLT -521, -600
	CMP 12, @10
	SLT -521, -600
	SUB @12, <10
	SLT -521, -600
	SUB @124, @101
	MOV -4, <-20
	SUB 12, 15
	SUB @121, 106
	MOV 56, @10
	JMP 12, #10
	JMP @2, #0
	SUB #12, @200
	JMP @16, #200
	MOV 96, @10
	SUB 12, 15
	JMP @16, #200
	MOV 12, @10
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 60
	SPL 0, <-2
	SUB @124, 106
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -17, <-20
