

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-031156e66de9d631709a7db882a973ad8f0cec52_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2691MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                   10 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c347d229933f548a7ca2bd7e91e36b70  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_rphfXN
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_VNNRJF"
Running: cat _ptx_VNNRJF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_PRwvwx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_PRwvwx --output-file  /dev/null 2> _ptx_VNNRJFinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_VNNRJF _ptx2_PRwvwx _ptx_VNNRJFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93085
gpu_sim_insn = 1245376
gpu_ipc =      13.3789
gpu_tot_sim_cycle = 317771
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9191
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2214
partiton_reqs_in_parallel = 2047870
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4445
partiton_reqs_in_parallel_util = 2047870
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93085
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2605 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=8588

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511914	W0_Scoreboard:637826	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8426 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:171 	49 	48 	63 	71 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93 	230 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133 	23 	22 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655 	956 	503 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502         0         0     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507         0         0     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507         0         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[9]:     11500     11501         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508         0         0     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]:  9.000000 10.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]:  8.000000  8.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]:  7.000000  7.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]:  7.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[7]:  9.000000  7.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]:  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[9]:  7.000000  7.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]:  9.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 560/71 = 7.887324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         9         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:         9         8         0         0         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:         8         8         1         0         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:         7         7         0         0         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:         7         7         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         8         7         0         0         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[9]:         7         7         0         1         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:         8         7         0         0         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24633     22463      7963      6731    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      22623     26849    none      none      none      none      none         352    none      none      none      none      none      none       32086     32219
dram[2]:      26896     26873      7532    none         352    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      30533     30459    none      none      none         298       352    none      none       17543    none      none      none      none       32047     32151
dram[4]:      24656     24633    none      none       11647    none      none      none      none      none      none      none      none      none       30154     30275
dram[5]:      24644     24590    none      none         352    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      24653     24595     10367    none      none      none      none      none      none      none      none      none      none      none       32032     32105
dram[7]:      20565     24561    none      none        3246    none      none      none      none      none      none       20860    none      none       32031     32116
dram[8]:      24640     24614    none      none      none      none      none      none      none      none      none      none      none      none       32014     32109
dram[9]:      24655     24590    none        8818    none      none       11481      4103    none      none      none      none      none      none       33736     33847
dram[10]:      20759     24684    none      none         250    none      none      none      none      none      none      none      none      none       33738     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660         0         0         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064         0       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658         0         0     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644         0         0       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457         0         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615         0         0      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627         0         0         0         0         0         0         0         0         0         0         0         0     10631     10662
dram[9]:      10638     10637         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678         0         0       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172619 n_act=8 n_pre=1 n_req=57 n_rd=212 n_write=4 bw_util=0.002499
n_activity=601 dram_eff=0.7188
bk0: 36a 172734i bk1: 36a 172704i bk2: 4a 172813i bk3: 4a 172804i bk4: 0a 172841i bk5: 0a 172842i bk6: 4a 172818i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172700i bk15: 64a 172592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00895605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172638 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=506 dram_eff=0.7945
bk0: 36a 172704i bk1: 32a 172676i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 0a 172844i bk6: 0a 172844i bk7: 4a 172824i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00892134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172631 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.002384
n_activity=562 dram_eff=0.7331
bk0: 32a 172711i bk1: 32a 172673i bk2: 4a 172819i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172842i bk6: 0a 172843i bk7: 0a 172843i bk8: 4a 172819i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0102809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172636 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=568 dram_eff=0.7077
bk0: 28a 172726i bk1: 28a 172692i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 8a 172817i bk6: 4a 172823i bk7: 0a 172842i bk8: 0a 172843i bk9: 4a 172818i bk10: 0a 172843i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00952304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=7 n_pre=2 n_req=49 n_rd=196 n_write=0 bw_util=0.002268
n_activity=552 dram_eff=0.7101
bk0: 28a 172731i bk1: 28a 172698i bk2: 0a 172844i bk3: 0a 172844i bk4: 4a 172824i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172844i bk10: 0a 172844i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 68a 172669i bk15: 68a 172555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00948832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172630 n_act=9 n_pre=4 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=619 dram_eff=0.6494
bk0: 28a 172737i bk1: 28a 172710i bk2: 0a 172841i bk3: 0a 172842i bk4: 4a 172822i bk5: 0a 172841i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172847i bk13: 0a 172849i bk14: 72a 172641i bk15: 68a 172556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00823286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172651 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 28a 172745i bk1: 28a 172710i bk2: 4a 172823i bk3: 0a 172842i bk4: 0a 172842i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 64a 172702i bk15: 64a 172594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00807086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002303
n_activity=535 dram_eff=0.7439
bk0: 32a 172722i bk1: 28a 172714i bk2: 0a 172843i bk3: 0a 172844i bk4: 4a 172818i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172845i bk10: 0a 172845i bk11: 4a 172819i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172700i bk15: 64a 172590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00772373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172656 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002129
n_activity=421 dram_eff=0.8741
bk0: 28a 172738i bk1: 28a 172705i bk2: 0a 172842i bk3: 0a 172843i bk4: 0a 172843i bk5: 0a 172843i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172843i bk9: 0a 172845i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00840642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172633 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002337
n_activity=598 dram_eff=0.6756
bk0: 28a 172717i bk1: 28a 172688i bk2: 0a 172845i bk3: 4a 172819i bk4: 0a 172843i bk5: 0a 172843i bk6: 8a 172792i bk7: 4a 172816i bk8: 0a 172842i bk9: 0a 172842i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00982389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=542 dram_eff=0.7306
bk0: 32a 172711i bk1: 28a 172691i bk2: 0a 172842i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172841i bk6: 0a 172841i bk7: 0a 172841i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172709i bk15: 68a 172550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0092569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 27, Miss_rate = 0.213, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[1]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4471
	minimum = 6
	maximum = 96
Network latency average = 18.4167
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.2639
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Accepted packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Injected flit rate average = 0.000745881
	minimum = 0.00036526 (at node 0)
	maximum = 0.0017511 (at node 36)
Accepted flit rate average= 0.000745881
	minimum = 0.000494175 (at node 41)
	maximum = 0.0015255 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4471 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.4167 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.2639 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Accepted packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Injected flit rate average = 0.000745881 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.0017511 (1 samples)
Accepted flit rate average = 0.000745881 (1 samples)
	minimum = 0.000494175 (1 samples)
	maximum = 0.0015255 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 25 sec (145 sec)
gpgpu_simulation_rate = 8588 (inst/sec)
gpgpu_simulation_rate = 2191 (cycle/sec)
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1928
gpu_sim_insn = 1114192
gpu_ipc =     577.9004
gpu_tot_sim_cycle = 541849
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3547
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 42260
partiton_reqs_in_parallel_total    = 2047870
partiton_level_parallism =      21.9191
partiton_level_parallism_total  =       3.8574
partiton_reqs_in_parallel_util = 42260
partiton_reqs_in_parallel_util_total    = 2047870
gpu_sim_cycle_parition_util = 1928
gpu_tot_sim_cycle_parition_util    = 93085
partiton_level_parallism_util =      21.9191
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     105.0097 GB/Sec
L2_BW_total  =       0.7620 GB/Sec
gpu_total_sim_rate=15422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5412
	L1I_total_cache_miss_rate = 0.1254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5412
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20299	W0_Idle:4534563	W0_Scoreboard:665839	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4206 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541848 
mrq_lat_table:410 	74 	75 	102 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306 	2087 	10 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	486 	162 	79 	0 	1797 	20 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	959 	1470 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500      1007      1002         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573      1007     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502      1005      1009     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507      1014      1008     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035      1021         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507       985       987     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507       931       934         0         0         0         0         0         0         0         0      1499         0      4580      4584 
dram[9]:     11500     11501      1004     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508       983       987     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 16.000000 16.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 17.000000 16.000000 15.000000 15.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]: 16.000000 16.000000 16.000000 15.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]: 16.000000 16.000000  7.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]: 16.000000 16.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000      -nan 16.000000 16.000000 
dram[9]: 16.000000 16.000000 14.000000 15.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]: 17.000000 16.000000 14.000000 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        15        15         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:        16        16        15        15         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:        16        16        15        15         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:        16        16        15        14         0         0         0         0         0         0         0         0         0         0        17        17 
dram[7]:        16        16        14        14         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:        16        16        14        14         0         0         0         0         0         0         0         0         1         0        16        16 
dram[9]:        16        16        14        14         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:        16        16        14        14         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 1051
min_bank_accesses = 0!
chip skew: 98/93 = 1.05
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13676     13801      2272      2124    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      13941     14084      1435      1520    none      none      none         584    none      none      none      none      none      none       32086     32219
dram[2]:      14131     14081      2254      1596       584    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      14114     14074      1536      1630    none         530       584    none      none       17543    none      none      none      none       32047     32151
dram[4]:      11568     11507      1368      1545     11879    none      none      none      none      none      none      none      none      none       30167     30275
dram[5]:      11584     11552      1444      1555       584    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      11532     11494      2128      1735    none      none      none      none      none      none      none      none      none      none       30148     30216
dram[7]:      11578     11488      1350      1422      3246    none      none      none      none      none      none       20860    none      none       32045     32116
dram[8]:      11567     11511      1262      1411    none      none      none      none      none      none      none      none         243    none       32014     32138
dram[9]:      11535     11497      1422      2599    none      none       11481      4103    none      none      none      none      none      none       33751     33847
dram[10]:      11704     11531      1308      1475       380    none      none      none      none      none      none      none      none      none       33752     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660       454       475         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064       482       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658       439       484     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644       473       499       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615       477       486      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627       447       477         0         0         0         0         0         0         0         0       249         0     10631     10662
dram[9]:      10638     10637       444     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678       416       461       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176026 n_act=8 n_pre=1 n_req=100 n_rd=384 n_write=4 bw_util=0.004399
n_activity=999 dram_eff=0.7768
bk0: 68a 176236i bk1: 64a 176190i bk2: 60a 176201i bk3: 60a 176076i bk4: 0a 176420i bk5: 0a 176421i bk6: 4a 176397i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176425i bk13: 0a 176426i bk14: 64a 176279i bk15: 64a 176171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0147713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176035 n_act=7 n_pre=0 n_req=96 n_rd=380 n_write=1 bw_util=0.004319
n_activity=933 dram_eff=0.8167
bk0: 64a 176212i bk1: 64a 176166i bk2: 60a 176198i bk3: 60a 176110i bk4: 0a 176422i bk5: 0a 176423i bk6: 0a 176423i bk7: 4a 176403i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0195666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176029 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004376
n_activity=975 dram_eff=0.7918
bk0: 64a 176229i bk1: 64a 176139i bk2: 60a 176183i bk3: 60a 176106i bk4: 4a 176401i bk5: 0a 176420i bk6: 0a 176422i bk7: 0a 176422i bk8: 4a 176398i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176021 n_act=9 n_pre=0 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=989 dram_eff=0.7947
bk0: 64a 176221i bk1: 64a 176148i bk2: 60a 176182i bk3: 60a 176078i bk4: 0a 176422i bk5: 8a 176396i bk6: 4a 176402i bk7: 0a 176421i bk8: 0a 176422i bk9: 4a 176397i bk10: 0a 176422i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0226898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176024 n_act=9 n_pre=2 n_req=97 n_rd=388 n_write=0 bw_util=0.004399
n_activity=1000 dram_eff=0.776
bk0: 64a 176241i bk1: 64a 176165i bk2: 60a 176181i bk3: 60a 176075i bk4: 4a 176402i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176423i bk10: 0a 176423i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176426i bk14: 68a 176248i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0209893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176015 n_act=11 n_pre=4 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=1052 dram_eff=0.7471
bk0: 64a 176225i bk1: 64a 176142i bk2: 60a 176142i bk3: 60a 176066i bk4: 4a 176399i bk5: 0a 176419i bk6: 0a 176421i bk7: 0a 176422i bk8: 0a 176423i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176426i bk13: 0a 176428i bk14: 72a 176220i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0241749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=3 n_req=95 n_rd=380 n_write=0 bw_util=0.004308
n_activity=949 dram_eff=0.8008
bk0: 64a 176255i bk1: 64a 176187i bk2: 60a 176133i bk3: 56a 176062i bk4: 0a 176420i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176426i bk11: 0a 176426i bk12: 0a 176426i bk13: 0a 176428i bk14: 68a 176252i bk15: 68a 176126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0275984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004296
n_activity=948 dram_eff=0.7996
bk0: 64a 176226i bk1: 64a 176166i bk2: 56a 176189i bk3: 56a 176092i bk4: 4a 176396i bk5: 0a 176421i bk6: 0a 176421i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176424i bk10: 0a 176424i bk11: 4a 176398i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0155139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176038 n_act=7 n_pre=0 n_req=99 n_rd=372 n_write=6 bw_util=0.004285
n_activity=929 dram_eff=0.8138
bk0: 64a 176219i bk1: 64a 176162i bk2: 56a 176172i bk3: 56a 176084i bk4: 0a 176422i bk5: 0a 176422i bk6: 0a 176422i bk7: 0a 176422i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176424i bk11: 0a 176425i bk12: 4a 176381i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0160977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004331
n_activity=998 dram_eff=0.7655
bk0: 64a 176206i bk1: 64a 176129i bk2: 56a 176177i bk3: 56a 176095i bk4: 0a 176421i bk5: 0a 176421i bk6: 8a 176370i bk7: 4a 176395i bk8: 0a 176421i bk9: 0a 176421i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176280i bk15: 64a 176168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0218282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=1 n_req=96 n_rd=376 n_write=2 bw_util=0.004285
n_activity=950 dram_eff=0.7958
bk0: 64a 176196i bk1: 64a 176145i bk2: 56a 176198i bk3: 56a 176090i bk4: 4a 176400i bk5: 0a 176419i bk6: 0a 176419i bk7: 0a 176419i bk8: 0a 176422i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176425i bk13: 0a 176427i bk14: 64a 176289i bk15: 68a 176130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0158653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 49, Miss_rate = 0.223, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 190, Miss = 47, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 50, Miss_rate = 0.260, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 47, Miss_rate = 0.244, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8167
	minimum = 6
	maximum = 107
Network latency average = 16.3242
	minimum = 6
	maximum = 77
Slowest packet = 4447
Flit latency average = 17.0091
	minimum = 6
	maximum = 76
Slowest flit = 13442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Accepted packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Injected flit rate average = 0.0341256
	minimum = 0.0171251 (at node 0)
	maximum = 0.084328 (at node 41)
Accepted flit rate average= 0.0341256
	minimum = 0.0238713 (at node 33)
	maximum = 0.053451 (at node 1)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6319 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Network latency average = 17.3704 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68.5 (2 samples)
Flit latency average = 16.6365 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Accepted packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Injected flit rate average = 0.0174357 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0430395 (2 samples)
Accepted flit rate average = 0.0174357 (2 samples)
	minimum = 0.0121827 (2 samples)
	maximum = 0.0274882 (2 samples)
Injected packet size average = 1.53984 (2 samples)
Accepted packet size average = 1.53984 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 33 sec (153 sec)
gpgpu_simulation_rate = 15422 (inst/sec)
gpgpu_simulation_rate = 3541 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 143188
gpu_sim_insn = 1246472
gpu_ipc =       8.7051
gpu_tot_sim_cycle = 912259
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9529
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 3150136
partiton_reqs_in_parallel_total    = 2090130
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7443
partiton_reqs_in_parallel_util = 3150136
partiton_reqs_in_parallel_util_total    = 2090130
gpu_sim_cycle_parition_util = 143188
gpu_tot_sim_cycle_parition_util    = 95013
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6099 GB/Sec
L2_BW_total  =       0.7053 GB/Sec
gpu_total_sim_rate=7771

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0816
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26314	W0_Idle:11584054	W0_Scoreboard:1528368	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2697 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 912258 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2625 	2176 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1675 	174 	79 	0 	3012 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3135 	1614 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	22 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14012     14124      2201      2124       425     17703     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14308     14435      3465      1553       233       348       170       584       170    none      none      none      none      none       32854     26534
dram[2]:      14517     14445      2142      1604       464       233       352       352     17361    none      none      none      none      none       32850     32943
dram[3]:      14419     14367      1545      1669       348       351       529       170    none        9076    none      none         170    none       32822     32895
dram[4]:      11874     11813      1394      3583      4190       261    none         250    none      none         170     65211    none      none       27666     30965
dram[5]:      11876     11831      1444      1570       465       170    none         352       170    none         242      4192    none      none       28958     27698
dram[6]:      11857     11838      2122      1744    none      none       38162       299    none         169    none      none      none         169     27653     30925
dram[7]:      11885     11795      1409      1422      2019       352       352       170    none      none      none       16449     31056     70723     32824     32862
dram[8]:      15365     11852      1298      1428    none      none      none         352    none      none         900    none         243       170     32795     28722
dram[9]:      11867     11832      1438      2466       352       349      7769      4544    none      none      none         170       170     82019     34530     30767
dram[10]:      12025     14944      1317      1508       275       352       304       169    none      none      none      none         170    none       30712     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8052fc00, atomic=0 1 entries : 0x7f9b44aaa150 :  mf: uid=132019, sid16:w08, part=0, addr=0x8052fc60, load , size=32, unknown  status = IN_PARTITION_DRAM (912258), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441821 n_act=17 n_pre=5 n_req=123 n_rd=447 n_write=11 bw_util=0.002071
n_activity=1542 dram_eff=0.594
bk0: 68a 442113i bk1: 64a 442067i bk2: 64a 442072i bk3: 60a 441954i bk4: 12a 442267i bk5: 16a 442235i bk6: 4a 442274i bk7: 0a 442299i bk8: 0a 442302i bk9: 8a 442259i bk10: 8a 442243i bk11: 4a 442272i bk12: 0a 442301i bk13: 0a 442303i bk14: 71a 442105i bk15: 68a 442010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00604566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441856 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001926
n_activity=1348 dram_eff=0.632
bk0: 64a 442089i bk1: 64a 442044i bk2: 64a 442045i bk3: 60a 441988i bk4: 8a 442244i bk5: 8a 442273i bk6: 4a 442273i bk7: 4a 442279i bk8: 4a 442274i bk9: 0a 442299i bk10: 0a 442300i bk11: 0a 442301i bk12: 0a 442302i bk13: 0a 442303i bk14: 64a 442157i bk15: 76a 441959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00788603
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441877 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001858
n_activity=1183 dram_eff=0.6948
bk0: 64a 442107i bk1: 64a 442017i bk2: 64a 442055i bk3: 60a 441985i bk4: 8a 442275i bk5: 8a 442243i bk6: 4a 442280i bk7: 4a 442278i bk8: 4a 442274i bk9: 0a 442298i bk10: 0a 442300i bk11: 0a 442300i bk12: 0a 442301i bk13: 0a 442303i bk14: 64a 442156i bk15: 64a 442044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00800812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441862 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001922
n_activity=1226 dram_eff=0.6933
bk0: 64a 442100i bk1: 64a 442027i bk2: 60a 442062i bk3: 60a 441958i bk4: 8a 442275i bk5: 12a 442236i bk6: 8a 442271i bk7: 4a 442272i bk8: 0a 442298i bk9: 8a 442256i bk10: 0a 442299i bk11: 0a 442302i bk12: 4a 442277i bk13: 0a 442302i bk14: 64a 442156i bk15: 64a 442043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00911822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001949
n_activity=1370 dram_eff=0.6292
bk0: 64a 442119i bk1: 64a 442043i bk2: 60a 442060i bk3: 64a 441922i bk4: 12a 442266i bk5: 12a 442233i bk6: 0a 442295i bk7: 4a 442277i bk8: 0a 442298i bk9: 0a 442303i bk10: 4a 442278i bk11: 4a 442283i bk12: 0a 442301i bk13: 0a 442304i bk14: 72a 442088i bk15: 68a 442012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00843995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001962
n_activity=1426 dram_eff=0.6087
bk0: 64a 442102i bk1: 64a 442019i bk2: 60a 442021i bk3: 60a 441947i bk4: 8a 442273i bk5: 4a 442274i bk6: 0a 442301i bk7: 4a 442282i bk8: 4a 442277i bk9: 0a 442302i bk10: 8a 442245i bk11: 8a 442242i bk12: 0a 442298i bk13: 0a 442303i bk14: 72a 442096i bk15: 72a 441973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00976484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441846 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001958
n_activity=1377 dram_eff=0.6289
bk0: 64a 442132i bk1: 64a 442065i bk2: 64a 442005i bk3: 56a 441942i bk4: 0a 442301i bk5: 0a 442302i bk6: 8a 442251i bk7: 16a 442234i bk8: 0a 442298i bk9: 8a 442257i bk10: 0a 442301i bk11: 0a 442302i bk12: 0a 442303i bk13: 8a 442262i bk14: 72a 442090i bk15: 68a 442002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001949
n_activity=1403 dram_eff=0.6144
bk0: 64a 442103i bk1: 64a 442045i bk2: 56a 442068i bk3: 56a 441971i bk4: 12a 442238i bk5: 4a 442280i bk6: 4a 442280i bk7: 4a 442272i bk8: 0a 442297i bk9: 0a 442302i bk10: 0a 442303i bk11: 16a 442193i bk12: 12a 442235i bk13: 4a 442279i bk14: 64a 442152i bk15: 64a 442046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00632375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441881 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001827
n_activity=1205 dram_eff=0.6705
bk0: 68a 442062i bk1: 64a 442036i bk2: 56a 442048i bk3: 56a 441961i bk4: 0a 442301i bk5: 0a 442301i bk6: 0a 442302i bk7: 4a 442282i bk8: 0a 442300i bk9: 0a 442303i bk10: 4a 442284i bk11: 0a 442303i bk12: 4a 442260i bk13: 4a 442277i bk14: 64a 442156i bk15: 72a 441980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00647523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441863 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001904
n_activity=1304 dram_eff=0.6457
bk0: 64a 442083i bk1: 64a 442006i bk2: 56a 442056i bk3: 60a 441967i bk4: 4a 442280i bk5: 8a 442272i bk6: 12a 442240i bk7: 4a 442272i bk8: 0a 442298i bk9: 0a 442299i bk10: 0a 442301i bk11: 4a 442277i bk12: 4a 442276i bk13: 4a 442282i bk14: 64a 442157i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00877457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001976
n_activity=1464 dram_eff=0.597
bk0: 64a 442075i bk1: 68a 441993i bk2: 56a 442076i bk3: 56a 441971i bk4: 16a 442194i bk5: 4a 442276i bk6: 16a 442224i bk7: 8a 442251i bk8: 0a 442296i bk9: 0a 442300i bk10: 0a 442301i bk11: 0a 442303i bk12: 4a 442278i bk13: 0a 442304i bk14: 68a 442130i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00645262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 57, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 302, Miss = 52, Miss_rate = 0.172, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 332, Miss = 54, Miss_rate = 0.163, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 54, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 327, Miss = 53, Miss_rate = 0.162, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 55, Miss_rate = 0.173, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70292
	minimum = 6
	maximum = 22
Network latency average = 7.67722
	minimum = 6
	maximum = 21
Slowest packet = 8897
Flit latency average = 7.26831
	minimum = 6
	maximum = 20
Slowest flit = 17598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Accepted packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Injected flit rate average = 0.00051122
	minimum = 0.000223484 (at node 0)
	maximum = 0.000939331 (at node 42)
Accepted flit rate average= 0.00051122
	minimum = 0.000349194 (at node 34)
	maximum = 0.00102663 (at node 23)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9889 (3 samples)
	minimum = 6 (3 samples)
	maximum = 75 (3 samples)
Network latency average = 14.1394 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Flit latency average = 13.5138 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Accepted packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Injected flit rate average = 0.0117942 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0290061 (3 samples)
Accepted flit rate average = 0.0117942 (3 samples)
	minimum = 0.00823822 (3 samples)
	maximum = 0.0186677 (3 samples)
Injected packet size average = 1.53932 (3 samples)
Accepted packet size average = 1.53932 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 44 sec (464 sec)
gpgpu_simulation_rate = 7771 (inst/sec)
gpgpu_simulation_rate = 1966 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1135718
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1565
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 5240266
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6394
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 5240266
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 238201
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7528 GB/Sec
gpu_total_sim_rate=9980

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0622
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81674
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30831	W0_Idle:11591848	W0_Scoreboard:1543103	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2090 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 1135717 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4855 	2178 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2935 	253 	79 	0 	3905 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4752 	2013 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	23 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14344     14470      2889      2790       735     17877     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14664     14793      4151      2277       311       580       170       584       170    none      none      none      none      none       32883     26545
dram[2]:      14874     14803      2786      2311       580       276       584       584     17361    none      none      none      none      none       32850     32943
dram[3]:      14814     14753      2276      2387       580       351       761       170    none        9076    none      none         170    none       32830     32918
dram[4]:      12283     12204      2141      4259      4311       352    none         482    none      none         170     65211    none      none       27673     30979
dram[5]:      12273     12223      2178      2265       530       170    none         584       170    none         242      4192    none      none       29019     27718
dram[6]:      12268     12244      2764      2461    none      none       38278       473    none         169    none      none      none         169     27653     30940
dram[7]:      12248     12174      2158      2115      2135       584       584       170    none      none      none       16449     31056     70723     32853     32870
dram[8]:      15735     12217      2024      2109    none      none      none         584    none      none         900    none        1101       170     32818     28722
dram[9]:      12232     12224      2178      3089       584       581      7847      4544    none      none      none         170       170     82019     34559     30793
dram[10]:      12382     15292      2064      2227       314       584       423       169    none      none      none      none         170    none       30719     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444249 n_act=17 n_pre=5 n_req=123 n_rd=448 n_write=11 bw_util=0.002064
n_activity=1555 dram_eff=0.5904
bk0: 68a 444542i bk1: 64a 444496i bk2: 64a 444501i bk3: 60a 444383i bk4: 12a 444696i bk5: 16a 444664i bk6: 4a 444703i bk7: 0a 444728i bk8: 0a 444731i bk9: 8a 444688i bk10: 8a 444672i bk11: 4a 444701i bk12: 0a 444730i bk13: 0a 444732i bk14: 72a 444532i bk15: 68a 444439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00601264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444285 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001916
n_activity=1348 dram_eff=0.632
bk0: 64a 444518i bk1: 64a 444473i bk2: 64a 444474i bk3: 60a 444417i bk4: 8a 444673i bk5: 8a 444702i bk6: 4a 444702i bk7: 4a 444708i bk8: 4a 444703i bk9: 0a 444728i bk10: 0a 444729i bk11: 0a 444730i bk12: 0a 444731i bk13: 0a 444732i bk14: 64a 444586i bk15: 76a 444388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00784296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444306 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001848
n_activity=1183 dram_eff=0.6948
bk0: 64a 444536i bk1: 64a 444446i bk2: 64a 444484i bk3: 60a 444414i bk4: 8a 444704i bk5: 8a 444672i bk6: 4a 444709i bk7: 4a 444707i bk8: 4a 444703i bk9: 0a 444727i bk10: 0a 444729i bk11: 0a 444729i bk12: 0a 444730i bk13: 0a 444732i bk14: 64a 444585i bk15: 64a 444473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444291 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001911
n_activity=1226 dram_eff=0.6933
bk0: 64a 444529i bk1: 64a 444456i bk2: 60a 444491i bk3: 60a 444387i bk4: 8a 444704i bk5: 12a 444665i bk6: 8a 444700i bk7: 4a 444701i bk8: 0a 444727i bk9: 8a 444685i bk10: 0a 444728i bk11: 0a 444731i bk12: 4a 444706i bk13: 0a 444731i bk14: 64a 444585i bk15: 64a 444472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00906842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001938
n_activity=1370 dram_eff=0.6292
bk0: 64a 444548i bk1: 64a 444472i bk2: 60a 444489i bk3: 64a 444351i bk4: 12a 444695i bk5: 12a 444662i bk6: 0a 444724i bk7: 4a 444706i bk8: 0a 444727i bk9: 0a 444732i bk10: 4a 444707i bk11: 4a 444712i bk12: 0a 444730i bk13: 0a 444733i bk14: 72a 444517i bk15: 68a 444441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00839386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001952
n_activity=1426 dram_eff=0.6087
bk0: 64a 444531i bk1: 64a 444448i bk2: 60a 444450i bk3: 60a 444376i bk4: 8a 444702i bk5: 4a 444703i bk6: 0a 444730i bk7: 4a 444711i bk8: 4a 444706i bk9: 0a 444731i bk10: 8a 444674i bk11: 8a 444671i bk12: 0a 444727i bk13: 0a 444732i bk14: 72a 444525i bk15: 72a 444402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00971151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444275 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001947
n_activity=1377 dram_eff=0.6289
bk0: 64a 444561i bk1: 64a 444494i bk2: 64a 444434i bk3: 56a 444371i bk4: 0a 444730i bk5: 0a 444731i bk6: 8a 444680i bk7: 16a 444663i bk8: 0a 444727i bk9: 8a 444686i bk10: 0a 444730i bk11: 0a 444731i bk12: 0a 444732i bk13: 8a 444691i bk14: 72a 444519i bk15: 68a 444431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001938
n_activity=1403 dram_eff=0.6144
bk0: 64a 444532i bk1: 64a 444474i bk2: 56a 444497i bk3: 56a 444400i bk4: 12a 444667i bk5: 4a 444709i bk6: 4a 444709i bk7: 4a 444701i bk8: 0a 444726i bk9: 0a 444731i bk10: 0a 444732i bk11: 16a 444622i bk12: 12a 444664i bk13: 4a 444708i bk14: 64a 444581i bk15: 64a 444475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00628921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444310 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001817
n_activity=1205 dram_eff=0.6705
bk0: 68a 444491i bk1: 64a 444465i bk2: 56a 444477i bk3: 56a 444390i bk4: 0a 444730i bk5: 0a 444730i bk6: 0a 444731i bk7: 4a 444711i bk8: 0a 444729i bk9: 0a 444732i bk10: 4a 444713i bk11: 0a 444732i bk12: 4a 444689i bk13: 4a 444706i bk14: 64a 444585i bk15: 72a 444409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00643986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444292 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001893
n_activity=1304 dram_eff=0.6457
bk0: 64a 444512i bk1: 64a 444435i bk2: 56a 444485i bk3: 60a 444396i bk4: 4a 444709i bk5: 8a 444701i bk6: 12a 444669i bk7: 4a 444701i bk8: 0a 444727i bk9: 0a 444728i bk10: 0a 444730i bk11: 4a 444706i bk12: 4a 444705i bk13: 4a 444711i bk14: 64a 444586i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00872664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001965
n_activity=1464 dram_eff=0.597
bk0: 64a 444504i bk1: 68a 444422i bk2: 56a 444505i bk3: 56a 444400i bk4: 16a 444623i bk5: 4a 444705i bk6: 16a 444653i bk7: 8a 444680i bk8: 0a 444725i bk9: 0a 444729i bk10: 0a 444730i bk11: 0a 444732i bk12: 4a 444707i bk13: 0a 444733i bk14: 68a 444559i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00641738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 454, Miss = 57, Miss_rate = 0.126, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 391, Miss = 52, Miss_rate = 0.133, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 54, Miss_rate = 0.125, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 54, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 418, Miss = 55, Miss_rate = 0.132, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 49, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82908
	minimum = 6
	maximum = 40
Network latency average = 8.56989
	minimum = 6
	maximum = 29
Slowest packet = 15116
Flit latency average = 8.37231
	minimum = 6
	maximum = 28
Slowest flit = 23060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 12)
	maximum = 0.0913609 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 32)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4489 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.25 (4 samples)
Network latency average = 12.747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Flit latency average = 12.2284 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Accepted packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Injected flit rate average = 0.0216438 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0445948 (4 samples)
Accepted flit rate average = 0.0216438 (4 samples)
	minimum = 0.0157352 (4 samples)
	maximum = 0.0333051 (4 samples)
Injected packet size average = 1.51583 (4 samples)
Accepted packet size average = 1.51583 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 53 sec (473 sec)
gpgpu_simulation_rate = 9980 (inst/sec)
gpgpu_simulation_rate = 2401 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 600252
gpu_sim_insn = 1253132
gpu_ipc =       2.0877
gpu_tot_sim_cycle = 1963192
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.0429
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 13205544
partiton_reqs_in_parallel_total    = 5269064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.4105
partiton_reqs_in_parallel_util = 13205544
partiton_reqs_in_parallel_util_total    = 5269064
gpu_sim_cycle_parition_util = 600252
gpu_tot_sim_cycle_parition_util    = 239510
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9020
L2_BW  =       0.6913 GB/Sec
L2_BW_total  =       0.6469 GB/Sec
gpu_total_sim_rate=3526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 132, 131, 132, 132, 132, 132, 132, 132, 132, 132, 132, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 204, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5232
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36834	W0_Idle:37230928	W0_Scoreboard:4676159	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1723 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 1547046 
mrq_lat_table:1218 	86 	105 	230 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8760 	2601 	10 	0 	512 	4 	1294 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5926 	259 	79 	0 	5253 	20 	0 	0 	0 	513 	4 	1293 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8359 	2125 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	168 	28 	0 	0 	3 	4 	8 	5 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         4         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    163131     64576    110076     71613     80383    174560    111517    141173     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    117563     11500    173535      7848    134314    166807    115751     46748    175823    176101    177249      5970      4369     20697     35625     72949 
dram[2]:     11493     11493    110079    173646    115583    115045    137073    134634     84581      8189      2912      3869    177366      3443    171326      4581 
dram[3]:     11497     11500    173640      1005    132960     79922     56164    118255      1152     84582      1577    175430     84275      2376      4580    164443 
dram[4]:     11500     11502      1005     32190     36565    140388     31255    175230     19597     40101    131814    126103      3687    174650     66695      3792 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186      2590     72132    119000    170567     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    168847     35062     85138    176200      5219      3032     89893    140304     25045 
dram[7]:    173618     11507       985      3642    150250    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    169574    176420    115011    134876    146795    137919    138205      6228      6473    174037      5844    180277 
dram[9]:     11500     11501      1004     64579     82036    111039     15866     54277     23376      8953      4898     93942    131078    115018    180060    105556 
dram[10]:     47186     57374      5707       987    137763    126904     69874    171353    139630         0     22910     10747     92336         0    133972    156541 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.111111  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  2.375000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  3.000000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.166667  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.333333  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      14696     23662      2999     20778       440      6686      2710     34860      4026       402      1641       970       548      3743     24556     22529
dram[1]:      16557     15184      3644      1966     12136     12012       446       709       417       372       170      1240       491       202     29913     24810
dram[2]:      14434     15151     12421     13076     14951       349       262      3710      8764       311       169       169       169       169     37422     26946
dram[3]:      15151     15063     12307      2484      9420       551       443      7679       316      3579       326       171       230       464     33515     29294
dram[4]:      12657     12523      2209      4101      1226       349       515       258       884       286       311      8468       630     57906     21576     23424
dram[5]:      12613     12490     12985      2258       507       493       236       410       371       160       729      1527       382       169     24548     23503
dram[6]:      12595     12571      6142      2163       348       373     19351       371      1088       926       170       764       363      1185     25648     23392
dram[7]:      20506     12533      2149      1818       863       278       276       643       493    none         227     13070     11584      7309     29805     26842
dram[8]:      16079     12525      2025      2095     35141       471      5126       954      5128       376     25374       169      1072       523     29769     25396
dram[9]:      11876     12525      2161      3217       439       314      1870      1472       144       286       998       260       223     27455     29806     27052
dram[10]:      15184     15638      1926      2317      8708       349       844       343     42270    none         676       389       424    none       29254     25925
maximum mf latency per bank:
dram[0]:      10703    173344     15926    173384       358     68984     32726    173074     33834       341      5000       359       354     17647     10678     10711
dram[1]:      57439     10660     32508       475    173355    173148       359       352       359       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    173154    173374    173149       358       352     33824     34230       352       341       342       341       341    173326     10724
dram[3]:      10659     10638    173041       492    173369       359       358     57474       358     35087       352       342       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358       359       347       352       341       341     64691       347    173085     10633     10664
dram[5]:      10633     10644    173261       499       359       359       352       359       341       348       358     10539       257       341     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347       358       362       341       352       352       359     10646     10665
dram[7]:     173374     10615       477       486      6492       359       352       359       352         0       341     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477    172973       358     33815       358     33833       352    173439       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637       359       359     10414      8206       337       341       352       341       341     81499     10631     10670
dram[10]:      57440     63901       416       461    173364       352       360       358    173359         0       352       352       341         0     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558550 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.0008863
n_activity=3339 dram_eff=0.4139
bk0: 68a 1559127i bk1: 68a 1559048i bk2: 64a 1559085i bk3: 72a 1558918i bk4: 44a 1559114i bk5: 40a 1559148i bk6: 36a 1559092i bk7: 16a 1559188i bk8: 20a 1559174i bk9: 16a 1559224i bk10: 20a 1559158i bk11: 12a 1559236i bk12: 12a 1559231i bk13: 12a 1559232i bk14: 76a 1559089i bk15: 80a 1558968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00183799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558572 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.0008478
n_activity=3311 dram_eff=0.3993
bk0: 72a 1559034i bk1: 64a 1559053i bk2: 72a 1558988i bk3: 68a 1558959i bk4: 52a 1559027i bk5: 48a 1559032i bk6: 20a 1559162i bk7: 16a 1559257i bk8: 12a 1559211i bk9: 8a 1559246i bk10: 4a 1559279i bk11: 12a 1559226i bk12: 20a 1559203i bk13: 16a 1559232i bk14: 68a 1559128i bk15: 80a 1558932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00238247
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558578 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0008555
n_activity=3114 dram_eff=0.4284
bk0: 68a 1559083i bk1: 64a 1559026i bk2: 68a 1559023i bk3: 64a 1558950i bk4: 44a 1559123i bk5: 60a 1558969i bk6: 24a 1559203i bk7: 28a 1559117i bk8: 8a 1559256i bk9: 16a 1559214i bk10: 8a 1559264i bk11: 16a 1559230i bk12: 8a 1559268i bk13: 16a 1559236i bk14: 72a 1559088i bk15: 72a 1558995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00240299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558544 n_act=44 n_pre=28 n_req=201 n_rd=656 n_write=37 bw_util=0.0008889
n_activity=3457 dram_eff=0.4009
bk0: 64a 1559109i bk1: 64a 1559039i bk2: 68a 1559039i bk3: 60a 1558977i bk4: 56a 1558993i bk5: 44a 1559052i bk6: 32a 1559145i bk7: 24a 1559136i bk8: 24a 1559156i bk9: 24a 1559152i bk10: 20a 1559192i bk11: 4a 1559278i bk12: 16a 1559231i bk13: 20a 1559202i bk14: 64a 1559162i bk15: 72a 1558982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00272941
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558596 n_act=39 n_pre=23 n_req=183 n_rd=624 n_write=27 bw_util=0.000835
n_activity=3117 dram_eff=0.4177
bk0: 64a 1559126i bk1: 64a 1559050i bk2: 60a 1559075i bk3: 72a 1558901i bk4: 60a 1559094i bk5: 40a 1559086i bk6: 20a 1559173i bk7: 16a 1559192i bk8: 8a 1559246i bk9: 4a 1559282i bk10: 12a 1559250i bk11: 20a 1559211i bk12: 12a 1559233i bk13: 8a 1559250i bk14: 84a 1559040i bk15: 80a 1558946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0025165
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558593 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.0008337
n_activity=3045 dram_eff=0.4269
bk0: 64a 1559114i bk1: 64a 1559032i bk2: 64a 1559004i bk3: 64a 1558930i bk4: 48a 1559056i bk5: 20a 1559225i bk6: 20a 1559218i bk7: 28a 1559108i bk8: 8a 1559256i bk9: 24a 1559177i bk10: 20a 1559173i bk11: 20a 1559195i bk12: 8a 1559248i bk13: 8a 1559268i bk14: 80a 1559070i bk15: 80a 1558949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00286088
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558662 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.000758
n_activity=2628 dram_eff=0.4498
bk0: 64a 1559139i bk1: 64a 1559073i bk2: 68a 1558982i bk3: 64a 1558906i bk4: 8a 1559286i bk5: 20a 1559264i bk6: 16a 1559247i bk7: 28a 1559169i bk8: 16a 1559211i bk9: 24a 1559125i bk10: 4a 1559278i bk11: 8a 1559252i bk12: 20a 1559199i bk13: 12a 1559234i bk14: 76a 1559078i bk15: 80a 1558938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00322707
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558593 n_act=40 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.000835
n_activity=3098 dram_eff=0.4203
bk0: 72a 1559047i bk1: 64a 1559051i bk2: 60a 1559070i bk3: 68a 1558906i bk4: 44a 1559128i bk5: 40a 1559087i bk6: 20a 1559203i bk7: 20a 1559200i bk8: 12a 1559225i bk9: 0a 1559308i bk10: 8a 1559268i bk11: 20a 1559186i bk12: 28a 1559143i bk13: 24a 1559162i bk14: 68a 1559120i bk15: 72a 1558997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00192585
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558609 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.0008004
n_activity=3133 dram_eff=0.3983
bk0: 68a 1559068i bk1: 64a 1559046i bk2: 60a 1559055i bk3: 60a 1558945i bk4: 20a 1559239i bk5: 24a 1559210i bk6: 24a 1559182i bk7: 20a 1559159i bk8: 16a 1559192i bk9: 24a 1559141i bk10: 20a 1559167i bk11: 8a 1559260i bk12: 20a 1559170i bk13: 20a 1559160i bk14: 68a 1559120i bk15: 80a 1558915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00197203
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558595 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.000844
n_activity=3050 dram_eff=0.4315
bk0: 68a 1559061i bk1: 64a 1559016i bk2: 60a 1559048i bk3: 60a 1558983i bk4: 36a 1559150i bk5: 48a 1559048i bk6: 36a 1559119i bk7: 20a 1559212i bk8: 8a 1559259i bk9: 4a 1559278i bk10: 20a 1559206i bk11: 12a 1559245i bk12: 32a 1559160i bk13: 8a 1559251i bk14: 72a 1559095i bk15: 76a 1558947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262103
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1559309 n_nop=1558550 n_act=49 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0008658
n_activity=3533 dram_eff=0.3821
bk0: 68a 1559052i bk1: 68a 1559004i bk2: 60a 1559056i bk3: 56a 1558992i bk4: 60a 1558955i bk5: 44a 1559103i bk6: 36a 1559055i bk7: 24a 1559167i bk8: 16a 1559178i bk9: 0a 1559297i bk10: 12a 1559228i bk11: 28a 1559162i bk12: 12a 1559248i bk13: 0a 1559314i bk14: 76a 1559078i bk15: 84a 1558908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00198036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648, Miss = 85, Miss_rate = 0.131, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 625, Miss = 80, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 578, Miss = 86, Miss_rate = 0.149, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 76, Miss_rate = 0.124, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 620, Miss = 78, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 646, Miss = 75, Miss_rate = 0.116, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 74, Miss_rate = 0.112, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.10975
	minimum = 6
	maximum = 27
Network latency average = 7.08634
	minimum = 6
	maximum = 23
Slowest packet = 19003
Flit latency average = 6.63175
	minimum = 6
	maximum = 22
Slowest flit = 28849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000145872
	minimum = 5.3311e-05 (at node 3)
	maximum = 0.000315701 (at node 26)
Accepted packet rate average = 0.000145872
	minimum = 5.3311e-05 (at node 3)
	maximum = 0.000315701 (at node 26)
Injected flit rate average = 0.000220141
	minimum = 5.3311e-05 (at node 3)
	maximum = 0.000464806 (at node 48)
Accepted flit rate average= 0.000220141
	minimum = 0.000106622 (at node 3)
	maximum = 0.000564764 (at node 26)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5811 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.4 (5 samples)
Network latency average = 11.6149 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42 (5 samples)
Flit latency average = 11.1091 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.011452 (5 samples)
	minimum = 0.00844639 (5 samples)
	maximum = 0.0178445 (5 samples)
Accepted packet rate average = 0.011452 (5 samples)
	minimum = 0.00844639 (5 samples)
	maximum = 0.0178445 (5 samples)
Injected flit rate average = 0.0173591 (5 samples)
	minimum = 0.00844639 (5 samples)
	maximum = 0.0357688 (5 samples)
Accepted flit rate average = 0.0173591 (5 samples)
	minimum = 0.0126095 (5 samples)
	maximum = 0.026757 (5 samples)
Injected packet size average = 1.51581 (5 samples)
Accepted packet size average = 1.51581 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 14 sec (1694 sec)
gpgpu_simulation_rate = 3526 (inst/sec)
gpgpu_simulation_rate = 1158 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 34955
gpu_sim_insn = 1117092
gpu_ipc =      31.9580
gpu_tot_sim_cycle = 2220297
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.1937
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 769010
partiton_reqs_in_parallel_total    = 18474608
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.6671
partiton_reqs_in_parallel_util = 769010
partiton_reqs_in_parallel_util_total    = 18474608
gpu_sim_cycle_parition_util = 34955
gpu_tot_sim_cycle_parition_util    = 839762
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =       8.4602 GB/Sec
L2_BW_total  =       0.7051 GB/Sec
gpu_total_sim_rate=3988

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0401
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130242
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 168, 152, 168, 153, 168, 153, 153, 153, 153, 153, 153, 147, 132, 132, 132, 147, 132, 132, 132, 132, 147, 147, 132, 132, 132, 147, 225, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 7661
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2332
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 443
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42379	W0_Idle:39035521	W0_Scoreboard:4692833	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1631 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 2220296 
mrq_lat_table:1218 	86 	105 	230 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11574 	2700 	10 	0 	542 	35 	1338 	112 	16 	6 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7637 	391 	221 	259 	5814 	106 	22 	0 	0 	543 	35 	1337 	112 	16 	6 	19 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10157 	2370 	1655 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	1072 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	172 	28 	0 	0 	4 	6 	11 	11 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         4         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    163131     64576    110076     71613     80383    174560    111517    141173     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    117563     11500    173535      7848    134314    166807    115751     46748    175823    176101    177249      5970      4369     20697     35625     72949 
dram[2]:     11493     11493    110079    173646    115583    115045    137073    134634     84581      8189      2912      3869    177366      3443    171326      4581 
dram[3]:     11497     11500    173640      1005    132960     79922     56164    118255      1152     84582      1577    175430     84275      2376      4580    164443 
dram[4]:     11500     11502      1005     32190     36565    140388     31255    175230     19597     40101    131814    126103      3687    174650     66695      3792 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186      2590     72132    119000    170567     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    168847     35062     85138    176200      5219      3032     89893    140304     25045 
dram[7]:    173618     11507       985      3642    150250    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    169574    176420    115011    134876    146795    137919    138205      6228      6473    174037      5844    180277 
dram[9]:     11500     11501      1004     64579     82036    111039     15866     54277     23376      8953      4898     93942    131078    115018    180060    105556 
dram[10]:     47186     57374      5707       987    137763    126904     69874    171353    139630         0     22910     10747     92336         0    133972    156541 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.111111  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  2.375000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  3.000000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.166667  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.333333  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      15043     29217      3657     21381       578      6805      2764     34960      4026       402      1641       970       548      3743     25646     25710
dram[1]:      17001     21389      4183      2511     12282     12132       574       893       417       372       170      1240       491       202     38556     27915
dram[2]:      14950     19235     13076     13753     15113       528       333      3741      8764       311       169       169       169       169     44743     31507
dram[3]:      19439     19190     12910      3191      9512       749       507      7773       316      3579       326       171       230       464     37472     35943
dram[4]:      17198     20555      2888      4711      1379       427       595       310       884       286       311      8468       630     57906     24203     30969
dram[5]:      13208     13004     13677      2943       661       623       348       465       371       160       729      1527       382       169     29465     27162
dram[6]:      18381     16577      6757      2782       478       618     19558       445      1088       926       170       764       363      1185     30552     28757
dram[7]:      24130     16705      2835      2411      1001       356       321       725       493    none         227     13070     11584      7309     35227     32275
dram[8]:      20033     16858      2676      2713     35406       616      5224      1061      5128       376     25374       169      4613       523     35618     32445
dram[9]:      14078     16472      2887      3861       610       422      1889      1543       144       286       998       260       223     27455     38119     31564
dram[10]:      18870     16349      2588      3082      8761       558       919       417     42270    none         676       389       424    none       36326     27628
maximum mf latency per bank:
dram[0]:      10703    173344     15926    173384       375     68984     32726    173074     33834       341      5000       359       354     17647     15831     26179
dram[1]:      57439     31326     32508       475    173355    173148       359       352       359       347       341      4994       352       341     26184     27966
dram[2]:      10675     31227    173154    173374    173149       431       352     33824     34230       352       341       342       341       341    173326     26168
dram[3]:      31255     31255    173041       492    173369       402       358     57474       358     35087       352       342       341       352     20662     26118
dram[4]:      31256     31192       439     32469     11647       358       359       347       352       341       341     64691       347    173085     20902     26181
dram[5]:      10633     10644    173261       499       359       359       352       359       341       348       358     10539       257       341     26182     25966
dram[6]:      28744     28738     57573       534       352       352     75289       347       358       362       341       352       352       359     23530     26073
dram[7]:     173374     31188       477       486      6492       359       352       359       352         0       341     72119     60116     69423     26145     23388
dram[8]:      69934     28734       447       477    172973       358     33815       358     33833       352    173439       341       358       358     26090     26068
dram[9]:      28605     28739       444     17637       388       359     10414      8206       337       341       352       341       341     81499     26036     20926
dram[10]:      57440     63901       416       461    173364       386       360       358    173359         0       352       352       341         0     26092     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623455 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.0008509
n_activity=3339 dram_eff=0.4139
bk0: 68a 1624032i bk1: 68a 1623953i bk2: 64a 1623990i bk3: 72a 1623823i bk4: 44a 1624019i bk5: 40a 1624053i bk6: 36a 1623997i bk7: 16a 1624093i bk8: 20a 1624079i bk9: 16a 1624129i bk10: 20a 1624063i bk11: 12a 1624141i bk12: 12a 1624136i bk13: 12a 1624137i bk14: 76a 1623994i bk15: 80a 1623873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00176455
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623477 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.0008139
n_activity=3311 dram_eff=0.3993
bk0: 72a 1623939i bk1: 64a 1623958i bk2: 72a 1623893i bk3: 68a 1623864i bk4: 52a 1623932i bk5: 48a 1623937i bk6: 20a 1624067i bk7: 16a 1624162i bk8: 12a 1624116i bk9: 8a 1624151i bk10: 4a 1624184i bk11: 12a 1624131i bk12: 20a 1624108i bk13: 16a 1624137i bk14: 68a 1624033i bk15: 80a 1623837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00228726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623483 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0008213
n_activity=3114 dram_eff=0.4284
bk0: 68a 1623988i bk1: 64a 1623931i bk2: 68a 1623928i bk3: 64a 1623855i bk4: 44a 1624028i bk5: 60a 1623874i bk6: 24a 1624108i bk7: 28a 1624022i bk8: 8a 1624161i bk9: 16a 1624119i bk10: 8a 1624169i bk11: 16a 1624135i bk12: 8a 1624173i bk13: 16a 1624141i bk14: 72a 1623993i bk15: 72a 1623900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00230696
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623449 n_act=44 n_pre=28 n_req=201 n_rd=656 n_write=37 bw_util=0.0008533
n_activity=3457 dram_eff=0.4009
bk0: 64a 1624014i bk1: 64a 1623944i bk2: 68a 1623944i bk3: 60a 1623882i bk4: 56a 1623898i bk5: 44a 1623957i bk6: 32a 1624050i bk7: 24a 1624041i bk8: 24a 1624061i bk9: 24a 1624057i bk10: 20a 1624097i bk11: 4a 1624183i bk12: 16a 1624136i bk13: 20a 1624107i bk14: 64a 1624067i bk15: 72a 1623887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00262034
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623501 n_act=39 n_pre=23 n_req=183 n_rd=624 n_write=27 bw_util=0.0008016
n_activity=3117 dram_eff=0.4177
bk0: 64a 1624031i bk1: 64a 1623955i bk2: 60a 1623980i bk3: 72a 1623806i bk4: 60a 1623999i bk5: 40a 1623991i bk6: 20a 1624078i bk7: 16a 1624097i bk8: 8a 1624151i bk9: 4a 1624187i bk10: 12a 1624155i bk11: 20a 1624116i bk12: 12a 1624138i bk13: 8a 1624155i bk14: 84a 1623945i bk15: 80a 1623851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00241594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623498 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.0008004
n_activity=3045 dram_eff=0.4269
bk0: 64a 1624019i bk1: 64a 1623937i bk2: 64a 1623909i bk3: 64a 1623835i bk4: 48a 1623961i bk5: 20a 1624130i bk6: 20a 1624123i bk7: 28a 1624013i bk8: 8a 1624161i bk9: 24a 1624082i bk10: 20a 1624078i bk11: 20a 1624100i bk12: 8a 1624153i bk13: 8a 1624173i bk14: 80a 1623975i bk15: 80a 1623854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00274656
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623567 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0007277
n_activity=2628 dram_eff=0.4498
bk0: 64a 1624044i bk1: 64a 1623978i bk2: 68a 1623887i bk3: 64a 1623811i bk4: 8a 1624191i bk5: 20a 1624169i bk6: 16a 1624152i bk7: 28a 1624074i bk8: 16a 1624116i bk9: 24a 1624030i bk10: 4a 1624183i bk11: 8a 1624157i bk12: 20a 1624104i bk13: 12a 1624139i bk14: 76a 1623983i bk15: 80a 1623843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00309811
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623498 n_act=40 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0008016
n_activity=3098 dram_eff=0.4203
bk0: 72a 1623952i bk1: 64a 1623956i bk2: 60a 1623975i bk3: 68a 1623811i bk4: 44a 1624033i bk5: 40a 1623992i bk6: 20a 1624108i bk7: 20a 1624105i bk8: 12a 1624130i bk9: 0a 1624213i bk10: 8a 1624173i bk11: 20a 1624091i bk12: 28a 1624048i bk13: 24a 1624067i bk14: 68a 1624025i bk15: 72a 1623902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00184889
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623514 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.0007684
n_activity=3133 dram_eff=0.3983
bk0: 68a 1623973i bk1: 64a 1623951i bk2: 60a 1623960i bk3: 60a 1623850i bk4: 20a 1624144i bk5: 24a 1624115i bk6: 24a 1624087i bk7: 20a 1624064i bk8: 16a 1624097i bk9: 24a 1624046i bk10: 20a 1624072i bk11: 8a 1624165i bk12: 20a 1624075i bk13: 20a 1624065i bk14: 68a 1624025i bk15: 80a 1623820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00189322
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623500 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.0008102
n_activity=3050 dram_eff=0.4315
bk0: 68a 1623966i bk1: 64a 1623921i bk2: 60a 1623953i bk3: 60a 1623888i bk4: 36a 1624055i bk5: 48a 1623953i bk6: 36a 1624024i bk7: 20a 1624117i bk8: 8a 1624164i bk9: 4a 1624183i bk10: 20a 1624111i bk11: 12a 1624150i bk12: 32a 1624065i bk13: 8a 1624156i bk14: 72a 1624000i bk15: 76a 1623852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00251629
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1624214 n_nop=1623455 n_act=49 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0008312
n_activity=3533 dram_eff=0.3821
bk0: 68a 1623957i bk1: 68a 1623909i bk2: 60a 1623961i bk3: 56a 1623897i bk4: 60a 1623860i bk5: 44a 1624008i bk6: 36a 1623960i bk7: 24a 1624072i bk8: 16a 1624083i bk9: 0a 1624202i bk10: 12a 1624133i bk11: 28a 1624067i bk12: 12a 1624153i bk13: 0a 1624219i bk14: 76a 1623983i bk15: 84a 1623813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00190123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 774, Miss = 85, Miss_rate = 0.110, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 758, Miss = 80, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 706, Miss = 86, Miss_rate = 0.122, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 746, Miss = 76, Miss_rate = 0.102, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 78, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 77, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 773, Miss = 75, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1061, Miss = 74, Miss_rate = 0.070, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.5562
	minimum = 6
	maximum = 319
Network latency average = 15.7529
	minimum = 6
	maximum = 245
Slowest packet = 29313
Flit latency average = 16.319
	minimum = 6
	maximum = 244
Slowest flit = 45956
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0017852
	minimum = 0.00108714 (at node 23)
	maximum = 0.00572181 (at node 44)
Accepted packet rate average = 0.0017852
	minimum = 0.00108714 (at node 23)
	maximum = 0.00572181 (at node 44)
Injected flit rate average = 0.00267781
	minimum = 0.0012588 (at node 23)
	maximum = 0.00703782 (at node 44)
Accepted flit rate average= 0.00267781
	minimum = 0.00200263 (at node 23)
	maximum = 0.0101276 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7436 (6 samples)
	minimum = 6 (6 samples)
	maximum = 101.833 (6 samples)
Network latency average = 12.3045 (6 samples)
	minimum = 6 (6 samples)
	maximum = 75.8333 (6 samples)
Flit latency average = 11.9774 (6 samples)
	minimum = 6 (6 samples)
	maximum = 75 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0098409 (6 samples)
	minimum = 0.00721985 (6 samples)
	maximum = 0.0158241 (6 samples)
Accepted packet rate average = 0.0098409 (6 samples)
	minimum = 0.00721985 (6 samples)
	maximum = 0.0158241 (6 samples)
Injected flit rate average = 0.0149122 (6 samples)
	minimum = 0.00724846 (6 samples)
	maximum = 0.0309803 (6 samples)
Accepted flit rate average = 0.0149122 (6 samples)
	minimum = 0.0108417 (6 samples)
	maximum = 0.0239854 (6 samples)
Injected packet size average = 1.51533 (6 samples)
Accepted packet size average = 1.51533 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 38 sec (1778 sec)
gpgpu_simulation_rate = 3988 (inst/sec)
gpgpu_simulation_rate = 1248 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 441625
gpu_sim_insn = 1294722
gpu_ipc =       2.9317
gpu_tot_sim_cycle = 2889144
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       2.9024
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 9715750
partiton_reqs_in_parallel_total    = 19243618
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.0235
partiton_reqs_in_parallel_util = 9715750
partiton_reqs_in_parallel_util_total    = 19243618
gpu_sim_cycle_parition_util = 441625
gpu_tot_sim_cycle_parition_util    = 874717
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       3.4812 GB/Sec
L2_BW_total  =       1.0740 GB/Sec
gpu_total_sim_rate=3015

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0297
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177865
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
199, 199, 432, 447, 566, 411, 536, 214, 199, 307, 199, 199, 199, 199, 199, 199, 170, 155, 273, 155, 170, 155, 155, 155, 155, 170, 170, 155, 155, 155, 170, 248, 155, 170, 155, 377, 155, 155, 560, 155, 155, 155, 155, 155, 155, 155, 155, 155, 299, 155, 155, 155, 155, 170, 430, 155, 155, 155, 155, 155, 170, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3011
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 443
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48828	W0_Idle:47654076	W0_Scoreboard:18236277	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 221118 
averagemflatency = 2075 
max_icnt2mem_latency = 220865 
max_icnt2sh_latency = 2889143 
mrq_lat_table:3717 	90 	108 	617 	136 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26481 	3656 	10 	0 	547 	47 	1353 	144 	83 	93 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21592 	398 	221 	259 	7717 	106 	22 	0 	0 	548 	47 	1352 	144 	83 	93 	156 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22347 	2424 	1655 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	5046 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	807 	34 	2 	2 	15 	39 	58 	56 	25 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12         6         8         6         8         8        10         6        12         8        16        16 
dram[1]:        17        16        15        16         4         6         4        14        10         8         8        10        12        15        16        16 
dram[2]:        16        16        17        15         5         7         6        12        14        12         8         8        10        12        16        16 
dram[3]:        16        16        16        15         4         3        10         8         8         6         8        14        16        16        16        16 
dram[4]:        16        16        15        15        10         6        10         4         6        10        10         8        10        16        16        16 
dram[5]:         0        16        15        15        14         8         8         8         8        18        14         8        14        12        16        10 
dram[6]:        16        16        15        15         4         8        10        14        14         6        12        12        10         8        16        18 
dram[7]:        17        16        16        14         8         4        12         8         8        16        10         4        14        16        16        16 
dram[8]:        16        16        15        14         7        10         6        10         8         6         4        10        12        10        16        16 
dram[9]:        16        16        15        16         5         6        12         6         8        12         6        10        24         8        16        16 
dram[10]:        17        16        14        14         6         6         6        10         8        12        14        14        10        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    103422    110076    170093     91797    174560    111517    222225    174273    395905    196993    230390    133718    113776    121032 
dram[1]:    117563    140645    173535     96088    199820    166807    319001    183253    175823    232991    177249    254963    208767    269368     35625     72949 
dram[2]:     35444     78696    110079    174946    115583    115045    143643    134634     84581    185380    130257    274544    177366    267794    270273    146304 
dram[3]:    179744     35525    173640     94965    132960     87783    180114    118255    223065    179568    285475    206296    140497    119636     52879    164443 
dram[4]:    106671    114617      2184    165657     60059    219459    120447    175230    153700    160986    131814    126103    115908    256964    155904    154669 
dram[5]:     11504     11507    173636    176329    256274    107588    176587    177650     88186    322047    328211    119000    170567    199003     88125    238288 
dram[6]:     69986     95367     57674     99973     38754    166929    137758    168847    305423     85138    201072    184752    222900     98052    140304    144144 
dram[7]:    173618    215196     94897     80216    150250    141784    142965    128376    230531    109218    138840    165080    362928    160407    220497     70764 
dram[8]:     87300     35629     86799    145326    169574    212089    227018    222733    146795    137919    170043    151766    156299    174037     50421    180277 
dram[9]:    164114     98456     54989     64579    116589    210309     56085     90244    111096    191043     69088    163261    213434    140641    180060    105556 
dram[10]:     91176     57374    137956     87296    185344    138195    145976    171353    139630    134079    282598    259196    210582    298818    135585    162986 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  3.833333  2.687500  3.000000  2.133333  2.062500  3.750000  2.600000  2.888889  2.300000  3.833333  3.000000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  2.052632  2.846154  1.750000  3.222222  3.500000  2.666667  2.636364  3.250000  3.142857  3.500000  8.250000  4.444445 
dram[2]:  4.750000  5.000000  6.333333  3.428571  2.187500  2.411765  2.333333  2.769231  7.000000  4.000000  2.600000  2.777778  4.000000  5.000000  5.666667  5.000000 
dram[3]:  6.666667  5.250000  2.666667  4.000000  2.210526  1.583333  2.642857  2.307692  2.272727  2.750000  2.777778  5.000000  4.833333  3.428571  3.333333  7.200000 
dram[4]:  3.666667  4.750000  5.666667  4.000000  3.200000  2.866667  2.384615  2.500000  2.666667  3.375000  3.125000  3.333333  2.142857  3.428571  3.583333  5.857143 
dram[5]: 16.000000  8.500000  3.500000  4.000000  3.545455  2.642857  2.857143  2.062500  2.666667  8.000000  3.571429  3.100000  3.285714  4.000000  7.600000  4.714286 
dram[6]:  6.000000  4.600000  4.000000  5.250000  1.666667  3.000000  2.692308  4.111111  2.916667  2.692308  4.800000  2.900000  3.888889  2.181818  4.100000  6.833333 
dram[7]:  5.250000  6.000000  5.750000  2.875000  3.500000  2.533333  3.666667  2.750000  3.166667  5.800000  3.142857  2.300000  3.750000  3.875000  3.090909  5.666667 
dram[8]:  4.200000  7.000000  3.428571  3.285714  2.727273  3.200000  2.166667  2.250000  2.818182  4.166667  2.214286  3.833333  3.454545  3.000000  4.857143  5.285714 
dram[9]:  4.750000  5.250000  3.285714  3.666667  2.785714  2.166667  3.200000  3.285714  2.875000  2.750000  4.333333  3.428571  7.750000  2.666667  6.200000  3.363636 
dram[10]:  4.200000  6.000000  4.000000  3.428571  2.263158  2.588235  2.500000  2.400000  3.571429  9.333333  4.166667  3.625000  3.750000  5.000000  4.375000  3.888889 
average row locality = 4964/1490 = 3.331544
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         5        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        11         9        13        10         9        13         9         9        13        10         4         9 
dram[4]:         0         0         0         1         7        13        11        11         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         8         7        10        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         7        12        15        12        13        11        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         5        14         8        12        13        11        10         9        18        11         7         9 
dram[9]:         0         0         2         2        10        10        12         8         9         9        11        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1358
min_bank_accesses = 0!
chip skew: 134/116 = 1.16
average mf latency per bank:
dram[0]:      24747     31378      9571     23006       620      2842      4097     35543     10801     21130      2877       700     12576      9186     15307     19222
dram[1]:      26655     28794      4260     16664     10054      5371     15323     11258      6761     14944     11273      5394      1822      9340     21510     16500
dram[2]:      15996     33442     18582     22688      8941      5833     22820      7590      9705     13052     11646       873     10299     10514     31317     28381
dram[3]:      39832     25569     14274     10519      7619      6318     14180     13677      3751     19022      4506       836      9645     22068     24689     20501
dram[4]:      24206     34101      3092      8641      4053      5682      7322     26469     15972     14503     13639     14604     21957     16447     27241     17830
dram[5]:      13765     12899     10839     26394       591      3224      9553     15066     17450      3886       840     25469     16806      7472     18262     26422
dram[6]:      21572     16487      6140      7740      7861      3807     10784     12923      7583      8536      3185      7737     10230     13562     26833     16647
dram[7]:      32643     27140     28131     19482      5887     11233      1640      8157     12075      5954     12904     18711      6601      5738     26594     21717
dram[8]:      27441     30762     13217     16043     18354      3832     11119     27438     11648       623     32932     12169      9822      5722     21576     19709
dram[9]:      27297     36217      7178      3315       702      1627      8228      6157      7891     17671       662      7645      2933     23671     23883     26020
dram[10]:      32910     16122      2431      8693      4830      3030      9195      8411     19677     10277      8753     16443     17128      9772     21187     18598
maximum mf latency per bank:
dram[0]:     203007    173344    104218    173384       375     68984     41493    218517    135375    195064     49309       361    203006    203004     31536     39321
dram[1]:     200227    192515     32508    171914    189948    173148    221105    184908    135496    169242    205610    122325     26276    174352     26184     27966
dram[2]:      36719    187350    173154    173374    173149    117270    215909    221118    164044    158831    205605      5474    213424    200396    200411    200408
dram[3]:     210825     96542    173041    151093    173369    117170    179576    215916     54518    216028     62341     10714    197797    216030     73099     39215
dram[4]:     127640    208211       439    109553     91354    114565    195193    202701    202743    213425    205610    205606    213426    213425    218634     26181
dram[5]:      10633     10644    173261    208217       359     91198    179715    218633    169219     57124      5564    205606    216029     99153     26182    161326
dram[6]:      80948     96381     57573    104178    161525    106922    218634    162364     86147    140561     60136    148543    208212    161318    203005     26073
dram[7]:     216031    210817    216032    218634    174529    177125     38758    145941    218636    164129    197660    208215     60116     70461    205609     73082
dram[8]:     124854    127728    151130    208233    218636    117223    179632    203456    169275      2938    205593    208194    208217    125138     73126     26068
dram[9]:     213420    216031    109406     17637       388     36259    148258    115939    169324    216029       358    122499     23661    197794     26036    216032
dram[10]:     213421     63901       416    151122    173364    106923    201472    200743    173359    143327    208210    205609    200400    158734     26092     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442545 n_act=137 n_pre=121 n_req=453 n_rd=1320 n_write=123 bw_util=0.001181
n_activity=9839 dram_eff=0.2933
bk0: 76a 2444003i bk1: 80a 2443924i bk2: 72a 2443974i bk3: 88a 2443746i bk4: 124a 2443578i bk5: 104a 2443756i bk6: 88a 2443655i bk7: 92a 2443592i bk8: 68a 2443807i bk9: 68a 2443794i bk10: 64a 2443811i bk11: 60a 2443824i bk12: 52a 2443913i bk13: 64a 2443811i bk14: 116a 2443770i bk15: 104a 2443760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00143971
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442595 n_act=135 n_pre=119 n_req=437 n_rd=1280 n_write=117 bw_util=0.001143
n_activity=9727 dram_eff=0.2872
bk0: 76a 2443933i bk1: 76a 2443900i bk2: 80a 2443871i bk3: 76a 2443871i bk4: 124a 2443526i bk5: 108a 2443653i bk6: 64a 2443811i bk7: 76a 2443803i bk8: 48a 2443925i bk9: 80a 2443712i bk10: 72a 2443752i bk11: 64a 2443826i bk12: 52a 2443905i bk13: 64a 2443844i bk14: 100a 2443880i bk15: 120a 2443584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00174205
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x80513b00, atomic=0 1 entries : 0x7f9b39c6ae70 :  mf: uid=325319, sid02:w09, part=2, addr=0x80513b60, load , size=32, unknown  status = IN_PARTITION_DRAM (2889143), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442591 n_act=130 n_pre=114 n_req=443 n_rd=1291 n_write=120 bw_util=0.001155
n_activity=9421 dram_eff=0.2995
bk0: 76a 2443955i bk1: 80a 2443868i bk2: 72a 2443939i bk3: 92a 2443725i bk4: 108a 2443632i bk5: 116a 2443547i bk6: 84a 2443747i bk7: 92a 2443644i bk8: 43a 2443994i bk9: 68a 2443863i bk10: 64a 2443809i bk11: 60a 2443835i bk12: 76a 2443802i bk13: 44a 2443992i bk14: 104a 2443821i bk15: 112a 2443689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00178624
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442495 n_act=154 n_pre=138 n_req=454 n_rd=1340 n_write=119 bw_util=0.001194
n_activity=10560 dram_eff=0.2763
bk0: 80a 2443973i bk1: 84a 2443873i bk2: 96a 2443766i bk3: 80a 2443792i bk4: 124a 2443515i bk5: 116a 2443417i bk6: 96a 2443610i bk7: 80a 2443700i bk8: 64a 2443775i bk9: 80a 2443688i bk10: 64a 2443825i bk11: 44a 2443978i bk12: 64a 2443870i bk13: 56a 2443889i bk14: 104a 2443799i bk15: 108a 2443700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0020313
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442506 n_act=143 n_pre=127 n_req=462 n_rd=1344 n_write=126 bw_util=0.001203
n_activity=10250 dram_eff=0.2868
bk0: 88a 2443895i bk1: 76a 2443888i bk2: 68a 2443945i bk3: 92a 2443728i bk4: 100a 2443802i bk5: 120a 2443563i bk6: 80a 2443689i bk7: 76a 2443742i bk8: 64a 2443845i bk9: 64a 2443831i bk10: 60a 2443865i bk11: 72a 2443799i bk12: 76a 2443678i bk13: 56a 2443881i bk14: 132a 2443622i bk15: 120a 2443634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00197034
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442668 n_act=116 n_pre=100 n_req=429 n_rd=1244 n_write=118 bw_util=0.001114
n_activity=9021 dram_eff=0.302
bk0: 64a 2444054i bk1: 68a 2443950i bk2: 80a 2443828i bk3: 80a 2443781i bk4: 112a 2443714i bk5: 116a 2443636i bk6: 52a 2443926i bk7: 92a 2443609i bk8: 56a 2443832i bk9: 68a 2443860i bk10: 60a 2443874i bk11: 76a 2443767i bk12: 56a 2443873i bk13: 48a 2443971i bk14: 112a 2443825i bk15: 104a 2443733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00204644
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442426 n_act=147 n_pre=131 n_req=486 n_rd=1408 n_write=134 bw_util=0.001262
n_activity=10697 dram_eff=0.2883
bk0: 72a 2444015i bk1: 92a 2443875i bk2: 76a 2443863i bk3: 76a 2443780i bk4: 112a 2443516i bk5: 104a 2443732i bk6: 92a 2443669i bk7: 88a 2443730i bk8: 92a 2443683i bk9: 88a 2443652i bk10: 52a 2443925i bk11: 68a 2443785i bk12: 80a 2443754i bk13: 64a 2443810i bk14: 128a 2443689i bk15: 124a 2443651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00241301
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442575 n_act=128 n_pre=112 n_req=453 n_rd=1304 n_write=127 bw_util=0.001171
n_activity=9472 dram_eff=0.3022
bk0: 80a 2443938i bk1: 72a 2443927i bk2: 84a 2443886i bk3: 88a 2443693i bk4: 120a 2443669i bk5: 116a 2443632i bk6: 80a 2443774i bk7: 88a 2443699i bk8: 44a 2443942i bk9: 64a 2443892i bk10: 52a 2443917i bk11: 56a 2443831i bk12: 72a 2443809i bk13: 72a 2443805i bk14: 112a 2443714i bk15: 104a 2443708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0015064
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442502 n_act=143 n_pre=127 n_req=466 n_rd=1344 n_write=130 bw_util=0.001206
n_activity=10178 dram_eff=0.2896
bk0: 84a 2443908i bk1: 84a 2443910i bk2: 88a 2443788i bk3: 88a 2443715i bk4: 100a 2443791i bk5: 136a 2443536i bk6: 72a 2443763i bk7: 60a 2443750i bk8: 72a 2443731i bk9: 56a 2443888i bk10: 84a 2443681i bk11: 56a 2443919i bk12: 80a 2443709i bk13: 64a 2443806i bk14: 108a 2443807i bk15: 112a 2443677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00165122
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442648 n_act=125 n_pre=109 n_req=428 n_rd=1248 n_write=116 bw_util=0.001116
n_activity=9242 dram_eff=0.2952
bk0: 76a 2443939i bk1: 84a 2443850i bk2: 84a 2443795i bk3: 80a 2443761i bk4: 116a 2443640i bk5: 116a 2443539i bk6: 80a 2443729i bk7: 60a 2443889i bk8: 56a 2443869i bk9: 52a 2443860i bk10: 60a 2443887i bk11: 56a 2443889i bk12: 72a 2443901i bk13: 40a 2443984i bk14: 100a 2443888i bk15: 116a 2443597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192575
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2444246 n_nop=2442568 n_act=133 n_pre=117 n_req=453 n_rd=1300 n_write=128 bw_util=0.001168
n_activity=9772 dram_eff=0.2923
bk0: 80a 2443899i bk1: 72a 2443920i bk2: 72a 2443912i bk3: 88a 2443732i bk4: 128a 2443499i bk5: 124a 2443518i bk6: 80a 2443688i bk7: 92a 2443560i bk8: 60a 2443860i bk9: 60a 2443923i bk10: 56a 2443898i bk11: 68a 2443817i bk12: 36a 2444038i bk13: 60a 2443939i bk14: 112a 2443794i bk15: 112a 2443648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00154444

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 1369, Miss = 154, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1670, Miss = 173, Miss_rate = 0.104, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1499, Miss = 169, Miss_rate = 0.113, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[10]: Access = 1306, Miss = 148, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1531, Miss = 163, Miss_rate = 0.106, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1577, Miss = 176, Miss_rate = 0.112, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1810, Miss = 172, Miss_rate = 0.095, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3179
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.83191
	minimum = 6
	maximum = 21
Network latency average = 6.83141
	minimum = 6
	maximum = 21
Slowest packet = 36747
Flit latency average = 6.31449
	minimum = 6
	maximum = 20
Slowest flit = 55583
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000734562
	minimum = 0.00032154 (at node 25)
	maximum = 0.00119898 (at node 15)
Accepted packet rate average = 0.000734562
	minimum = 0.00032154 (at node 25)
	maximum = 0.00119898 (at node 15)
Injected flit rate average = 0.00111409
	minimum = 0.000386075 (at node 25)
	maximum = 0.00199717 (at node 34)
Accepted flit rate average= 0.00111409
	minimum = 0.000578546 (at node 25)
	maximum = 0.00217379 (at node 15)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4705 (7 samples)
	minimum = 6 (7 samples)
	maximum = 90.2857 (7 samples)
Network latency average = 11.5227 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68 (7 samples)
Flit latency average = 11.1684 (7 samples)
	minimum = 6 (7 samples)
	maximum = 67.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00853999 (7 samples)
	minimum = 0.00623438 (7 samples)
	maximum = 0.0137348 (7 samples)
Accepted packet rate average = 0.00853999 (7 samples)
	minimum = 0.00623438 (7 samples)
	maximum = 0.0137348 (7 samples)
Injected flit rate average = 0.0129411 (7 samples)
	minimum = 0.00626812 (7 samples)
	maximum = 0.0268399 (7 samples)
Accepted flit rate average = 0.0129411 (7 samples)
	minimum = 0.00937554 (7 samples)
	maximum = 0.0208695 (7 samples)
Injected packet size average = 1.51535 (7 samples)
Accepted packet size average = 1.51535 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 21 sec (2781 sec)
gpgpu_simulation_rate = 3015 (inst/sec)
gpgpu_simulation_rate = 1038 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2895
gpu_sim_insn = 1132352
gpu_ipc =     391.1406
gpu_tot_sim_cycle = 3114189
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.0563
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7186
partiton_reqs_in_parallel = 63690
partiton_reqs_in_parallel_total    = 28959368
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3196
partiton_reqs_in_parallel_util = 63690
partiton_reqs_in_parallel_util_total    = 28959368
gpu_sim_cycle_parition_util = 2895
gpu_tot_sim_cycle_parition_util    = 1316342
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     223.4218 GB/Sec
L2_BW_total  =       1.2041 GB/Sec
gpu_total_sim_rate=3405

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0260
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204315
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 468, 483, 602, 447, 572, 250, 235, 343, 235, 220, 235, 235, 235, 220, 191, 191, 309, 176, 206, 191, 176, 191, 176, 206, 191, 191, 191, 191, 206, 284, 191, 206, 191, 413, 191, 176, 596, 176, 191, 191, 191, 176, 176, 191, 176, 191, 320, 176, 191, 191, 176, 206, 466, 191, 176, 191, 191, 176, 191, 176, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 48146
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40625
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2635
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101845	W0_Idle:47689875	W0_Scoreboard:18250759	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 221118 
averagemflatency = 1786 
max_icnt2mem_latency = 220865 
max_icnt2sh_latency = 3114188 
mrq_lat_table:3717 	90 	108 	617 	136 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32071 	4319 	198 	383 	547 	47 	1353 	144 	83 	93 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23410 	654 	555 	1216 	9828 	816 	142 	194 	324 	548 	47 	1352 	144 	83 	93 	156 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24166 	2649 	1659 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	9822 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	810 	37 	2 	2 	15 	39 	58 	56 	25 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12         6         8         6         8         8        10         6        12         8        16        16 
dram[1]:        17        16        15        16         4         6         4        14        10         8         8        10        12        15        16        16 
dram[2]:        16        16        17        15         5         7         6        12        14        12         8         8        10        12        16        16 
dram[3]:        16        16        16        15         4         3        10         8         8         6         8        14        16        16        16        16 
dram[4]:        16        16        15        15        10         6        10         4         6        10        10         8        10        16        16        16 
dram[5]:         0        16        15        15        14         8         8         8         8        18        14         8        14        12        16        10 
dram[6]:        16        16        15        15         4         8        10        14        14         6        12        12        10         8        16        18 
dram[7]:        17        16        16        14         8         4        12         8         8        16        10         4        14        16        16        16 
dram[8]:        16        16        15        14         7        10         6        10         8         6         4        10        12        10        16        16 
dram[9]:        16        16        15        16         5         6        12         6         8        12         6        10        24         8        16        16 
dram[10]:        17        16        14        14         6         6         6        10         8        12        14        14        10        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    103422    110076    170093     91797    174560    111517    222225    174273    395905    196993    230390    133718    113776    121032 
dram[1]:    117563    140645    173535     96088    199820    166807    319001    183253    175823    232991    177249    254963    208767    269368     35625     72949 
dram[2]:     35444     78696    110079    174946    115583    115045    143643    134634     84581    185380    130257    274544    177366    267794    270273    146304 
dram[3]:    179744     35525    173640     94965    132960     87783    180114    118255    223065    179568    285475    206296    140497    119636     52879    164443 
dram[4]:    106671    114617      2184    165657     60059    219459    120447    175230    153700    160986    131814    126103    115908    256964    155904    154669 
dram[5]:     11504     11507    173636    176329    256274    107588    176587    177650     88186    322047    328211    119000    170567    199003     88125    238288 
dram[6]:     69986     95367     57674     99973     38754    166929    137758    168847    305423     85138    201072    184752    222900     98052    140304    144144 
dram[7]:    173618    215196     94897     80216    150250    141784    142965    128376    230531    109218    138840    165080    362928    160407    220497     70764 
dram[8]:     87300     35629     86799    145326    169574    212089    227018    222733    146795    137919    170043    151766    156299    174037     50421    180277 
dram[9]:    164114     98456     54989     64579    116589    210309     56085     90244    111096    191043     69088    163261    213434    140641    180060    105556 
dram[10]:     91176     57374    137956     87296    185344    138195    145976    171353    139630    134079    282598    259196    210582    298818    135585    162986 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  3.833333  2.687500  3.000000  2.133333  2.062500  3.750000  2.600000  2.888889  2.300000  3.833333  3.000000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  2.052632  2.846154  1.750000  3.222222  3.500000  2.666667  2.636364  3.250000  3.142857  3.500000  8.250000  4.444445 
dram[2]:  4.750000  5.000000  6.333333  3.428571  2.187500  2.411765  2.333333  2.769231  7.000000  4.000000  2.600000  2.777778  4.000000  5.000000  5.666667  5.000000 
dram[3]:  6.666667  5.250000  2.666667  4.000000  2.210526  1.583333  2.642857  2.307692  2.272727  2.750000  2.777778  5.000000  4.833333  3.428571  3.333333  7.200000 
dram[4]:  3.666667  4.750000  5.666667  4.000000  3.200000  2.866667  2.384615  2.500000  2.666667  3.375000  3.125000  3.333333  2.142857  3.428571  3.583333  5.857143 
dram[5]: 16.000000  8.500000  3.500000  4.000000  3.545455  2.642857  2.857143  2.062500  2.666667  8.000000  3.571429  3.100000  3.285714  4.000000  7.600000  4.714286 
dram[6]:  6.000000  4.600000  4.000000  5.250000  1.666667  3.000000  2.692308  4.111111  2.916667  2.692308  4.800000  2.900000  3.888889  2.181818  4.100000  6.833333 
dram[7]:  5.250000  6.000000  5.750000  2.875000  3.500000  2.533333  3.666667  2.750000  3.166667  5.800000  3.142857  2.300000  3.750000  3.875000  3.090909  5.666667 
dram[8]:  4.200000  7.000000  3.428571  3.285714  2.727273  3.200000  2.166667  2.250000  2.818182  4.166667  2.214286  3.833333  3.454545  3.000000  4.857143  5.285714 
dram[9]:  4.750000  5.250000  3.285714  3.666667  2.785714  2.166667  3.200000  3.285714  2.875000  2.750000  4.333333  3.428571  7.750000  2.666667  6.200000  3.363636 
dram[10]:  4.200000  6.000000  4.000000  3.428571  2.263158  2.588235  2.500000  2.400000  3.571429  9.333333  4.166667  3.625000  3.750000  5.000000  4.375000  3.888889 
average row locality = 4964/1490 = 3.331544
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        12         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         5        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        13        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        11         9        13        10         9        13         9         9        13        10         4         9 
dram[4]:         0         0         0         1         7        13        11        11         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         8         7        10        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         7        12        15        12        13        11        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         5        14         8        12        13        11        10         9        18        11         7         9 
dram[9]:         0         0         2         2        10        10        12         8         9         9        11        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1358
min_bank_accesses = 0!
chip skew: 134/116 = 1.16
average mf latency per bank:
dram[0]:      25516     32103     10534     23851       807      3129      4178     35630     10801     21130      2877       700     12576      9186     16192     20065
dram[1]:      27472     29640      5058     17529     10255      5578     15465     11317      6761     14944     11273      5394      1822      9340     22689     17439
dram[2]:      16948     34192     19371     23406      9100      6012     22907      7652      9705     13052     11646       873     10299     10514     32099     29297
dram[3]:      40744     26295     14924     11289      7802      6520     14233     13790      3751     19022      4506       836      9645     22068     25801     21323
dram[4]:      24872     35097      4115      9379      4297      5842      7386     26571     15972     14503     13639     14604     21957     16447     27949     18475
dram[5]:      14748     14030     11691     27239       771      3458      9656     15128     17450      3886       840     25469     16806      7472     19100     27514
dram[6]:      22542     17015      6945      8530      8100      4009     10842     12980      7583      8536      3185      7737     10230     13562     27615     17277
dram[7]:      33404     27880     28840     20230      6095     11485      1721      8235     12075      5954     12904     18711      6601      5738     27179     22493
dram[8]:      28212     31569     14006     16850     18637      4031     11235     27535     11648       623     32932     12169     16780      5722     22331     20429
dram[9]:      28078     37057      7908      4032       902      1817      8294      6231      7891     17671       662      7645      2933     23671     24566     26635
dram[10]:      33604     16944      3184      9415      5011      3185      9251      8477     19677     10277      8753     16443     17128      9772     21882     19441
maximum mf latency per bank:
dram[0]:     203007    173344    104218    173384       375     68984     41493    218517    135375    195064     49309       361    203006    203004     31536     39321
dram[1]:     200227    192515     32508    171914    189948    173148    221105    184908    135496    169242    205610    122325     26276    174352     26184     27966
dram[2]:      36719    187350    173154    173374    173149    117270    215909    221118    164044    158831    205605      5474    213424    200396    200411    200408
dram[3]:     210825     96542    173041    151093    173369    117170    179576    215916     54518    216028     62341     10714    197797    216030     73099     39215
dram[4]:     127640    208211       439    109553     91354    114565    195193    202701    202743    213425    205610    205606    213426    213425    218634     26181
dram[5]:      10633     10644    173261    208217       359     91198    179715    218633    169219     57124      5564    205606    216029     99153     26182    161326
dram[6]:      80948     96381     57573    104178    161525    106922    218634    162364     86147    140561     60136    148543    208212    161318    203005     26073
dram[7]:     216031    210817    216032    218634    174529    177125     38758    145941    218636    164129    197660    208215     60116     70461    205609     73082
dram[8]:     124854    127728    151130    208233    218636    117223    179632    203456    169275      2938    205593    208194    208217    125138     73126     26068
dram[9]:     213420    216031    109406     17637       388     36259    148258    115939    169324    216029       358    122499     23661    197794     26036    216032
dram[10]:     213421     63901       537    151122    173364    106923    201472    200743    173359    143327    208210    205609    200400    158734     26092     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2447919 n_act=137 n_pre=121 n_req=453 n_rd=1320 n_write=123 bw_util=0.001178
n_activity=9839 dram_eff=0.2933
bk0: 76a 2449377i bk1: 80a 2449298i bk2: 72a 2449348i bk3: 88a 2449120i bk4: 124a 2448952i bk5: 104a 2449130i bk6: 88a 2449029i bk7: 92a 2448966i bk8: 68a 2449181i bk9: 68a 2449168i bk10: 64a 2449185i bk11: 60a 2449198i bk12: 52a 2449287i bk13: 64a 2449185i bk14: 116a 2449144i bk15: 104a 2449134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00143655
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2447969 n_act=135 n_pre=119 n_req=437 n_rd=1280 n_write=117 bw_util=0.001141
n_activity=9727 dram_eff=0.2872
bk0: 76a 2449307i bk1: 76a 2449274i bk2: 80a 2449245i bk3: 76a 2449245i bk4: 124a 2448900i bk5: 108a 2449027i bk6: 64a 2449185i bk7: 76a 2449177i bk8: 48a 2449299i bk9: 80a 2449086i bk10: 72a 2449126i bk11: 64a 2449200i bk12: 52a 2449279i bk13: 64a 2449218i bk14: 100a 2449254i bk15: 120a 2448958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00173823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2447964 n_act=130 n_pre=114 n_req=443 n_rd=1292 n_write=120 bw_util=0.001153
n_activity=9434 dram_eff=0.2993
bk0: 76a 2449329i bk1: 80a 2449242i bk2: 72a 2449313i bk3: 92a 2449099i bk4: 108a 2449006i bk5: 116a 2448921i bk6: 84a 2449121i bk7: 92a 2449018i bk8: 44a 2449366i bk9: 68a 2449237i bk10: 64a 2449183i bk11: 60a 2449209i bk12: 76a 2449176i bk13: 44a 2449366i bk14: 104a 2449195i bk15: 112a 2449063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00178232
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2447869 n_act=154 n_pre=138 n_req=454 n_rd=1340 n_write=119 bw_util=0.001191
n_activity=10560 dram_eff=0.2763
bk0: 80a 2449347i bk1: 84a 2449247i bk2: 96a 2449140i bk3: 80a 2449166i bk4: 124a 2448889i bk5: 116a 2448791i bk6: 96a 2448984i bk7: 80a 2449074i bk8: 64a 2449149i bk9: 80a 2449062i bk10: 64a 2449199i bk11: 44a 2449352i bk12: 64a 2449244i bk13: 56a 2449263i bk14: 104a 2449173i bk15: 108a 2449074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00202685
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2447880 n_act=143 n_pre=127 n_req=462 n_rd=1344 n_write=126 bw_util=0.0012
n_activity=10250 dram_eff=0.2868
bk0: 88a 2449269i bk1: 76a 2449262i bk2: 68a 2449319i bk3: 92a 2449102i bk4: 100a 2449176i bk5: 120a 2448937i bk6: 80a 2449063i bk7: 76a 2449116i bk8: 64a 2449219i bk9: 64a 2449205i bk10: 60a 2449239i bk11: 72a 2449173i bk12: 76a 2449052i bk13: 56a 2449255i bk14: 132a 2448996i bk15: 120a 2449008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00196602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2448042 n_act=116 n_pre=100 n_req=429 n_rd=1244 n_write=118 bw_util=0.001112
n_activity=9021 dram_eff=0.302
bk0: 64a 2449428i bk1: 68a 2449324i bk2: 80a 2449202i bk3: 80a 2449155i bk4: 112a 2449088i bk5: 116a 2449010i bk6: 52a 2449300i bk7: 92a 2448983i bk8: 56a 2449206i bk9: 68a 2449234i bk10: 60a 2449248i bk11: 76a 2449141i bk12: 56a 2449247i bk13: 48a 2449345i bk14: 112a 2449199i bk15: 104a 2449107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00204195
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2447800 n_act=147 n_pre=131 n_req=486 n_rd=1408 n_write=134 bw_util=0.001259
n_activity=10697 dram_eff=0.2883
bk0: 72a 2449389i bk1: 92a 2449249i bk2: 76a 2449237i bk3: 76a 2449154i bk4: 112a 2448890i bk5: 104a 2449106i bk6: 92a 2449043i bk7: 88a 2449104i bk8: 92a 2449057i bk9: 88a 2449026i bk10: 52a 2449299i bk11: 68a 2449159i bk12: 80a 2449128i bk13: 64a 2449184i bk14: 128a 2449063i bk15: 124a 2449025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00240772
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2447949 n_act=128 n_pre=112 n_req=453 n_rd=1304 n_write=127 bw_util=0.001168
n_activity=9472 dram_eff=0.3022
bk0: 80a 2449312i bk1: 72a 2449301i bk2: 84a 2449260i bk3: 88a 2449067i bk4: 120a 2449043i bk5: 116a 2449006i bk6: 80a 2449148i bk7: 88a 2449073i bk8: 44a 2449316i bk9: 64a 2449266i bk10: 52a 2449291i bk11: 56a 2449205i bk12: 72a 2449183i bk13: 72a 2449179i bk14: 112a 2449088i bk15: 104a 2449082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00150309
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2447876 n_act=143 n_pre=127 n_req=466 n_rd=1344 n_write=130 bw_util=0.001203
n_activity=10178 dram_eff=0.2896
bk0: 84a 2449282i bk1: 84a 2449284i bk2: 88a 2449162i bk3: 88a 2449089i bk4: 100a 2449165i bk5: 136a 2448910i bk6: 72a 2449137i bk7: 60a 2449124i bk8: 72a 2449105i bk9: 56a 2449262i bk10: 84a 2449055i bk11: 56a 2449293i bk12: 80a 2449083i bk13: 64a 2449180i bk14: 108a 2449181i bk15: 112a 2449051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0016476
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2448022 n_act=125 n_pre=109 n_req=428 n_rd=1248 n_write=116 bw_util=0.001114
n_activity=9242 dram_eff=0.2952
bk0: 76a 2449313i bk1: 84a 2449224i bk2: 84a 2449169i bk3: 80a 2449135i bk4: 116a 2449014i bk5: 116a 2448913i bk6: 80a 2449103i bk7: 60a 2449263i bk8: 56a 2449243i bk9: 52a 2449234i bk10: 60a 2449261i bk11: 56a 2449263i bk12: 72a 2449275i bk13: 40a 2449358i bk14: 100a 2449262i bk15: 116a 2448971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192152
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449620 n_nop=2447942 n_act=133 n_pre=117 n_req=453 n_rd=1300 n_write=128 bw_util=0.001166
n_activity=9772 dram_eff=0.2923
bk0: 80a 2449273i bk1: 72a 2449294i bk2: 72a 2449286i bk3: 88a 2449106i bk4: 128a 2448873i bk5: 124a 2448892i bk6: 80a 2449062i bk7: 92a 2448934i bk8: 60a 2449234i bk9: 60a 2449297i bk10: 56a 2449272i bk11: 68a 2449191i bk12: 36a 2449412i bk13: 60a 2449313i bk14: 112a 2449168i bk15: 112a 2449022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00154106

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 1628, Miss = 154, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1930, Miss = 173, Miss_rate = 0.090, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1767, Miss = 169, Miss_rate = 0.096, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[10]: Access = 1559, Miss = 148, Miss_rate = 0.095, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1802, Miss = 163, Miss_rate = 0.090, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1821, Miss = 176, Miss_rate = 0.097, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 3257, Miss = 172, Miss_rate = 0.053, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3179
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9443
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.5866
	minimum = 6
	maximum = 501
Network latency average = 33.8665
	minimum = 6
	maximum = 418
Slowest packet = 68187
Flit latency average = 40.9906
	minimum = 6
	maximum = 417
Slowest flit = 103262
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0471596
	minimum = 0.0331721 (at node 23)
	maximum = 0.25 (at node 44)
Accepted packet rate average = 0.0471596
	minimum = 0.0331721 (at node 23)
	maximum = 0.25 (at node 44)
Injected flit rate average = 0.0707395
	minimum = 0.0552868 (at node 23)
	maximum = 0.265895 (at node 44)
Accepted flit rate average= 0.0707395
	minimum = 0.0442294 (at node 23)
	maximum = 0.484105 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.36 (8 samples)
	minimum = 6 (8 samples)
	maximum = 141.625 (8 samples)
Network latency average = 14.3156 (8 samples)
	minimum = 6 (8 samples)
	maximum = 111.75 (8 samples)
Flit latency average = 14.8962 (8 samples)
	minimum = 6 (8 samples)
	maximum = 110.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0133674 (8 samples)
	minimum = 0.00960159 (8 samples)
	maximum = 0.0432679 (8 samples)
Accepted packet rate average = 0.0133674 (8 samples)
	minimum = 0.00960159 (8 samples)
	maximum = 0.0432679 (8 samples)
Injected flit rate average = 0.0201659 (8 samples)
	minimum = 0.0123955 (8 samples)
	maximum = 0.0567218 (8 samples)
Accepted flit rate average = 0.0201659 (8 samples)
	minimum = 0.0137323 (8 samples)
	maximum = 0.0787739 (8 samples)
Injected packet size average = 1.50858 (8 samples)
Accepted packet size average = 1.50858 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 35 sec (2795 sec)
gpgpu_simulation_rate = 3405 (inst/sec)
gpgpu_simulation_rate = 1114 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 633553
gpu_sim_insn = 1536501
gpu_ipc =       2.4252
gpu_tot_sim_cycle = 3974964
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       2.7810
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 8245
partiton_reqs_in_parallel = 13938166
partiton_reqs_in_parallel_total    = 29023058
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.8080
partiton_reqs_in_parallel_util = 13938166
partiton_reqs_in_parallel_util_total    = 29023058
gpu_sim_cycle_parition_util = 633553
gpu_tot_sim_cycle_parition_util    = 1319237
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      11.7492 GB/Sec
L2_BW_total  =       2.8160 GB/Sec
gpu_total_sim_rate=2596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342491
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
243, 243, 714, 662, 822, 470, 595, 273, 258, 639, 402, 492, 533, 465, 258, 492, 347, 359, 332, 433, 374, 437, 343, 437, 199, 229, 437, 437, 214, 410, 229, 307, 396, 229, 214, 436, 462, 370, 816, 199, 214, 488, 214, 281, 604, 214, 422, 398, 592, 537, 214, 214, 199, 229, 764, 214, 384, 422, 214, 410, 214, 344, 421, 383, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 62348
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 54809
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2653
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:110033	W0_Idle:55597301	W0_Scoreboard:41538708	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 2454 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 3974811 
mrq_lat_table:7612 	157 	211 	1031 	308 	281 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107213 	6125 	198 	383 	689 	235 	1423 	295 	282 	349 	361 	375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	95164 	3477 	1126 	1218 	11599 	835 	142 	194 	324 	690 	235 	1422 	295 	282 	349 	361 	375 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	75101 	7087 	2319 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1749 	38 	3 	3 	26 	69 	126 	124 	75 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         8        10        12        18        12         8        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9         8        10        12        15        16        16 
dram[2]:        16        16        17        15         8         7        13        12        14        12        12         8        10        12        16        16 
dram[3]:        16        16        16        15        11        10        10        11        11         7        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         6        10         9        12        12        12         8        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9         8        18        14         8        14        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         7        12        12        10        16        16        18 
dram[7]:        17        16        16        14         8        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15         8        12         5        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15         8        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11         7        12        10        10        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    109412    110076    505564    218822    281405    296972    252881    216219    395905    196993    230390    161508    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    258086    319001    183253    198173    232991    177249    254963    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    179745    143643    138064    355502    185380    207029    274544    177366    267794    270273    146304 
dram[3]:    243679     35525    173640    143277    197985    427412    180114    226634    223065    222408    285475    206625    182341    182342    135461    205227 
dram[4]:    277035    158902    119831    165657    407967    411078    164873    175230    198727    218812    341460    184962    122636    256964    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    234451    346464    185153    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    166724    288140    362928    160407    220497    220000 
dram[8]:    341104    218820     98994    145326    189131    349261    227018    231827    231836    162655    206521    151766    179739    174037    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    203377    164113    160429    211006    161504    205964    213434    145872    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    171928    296958    175269    282598    268234    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  3.076923  2.692308  3.181818  2.600000  2.909091  3.388889  2.600000  2.214286  2.750000  3.047619  2.681818  2.560000  3.100000  2.545455  3.666667  3.562500 
dram[1]:  3.555556  3.083333  2.125000  3.545455  2.592592  3.000000  2.960000  2.333333  2.954545  2.916667  2.103448  2.521739  2.850000  2.947368  3.411765  2.900000 
dram[2]:  3.600000  2.785714  2.714286  2.538461  2.592592  2.357143  2.520000  2.680000  3.529412  2.947368  2.560000  2.062500  3.000000  3.470588  3.333333  3.812500 
dram[3]:  3.272727  3.600000  2.294118  2.538461  2.413793  1.968750  2.875000  2.720000  2.560000  2.565217  2.826087  3.235294  3.250000  3.500000  2.857143  3.500000 
dram[4]:  2.666667  2.692308  2.466667  2.666667  3.300000  2.730769  2.320000  2.480000  2.727273  3.125000  2.789474  2.608696  2.407408  2.727273  3.222222  3.562500 
dram[5]:  3.375000  3.444444  2.058824  3.333333  3.631579  2.913043  2.608696  2.172414  2.550000  4.000000  2.857143  2.695652  2.523809  3.000000  4.250000  3.235294 
dram[6]:  2.428571  2.923077  3.076923  3.400000  2.379310  3.882353  2.750000  2.809524  2.681818  2.916667  3.263158  3.055556  2.809524  2.850000  3.250000  3.529412 
dram[7]:  2.909091  3.375000  2.562500  2.105263  2.640000  3.190476  3.000000  2.952381  4.176471  4.066667  3.157895  3.111111  3.111111  2.894737  2.500000  4.000000 
dram[8]:  2.833333  3.600000  2.785714  2.388889  3.333333  2.888889  2.791667  2.913043  2.434783  3.315789  2.321429  2.714286  2.913043  2.681818  3.500000  3.100000 
dram[9]:  2.692308  2.785714  2.357143  2.428571  3.142857  2.720000  3.000000  3.157895  2.608696  2.809524  3.315789  3.352941  4.307693  2.904762  3.222222  3.294118 
dram[10]:  2.466667  2.642857  2.437500  2.714286  2.653846  2.500000  2.791667  2.275862  2.565217  3.866667  3.050000  2.909091  2.800000  3.000000  3.157895  3.352941 
average row locality = 9692/3385 = 2.863220
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        16        15        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        11        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        15        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        15        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        15        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2128
min_bank_accesses = 0!
chip skew: 205/189 = 1.08
average mf latency per bank:
dram[0]:      52286     49211     41482     37738      4129     19859      7388     34536     33182     53813     21744     19939     31255     21522     32127     34824
dram[1]:      42815     56281     42541     39464     22877     15644     43217     38264     31861     49457     34712     16077     19578     18030     23613     29439
dram[2]:      29457     50481     20510     35921     19177     16432     25240     22962     35442     37120     31864     31179     21302     36119     51814     49174
dram[3]:      41299     24079     41561     29148     27159      9186     31292     31470     24262     40507     19690     22807     23061     41572     32729     35145
dram[4]:      34922     34860     13609     36127      6646     13165     15904     41279     37767     21069     11825     26902     34497     33779     39210     27640
dram[5]:      37240     17481     36296     22939     13334      8082     36104     15087     31927     55728     17273     35811     21366     33912     25568     35721
dram[6]:      30435     41099     28267     34282     12034     24097     19520     23531     27477     74307     17579     15454     29307     25977     38499     31580
dram[7]:      37656     39493     35264     41190     17340     10953     24514     24769     43808     38963     31590     27078     20798     27700     39251     46895
dram[8]:      34846     44913     34307     52140     23640     15718     47350     37100     39275     45976     46246     10405     19709     28032     46333     38151
dram[9]:      53280     38312     31279     15035     16338     12782     17521     34789     43970     36772     20519     31358     22316     39825     31253     25710
dram[10]:      39425     28849     48553     32418     10879      8426     21250     32985     51917     47749     25778     27141     31008     13498     39218     24079
maximum mf latency per bank:
dram[0]:     411365    252157    267717    267737     80562    364495     64903    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     210595    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    173154    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     218412    124755    330249    332837    387952    117170    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    252184    168947    330262     91354    114565    395759    406187    400959    372321    205610    372305    346255    348866    367108    400987
dram[5]:     218413    210590    361912    208217    195031     91198    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     218373    408797    330275    330250    161525    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    177125    406206    395751    374915    387943    382734    380110    231388    346207    406185    406171
dram[8]:     299384    343246    267724    361893    247028    247035    408767    395766    400959    400966    380119    208194    208217    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    171624    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622514 n_act=307 n_pre=291 n_req=873 n_rd=2732 n_write=190 bw_util=0.001612
n_activity=18223 dram_eff=0.3207
bk0: 160a 3625221i bk1: 136a 3625268i bk2: 132a 3625387i bk3: 148a 3625148i bk4: 192a 3624891i bk5: 184a 3624906i bk6: 196a 3624690i bk7: 184a 3624795i bk8: 156a 3625028i bk9: 192a 3624929i bk10: 172a 3624865i bk11: 184a 3624705i bk12: 184a 3624959i bk13: 160a 3624892i bk14: 172a 3625139i bk15: 180a 3624961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00156259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622374 n_act=324 n_pre=308 n_req=901 n_rd=2836 n_write=192 bw_util=0.00167
n_activity=19599 dram_eff=0.309
bk0: 124a 3625478i bk1: 148a 3625327i bk2: 132a 3625308i bk3: 152a 3625270i bk4: 212a 3624800i bk5: 212a 3624850i bk6: 228a 3624759i bk7: 188a 3624666i bk8: 192a 3624861i bk9: 212a 3624678i bk10: 180a 3624696i bk11: 168a 3624719i bk12: 164a 3625033i bk13: 152a 3625045i bk14: 188a 3625108i bk15: 184a 3624862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00177108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622420 n_act=319 n_pre=303 n_req=895 n_rd=2796 n_write=196 bw_util=0.00165
n_activity=18392 dram_eff=0.3254
bk0: 144a 3625368i bk1: 156a 3625145i bk2: 144a 3625169i bk3: 128a 3625252i bk4: 212a 3624631i bk5: 200a 3624592i bk6: 180a 3624921i bk7: 200a 3624643i bk8: 172a 3624912i bk9: 156a 3624886i bk10: 192a 3624694i bk11: 200a 3624599i bk12: 160a 3624967i bk13: 168a 3625081i bk14: 188a 3624933i bk15: 196a 3624914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00204907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622469 n_act=318 n_pre=302 n_req=881 n_rd=2752 n_write=193 bw_util=0.001624
n_activity=19221 dram_eff=0.3064
bk0: 144a 3625373i bk1: 144a 3625359i bk2: 152a 3625224i bk3: 128a 3625244i bk4: 212a 3624790i bk5: 184a 3624655i bk6: 204a 3624801i bk7: 204a 3624732i bk8: 188a 3624732i bk9: 168a 3624829i bk10: 196a 3624565i bk11: 156a 3624934i bk12: 144a 3625215i bk13: 160a 3625094i bk14: 192a 3625008i bk15: 176a 3624996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00194069
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622542 n_act=314 n_pre=298 n_req=864 n_rd=2688 n_write=192 bw_util=0.001589
n_activity=18696 dram_eff=0.3081
bk0: 128a 3625388i bk1: 140a 3625195i bk2: 144a 3625206i bk3: 156a 3625104i bk4: 200a 3624979i bk5: 216a 3624697i bk6: 168a 3624932i bk7: 172a 3624869i bk8: 176a 3624960i bk9: 128a 3625132i bk10: 148a 3625071i bk11: 180a 3624825i bk12: 196a 3624787i bk13: 176a 3624915i bk14: 184a 3625112i bk15: 176a 3625038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00168586
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622645 n_act=290 n_pre=274 n_req=848 n_rd=2636 n_write=189 bw_util=0.001558
n_activity=17545 dram_eff=0.322
bk0: 108a 3625505i bk1: 124a 3625283i bk2: 136a 3625123i bk3: 156a 3625054i bk4: 208a 3624960i bk5: 200a 3624899i bk6: 172a 3624801i bk7: 184a 3624711i bk8: 140a 3624997i bk9: 192a 3625000i bk10: 176a 3624751i bk11: 184a 3624784i bk12: 148a 3625014i bk13: 180a 3624963i bk14: 156a 3625219i bk15: 172a 3624989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0019986
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622447 n_act=302 n_pre=286 n_req=893 n_rd=2808 n_write=191 bw_util=0.001654
n_activity=18630 dram_eff=0.322
bk0: 136a 3625385i bk1: 152a 3625264i bk2: 156a 3625271i bk3: 128a 3625284i bk4: 208a 3624771i bk5: 200a 3624974i bk6: 200a 3624901i bk7: 164a 3625006i bk8: 172a 3625021i bk9: 212a 3624750i bk10: 184a 3624920i bk11: 156a 3624952i bk12: 172a 3624973i bk13: 164a 3624983i bk14: 212a 3624993i bk15: 192a 3624895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00196413
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622576 n_act=286 n_pre=270 n_req=871 n_rd=2708 n_write=194 bw_util=0.001601
n_activity=17698 dram_eff=0.3279
bk0: 124a 3625303i bk1: 108a 3625321i bk2: 156a 3625142i bk3: 152a 3624985i bk4: 200a 3624858i bk5: 196a 3624808i bk6: 172a 3625004i bk7: 180a 3624885i bk8: 216a 3624838i bk9: 180a 3624919i bk10: 172a 3624847i bk11: 160a 3624937i bk12: 156a 3625068i bk13: 160a 3625023i bk14: 212a 3624679i bk15: 164a 3624937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00171234
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622347 n_act=321 n_pre=305 n_req=919 n_rd=2856 n_write=205 bw_util=0.001688
n_activity=19271 dram_eff=0.3177
bk0: 136a 3625390i bk1: 144a 3625327i bk2: 148a 3625292i bk3: 164a 3625066i bk4: 216a 3624836i bk5: 248a 3624711i bk6: 200a 3624878i bk7: 184a 3624888i bk8: 160a 3624987i bk9: 180a 3624896i bk10: 196a 3624669i bk11: 156a 3624916i bk12: 176a 3624805i bk13: 172a 3624846i bk14: 172a 3625088i bk15: 204a 3624770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00157996
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622580 n_act=290 n_pre=274 n_req=868 n_rd=2696 n_write=194 bw_util=0.001594
n_activity=17770 dram_eff=0.3253
bk0: 140a 3625293i bk1: 156a 3624962i bk2: 124a 3625266i bk3: 124a 3625148i bk4: 192a 3625000i bk5: 208a 3624757i bk6: 184a 3624893i bk7: 172a 3624970i bk8: 172a 3624826i bk9: 164a 3624780i bk10: 188a 3624826i bk11: 164a 3624959i bk12: 160a 3625180i bk13: 180a 3624924i bk14: 188a 3625001i bk15: 180a 3624879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3626034 n_nop=3622480 n_act=315 n_pre=299 n_req=879 n_rd=2748 n_write=192 bw_util=0.001622
n_activity=18831 dram_eff=0.3123
bk0: 144a 3625237i bk1: 148a 3625239i bk2: 148a 3625261i bk3: 144a 3625158i bk4: 208a 3624803i bk5: 176a 3624869i bk6: 204a 3624823i bk7: 200a 3624659i bk8: 172a 3624967i bk9: 168a 3625071i bk10: 180a 3624921i bk11: 188a 3624758i bk12: 160a 3625027i bk13: 140a 3625189i bk14: 192a 3625046i bk15: 176a 3624962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00157307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 5320, Miss = 355, Miss_rate = 0.067, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5497, Miss = 358, Miss_rate = 0.065, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 5257, Miss = 336, Miss_rate = 0.064, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 4820, Miss = 311, Miss_rate = 0.065, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 5477, Miss = 348, Miss_rate = 0.064, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 5332, Miss = 342, Miss_rate = 0.064, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 6830, Miss = 351, Miss_rate = 0.051, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[21]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3249
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.2662
	minimum = 6
	maximum = 84
Network latency average = 8.08215
	minimum = 6
	maximum = 80
Slowest packet = 114629
Flit latency average = 7.56319
	minimum = 6
	maximum = 79
Slowest flit = 175589
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00247917
	minimum = 0.00150895 (at node 22)
	maximum = 0.00296029 (at node 33)
Accepted packet rate average = 0.00247917
	minimum = 0.00150895 (at node 22)
	maximum = 0.00296029 (at node 33)
Injected flit rate average = 0.00389635
	minimum = 0.00192723 (at node 22)
	maximum = 0.00556229 (at node 33)
Accepted flit rate average= 0.00389635
	minimum = 0.00273064 (at node 22)
	maximum = 0.00538709 (at node 7)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0163 (9 samples)
	minimum = 6 (9 samples)
	maximum = 135.222 (9 samples)
Network latency average = 13.623 (9 samples)
	minimum = 6 (9 samples)
	maximum = 108.222 (9 samples)
Flit latency average = 14.0814 (9 samples)
	minimum = 6 (9 samples)
	maximum = 107.333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0121576 (9 samples)
	minimum = 0.00870241 (9 samples)
	maximum = 0.0387893 (9 samples)
Accepted packet rate average = 0.0121576 (9 samples)
	minimum = 0.00870241 (9 samples)
	maximum = 0.0387893 (9 samples)
Injected flit rate average = 0.0183581 (9 samples)
	minimum = 0.0112323 (9 samples)
	maximum = 0.0510374 (9 samples)
Accepted flit rate average = 0.0183581 (9 samples)
	minimum = 0.0125099 (9 samples)
	maximum = 0.0706198 (9 samples)
Injected packet size average = 1.51001 (9 samples)
Accepted packet size average = 1.51001 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 58 sec (4258 sec)
gpgpu_simulation_rate = 2596 (inst/sec)
gpgpu_simulation_rate = 933 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 37943
gpu_sim_insn = 1211812
gpu_ipc =      31.9377
gpu_tot_sim_cycle = 4235057
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       2.8964
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 8245
partiton_reqs_in_parallel = 834746
partiton_reqs_in_parallel_total    = 42961224
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.3413
partiton_reqs_in_parallel_util = 834746
partiton_reqs_in_parallel_util_total    = 42961224
gpu_sim_cycle_parition_util = 37943
gpu_tot_sim_cycle_parition_util    = 1952790
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      25.4003 GB/Sec
L2_BW_total  =       2.8707 GB/Sec
gpu_total_sim_rate=2821

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373121
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
315, 315, 786, 734, 894, 542, 667, 345, 330, 711, 474, 564, 605, 537, 330, 564, 383, 395, 368, 469, 410, 473, 379, 473, 235, 265, 473, 473, 250, 446, 265, 343, 432, 265, 250, 472, 498, 406, 852, 220, 250, 524, 250, 317, 640, 250, 458, 434, 628, 573, 250, 250, 235, 265, 800, 250, 420, 458, 250, 446, 250, 380, 457, 419, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 132362
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123638
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3838
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:210029	W0_Idle:57539005	W0_Scoreboard:41555152	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 2548 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 4235056 
mrq_lat_table:7612 	157 	211 	1031 	308 	281 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114144 	7525 	260 	428 	833 	425 	1806 	1134 	456 	349 	361 	375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	97006 	3634 	1330 	2186 	15109 	2373 	314 	196 	375 	828 	425 	1805 	1151 	439 	349 	361 	375 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	76944 	7292 	2319 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	8120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1756 	40 	3 	3 	26 	71 	130 	132 	75 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         8        10        12        18        12         8        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9         8        10        12        15        16        16 
dram[2]:        16        16        17        15         8         7        13        12        14        12        12         8        10        12        16        16 
dram[3]:        16        16        16        15        11        10        10        11        11         7        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         6        10         9        12        12        12         8        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9         8        18        14         8        14        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         7        12        12        10        16        16        18 
dram[7]:        17        16        16        14         8        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15         8        12         5        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15         8        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11         7        12        10        10        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    109412    110076    505564    218822    281405    296972    252881    216219    395905    196993    230390    161508    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    258086    319001    183253    198173    232991    177249    254963    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    179745    143643    138064    355502    185380    207029    274544    177366    267794    270273    146304 
dram[3]:    243679     35525    173640    143277    197985    427412    180114    226634    223065    222408    285475    206625    182341    182342    135461    205227 
dram[4]:    277035    158902    119831    165657    407967    411078    164873    175230    198727    218812    341460    184962    122636    256964    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    234451    346464    185153    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    166724    288140    362928    160407    220497    220000 
dram[8]:    341104    218820     98994    145326    189131    349261    227018    231827    231836    162655    206521    151766    179739    174037    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    203377    164113    160429    211006    161504    205964    213434    145872    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    171928    296958    175269    282598    268234    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  3.076923  2.692308  3.181818  2.600000  2.909091  3.388889  2.600000  2.214286  2.750000  3.047619  2.681818  2.560000  3.100000  2.545455  3.666667  3.562500 
dram[1]:  3.555556  3.083333  2.125000  3.545455  2.592592  3.000000  2.960000  2.333333  2.954545  2.916667  2.103448  2.521739  2.850000  2.947368  3.411765  2.900000 
dram[2]:  3.600000  2.785714  2.714286  2.538461  2.592592  2.357143  2.520000  2.680000  3.529412  2.947368  2.560000  2.062500  3.000000  3.470588  3.333333  3.812500 
dram[3]:  3.272727  3.600000  2.294118  2.538461  2.413793  1.968750  2.875000  2.720000  2.560000  2.565217  2.826087  3.235294  3.250000  3.500000  2.857143  3.500000 
dram[4]:  2.666667  2.692308  2.466667  2.666667  3.300000  2.730769  2.320000  2.480000  2.727273  3.125000  2.789474  2.608696  2.407408  2.727273  3.222222  3.562500 
dram[5]:  3.375000  3.444444  2.058824  3.333333  3.631579  2.913043  2.608696  2.172414  2.550000  4.000000  2.857143  2.695652  2.523809  3.000000  4.250000  3.235294 
dram[6]:  2.428571  2.923077  3.076923  3.400000  2.379310  3.882353  2.750000  2.809524  2.681818  2.916667  3.263158  3.055556  2.809524  2.850000  3.250000  3.529412 
dram[7]:  2.909091  3.375000  2.562500  2.105263  2.640000  3.190476  3.000000  2.952381  4.176471  4.066667  3.157895  3.111111  3.111111  2.894737  2.500000  4.000000 
dram[8]:  2.833333  3.600000  2.785714  2.388889  3.333333  2.888889  2.791667  2.913043  2.434783  3.315789  2.321429  2.714286  2.913043  2.681818  3.500000  3.100000 
dram[9]:  2.692308  2.785714  2.357143  2.428571  3.142857  2.720000  3.000000  3.157895  2.608696  2.809524  3.315789  3.352941  4.307693  2.904762  3.222222  3.294118 
dram[10]:  2.466667  2.642857  2.437500  2.714286  2.653846  2.500000  2.791667  2.275862  2.565217  3.866667  3.050000  2.909091  2.800000  3.000000  3.157895  3.352941 
average row locality = 9692/3385 = 2.863220
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        16        15        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        11        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        15        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        15        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        15        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2128
min_bank_accesses = 0!
chip skew: 205/189 = 1.08
average mf latency per bank:
dram[0]:      64986     64519     42132     38317      4362     20113      7461     34616     33182     53813     21744     19939     31255     21522     50947     51583
dram[1]:      59611     70747     43178     40053     23087     15844     43279     38335     31861     49457     34712     16077     19578     18030     41000     46638
dram[2]:      44387     63361     21102     36608     19378     16642     25305     23029     35442     37120     31864     31179     21302     36119     69706     66998
dram[3]:      55533     38855     42131     29835     27370      9412     31358     31535     24262     40507     19690     22807     23061     41572     50742     54235
dram[4]:      48921     47692     14228     36690      6857     13357     15976     41351     37767     21069     11825     26902     34497     33779     57997     46781
dram[5]:      54646     32625     37008     23513     13538      8301     36178     15159     31927     55728     17273     35811     21366     33912     45565     53782
dram[6]:      44233     53417     28829     34921     12244     24308     19586     23605     27477     74307     17579     15454     29307     25977     54264     48425
dram[7]:      52290     56843     35799     41738     17556     11165     24594     24841     43808     38963     31590     27078     20798     27700     54276     66072
dram[8]:      48758     57995     34937     52702     23893     15935     47431     37172     39275     45976     46246     10405     26988     28032     64914     54647
dram[9]:      66809     50350     31971     15692     16553     12983     17582     34854     43970     36772     20519     31358     22316     39825     48643     43559
dram[10]:      51055     40423     49104     33002     11073      8660     21305     33040     51917     47749     25778     27141     31008     13498     56164     42168
maximum mf latency per bank:
dram[0]:     411365    252157    267717    267737     80562    364495     64903    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     210595    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    173154    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     218412    124755    330249    332837    387952    117170    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    252184    168947    330262     91354    114565    395759    406187    400959    372321    205610    372305    346255    348866    367108    400987
dram[5]:     218413    210590    361912    208217    195031     91198    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     218373    408797    330275    330250    161525    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    177125    406206    395751    374915    387943    382734    380110    231388    346207    406185    406171
dram[8]:     299384    343246    267724    361893    247028    247035    408767    395766    400959    400966    380119    208194    208217    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    171624    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3692967 n_act=307 n_pre=291 n_req=873 n_rd=2732 n_write=190 bw_util=0.001581
n_activity=18223 dram_eff=0.3207
bk0: 160a 3695674i bk1: 136a 3695721i bk2: 132a 3695840i bk3: 148a 3695601i bk4: 192a 3695344i bk5: 184a 3695359i bk6: 196a 3695143i bk7: 184a 3695248i bk8: 156a 3695481i bk9: 192a 3695382i bk10: 172a 3695318i bk11: 184a 3695158i bk12: 184a 3695412i bk13: 160a 3695345i bk14: 172a 3695592i bk15: 180a 3695414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00153281
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3692827 n_act=324 n_pre=308 n_req=901 n_rd=2836 n_write=192 bw_util=0.001638
n_activity=19599 dram_eff=0.309
bk0: 124a 3695931i bk1: 148a 3695780i bk2: 132a 3695761i bk3: 152a 3695723i bk4: 212a 3695253i bk5: 212a 3695303i bk6: 228a 3695212i bk7: 188a 3695119i bk8: 192a 3695314i bk9: 212a 3695131i bk10: 180a 3695149i bk11: 168a 3695172i bk12: 164a 3695486i bk13: 152a 3695498i bk14: 188a 3695561i bk15: 184a 3695315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00173733
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3692873 n_act=319 n_pre=303 n_req=895 n_rd=2796 n_write=196 bw_util=0.001619
n_activity=18392 dram_eff=0.3254
bk0: 144a 3695821i bk1: 156a 3695598i bk2: 144a 3695622i bk3: 128a 3695705i bk4: 212a 3695084i bk5: 200a 3695045i bk6: 180a 3695374i bk7: 200a 3695096i bk8: 172a 3695365i bk9: 156a 3695339i bk10: 192a 3695147i bk11: 200a 3695052i bk12: 160a 3695420i bk13: 168a 3695534i bk14: 188a 3695386i bk15: 196a 3695367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00201002
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3692922 n_act=318 n_pre=302 n_req=881 n_rd=2752 n_write=193 bw_util=0.001593
n_activity=19221 dram_eff=0.3064
bk0: 144a 3695826i bk1: 144a 3695812i bk2: 152a 3695677i bk3: 128a 3695697i bk4: 212a 3695243i bk5: 184a 3695108i bk6: 204a 3695254i bk7: 204a 3695185i bk8: 188a 3695185i bk9: 168a 3695282i bk10: 196a 3695018i bk11: 156a 3695387i bk12: 144a 3695668i bk13: 160a 3695547i bk14: 192a 3695461i bk15: 176a 3695449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0019037
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3692995 n_act=314 n_pre=298 n_req=864 n_rd=2688 n_write=192 bw_util=0.001558
n_activity=18696 dram_eff=0.3081
bk0: 128a 3695841i bk1: 140a 3695648i bk2: 144a 3695659i bk3: 156a 3695557i bk4: 200a 3695432i bk5: 216a 3695150i bk6: 168a 3695385i bk7: 172a 3695322i bk8: 176a 3695413i bk9: 128a 3695585i bk10: 148a 3695524i bk11: 180a 3695278i bk12: 196a 3695240i bk13: 176a 3695368i bk14: 184a 3695565i bk15: 176a 3695491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00165373
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3693098 n_act=290 n_pre=274 n_req=848 n_rd=2636 n_write=189 bw_util=0.001528
n_activity=17545 dram_eff=0.322
bk0: 108a 3695958i bk1: 124a 3695736i bk2: 136a 3695576i bk3: 156a 3695507i bk4: 208a 3695413i bk5: 200a 3695352i bk6: 172a 3695254i bk7: 184a 3695164i bk8: 140a 3695450i bk9: 192a 3695453i bk10: 176a 3695204i bk11: 184a 3695237i bk12: 148a 3695467i bk13: 180a 3695416i bk14: 156a 3695672i bk15: 172a 3695442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00196051
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3692900 n_act=302 n_pre=286 n_req=893 n_rd=2808 n_write=191 bw_util=0.001623
n_activity=18630 dram_eff=0.322
bk0: 136a 3695838i bk1: 152a 3695717i bk2: 156a 3695724i bk3: 128a 3695737i bk4: 208a 3695224i bk5: 200a 3695427i bk6: 200a 3695354i bk7: 164a 3695459i bk8: 172a 3695474i bk9: 212a 3695203i bk10: 184a 3695373i bk11: 156a 3695405i bk12: 172a 3695426i bk13: 164a 3695436i bk14: 212a 3695446i bk15: 192a 3695348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00192669
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3693029 n_act=286 n_pre=270 n_req=871 n_rd=2708 n_write=194 bw_util=0.00157
n_activity=17698 dram_eff=0.3279
bk0: 124a 3695756i bk1: 108a 3695774i bk2: 156a 3695595i bk3: 152a 3695438i bk4: 200a 3695311i bk5: 196a 3695261i bk6: 172a 3695457i bk7: 180a 3695338i bk8: 216a 3695291i bk9: 180a 3695372i bk10: 172a 3695300i bk11: 160a 3695390i bk12: 156a 3695521i bk13: 160a 3695476i bk14: 212a 3695132i bk15: 164a 3695390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0016797
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3692800 n_act=321 n_pre=305 n_req=919 n_rd=2856 n_write=205 bw_util=0.001656
n_activity=19271 dram_eff=0.3177
bk0: 136a 3695843i bk1: 144a 3695780i bk2: 148a 3695745i bk3: 164a 3695519i bk4: 216a 3695289i bk5: 248a 3695164i bk6: 200a 3695331i bk7: 184a 3695341i bk8: 160a 3695440i bk9: 180a 3695349i bk10: 196a 3695122i bk11: 156a 3695369i bk12: 176a 3695258i bk13: 172a 3695299i bk14: 172a 3695541i bk15: 204a 3695223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00154985
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3693033 n_act=290 n_pre=274 n_req=868 n_rd=2696 n_write=194 bw_util=0.001564
n_activity=17770 dram_eff=0.3253
bk0: 140a 3695746i bk1: 156a 3695415i bk2: 124a 3695719i bk3: 124a 3695601i bk4: 192a 3695453i bk5: 208a 3695210i bk6: 184a 3695346i bk7: 172a 3695423i bk8: 172a 3695279i bk9: 164a 3695233i bk10: 188a 3695279i bk11: 164a 3695412i bk12: 160a 3695633i bk13: 180a 3695377i bk14: 188a 3695454i bk15: 180a 3695332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190938
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3696487 n_nop=3692933 n_act=315 n_pre=299 n_req=879 n_rd=2748 n_write=192 bw_util=0.001591
n_activity=18831 dram_eff=0.3123
bk0: 144a 3695690i bk1: 148a 3695692i bk2: 148a 3695714i bk3: 144a 3695611i bk4: 208a 3695256i bk5: 176a 3695322i bk6: 204a 3695276i bk7: 200a 3695112i bk8: 172a 3695420i bk9: 168a 3695524i bk10: 180a 3695374i bk11: 188a 3695211i bk12: 160a 3695480i bk13: 140a 3695642i bk14: 192a 3695499i bk15: 176a 3695415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00154309

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[2]: Access = 5691, Miss = 355, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5871, Miss = 358, Miss_rate = 0.061, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 5633, Miss = 336, Miss_rate = 0.060, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 5193, Miss = 311, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 5850, Miss = 348, Miss_rate = 0.059, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 5701, Miss = 342, Miss_rate = 0.060, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 9230, Miss = 351, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[19]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[21]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3249
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39287
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.585
	minimum = 6
	maximum = 666
Network latency average = 38.0734
	minimum = 6
	maximum = 419
Slowest packet = 238863
Flit latency average = 47.445
	minimum = 6
	maximum = 418
Slowest flit = 370837
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00535976
	minimum = 0.00411154 (at node 6)
	maximum = 0.0316272 (at node 44)
Accepted packet rate average = 0.00535976
	minimum = 0.00411154 (at node 6)
	maximum = 0.0316272 (at node 44)
Injected flit rate average = 0.00803964
	minimum = 0.00599599 (at node 48)
	maximum = 0.0328396 (at node 44)
Accepted flit rate average= 0.00803964
	minimum = 0.00495493 (at node 6)
	maximum = 0.0620421 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0732 (10 samples)
	minimum = 6 (10 samples)
	maximum = 188.3 (10 samples)
Network latency average = 16.0681 (10 samples)
	minimum = 6 (10 samples)
	maximum = 139.3 (10 samples)
Flit latency average = 17.4178 (10 samples)
	minimum = 6 (10 samples)
	maximum = 138.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0114778 (10 samples)
	minimum = 0.00824332 (10 samples)
	maximum = 0.0380731 (10 samples)
Accepted packet rate average = 0.0114778 (10 samples)
	minimum = 0.00824332 (10 samples)
	maximum = 0.0380731 (10 samples)
Injected flit rate average = 0.0173263 (10 samples)
	minimum = 0.0107087 (10 samples)
	maximum = 0.0492176 (10 samples)
Accepted flit rate average = 0.0173263 (10 samples)
	minimum = 0.0117544 (10 samples)
	maximum = 0.0697621 (10 samples)
Injected packet size average = 1.50954 (10 samples)
Accepted packet size average = 1.50954 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 28 sec (4348 sec)
gpgpu_simulation_rate = 2821 (inst/sec)
gpgpu_simulation_rate = 974 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 458318
gpu_sim_insn = 2703696
gpu_ipc =       5.8992
gpu_tot_sim_cycle = 4920597
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.0423
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 114326
gpu_stall_icnt2sh    = 432688
partiton_reqs_in_parallel = 9968826
partiton_reqs_in_parallel_total    = 43795970
partiton_level_parallism =      21.7509
partiton_level_parallism_total  =      10.9265
partiton_reqs_in_parallel_util = 9968826
partiton_reqs_in_parallel_util_total    = 43795970
gpu_sim_cycle_parition_util = 458148
gpu_tot_sim_cycle_parition_util    = 1990733
partiton_level_parallism_util =      21.7590
partiton_level_parallism_util_total  =      21.9548
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      62.2148 GB/Sec
L2_BW_total  =       8.2656 GB/Sec
gpu_total_sim_rate=2727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0084
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642049
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
604, 707, 1099, 988, 1220, 806, 943, 659, 637, 980, 795, 858, 941, 836, 529, 763, 656, 613, 761, 838, 735, 709, 609, 820, 494, 536, 730, 794, 523, 774, 540, 660, 655, 515, 538, 773, 798, 811, 1141, 563, 605, 776, 653, 559, 940, 477, 827, 766, 810, 791, 468, 546, 506, 521, 1056, 494, 639, 782, 599, 728, 636, 584, 765, 700, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 726096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 715134
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6076
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:968510	W0_Idle:63081284	W0_Scoreboard:56580151	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 952 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 1728 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 4920228 
mrq_lat_table:12257 	239 	351 	1310 	681 	743 	909 	1133 	730 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	373503 	40956 	3795 	1077 	961 	651 	2050 	1616 	1080 	1472 	1390 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	216284 	25411 	82720 	35169 	31101 	24490 	3146 	796 	380 	956 	651 	2049 	1638 	1058 	1472 	1390 	378 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	161471 	54061 	69206 	5167 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	105694 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2402 	58 	8 	16 	45 	113 	199 	180 	84 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         9        10        12        18        12        11        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9        12        13        12        15        16        16 
dram[2]:        16        16        17        15        10         9        13        12        14        12        12        10        10        12        16        16 
dram[3]:        16        16        16        15        12        10        10        11        11         8        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         7        10        10        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9        10        18        14         8        15        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         9        12        12        10        16        16        18 
dram[7]:        17        16        16        14        12        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15         9        12         8        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15         8        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11         8        12        10        14        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    116982    110076    505564    218822    281405    296972    252881    263323    395905    196993    230390    198160    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    321366    319001    183253    198173    232991    177249    254963    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    179745    143643    138064    355502    185380    207029    274544    190322    267794    270273    146304 
dram[3]:    243679     88571    173640    143277    197985    427412    186258    226634    223065    222408    285475    206625    182341    182342    135461    205227 
dram[4]:    277035    158902    119831    165657    407967    411078    188539    187756    198727    218812    341460    184962    122636    256964    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    234451    346464    185153    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    166724    288140    362928    160407    220497    220000 
dram[8]:    341104    218820     98994    185581    189131    349261    227018    231827    231836    184953    206521    151766    206011    174037    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    203377    190360    216182    211006    161504    205964    213434    190329    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    190367    296958    175269    282598    268234    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  2.305556  2.406250  2.441176  2.531250  3.235294  3.866667  2.681818  2.702128  2.900000  3.051282  2.904762  2.553191  3.138889  2.581395  2.631579  2.589744 
dram[1]:  2.888889  2.166667  2.166667  2.888889  2.707317  3.147059  3.121951  2.750000  3.305556  3.128205  2.408163  2.880952  3.000000  3.000000  2.525000  2.666667 
dram[2]:  2.138889  2.363636  2.689655  2.821429  2.804878  2.690476  2.711111  2.590909  3.718750  3.656250  2.822222  2.407408  3.236842  3.166667  2.560976  3.057143 
dram[3]:  2.517241  2.387097  2.075000  2.277778  2.948718  2.434783  3.157895  2.636364  3.236842  3.102564  2.795455  2.681818  3.078947  3.194444  2.500000  3.000000 
dram[4]:  2.700000  2.468750  2.250000  2.470588  3.027778  2.641026  2.820513  3.205128  2.666667  3.843750  3.097561  2.469388  2.590909  2.500000  3.281250  3.176471 
dram[5]:  2.620690  2.571429  1.972973  2.531250  3.257143  2.675000  2.619048  2.291667  3.235294  3.718750  2.543478  2.818182  2.780488  2.948718  3.030303  2.452381 
dram[6]:  2.285714  2.200000  2.382353  2.800000  2.547619  3.733333  2.950000  2.681818  3.100000  3.250000  2.795455  3.351351  2.825000  3.088235  3.058824  2.911765 
dram[7]:  2.222222  2.758621  2.656250  1.975000  2.850000  3.060606  2.767442  2.948718  3.378378  4.357143  3.432432  3.000000  3.054054  2.800000  2.204545  3.031250 
dram[8]:  2.562500  2.264706  2.393939  2.393939  3.029412  2.604651  2.767442  3.179487  2.973684  3.588235  2.595745  3.000000  2.853658  2.681818  2.638889  2.968750 
dram[9]:  2.451613  2.758621  2.468750  2.593750  3.000000  2.842105  2.926829  3.027027  3.323529  3.162162  3.378378  3.270270  3.235294  3.088235  2.567568  2.742857 
dram[10]:  2.342857  2.277778  2.230769  2.645161  2.871795  2.634146  2.659091  2.652174  3.100000  4.333333  3.153846  2.818182  2.789474  2.945946  2.736842  2.475000 
average row locality = 18533/6606 = 2.805480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        12        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        16        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2133
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:      71316     67007     29589     37960     29300     35609     23706     37207     45014     46972     38257     42383     35126     26291     42963     45056
dram[1]:      73914     73390     44086     40806     42610     27672     45221     36772     39144     51378     46242     38316     27307     23613     34584     43165
dram[2]:      64586     67780     27272     36171     30053     29997     30407     27739     49229     45672     39788     49777     26365     31117     55450     48670
dram[3]:      77029     67572     46710     37190     40981     25523     35866     36548     38404     44344     38018     37595     27986     35437     47271     45270
dram[4]:      67062     68559     32453     41376     20948     24553     30074     36736     46641     33746     32029     35247     37732     32855     52174     40610
dram[5]:      67247     53555     50942     37945     37455     33999     34047     26139     37803     55302     31607     44031     28093     32407     32581     43283
dram[6]:      62928     56685     48123     38112     31112     41484     28092     25892     37936     62313     34120     32665     36015     29999     44426     44481
dram[7]:      64042     59128     42260     46716     31792     28732     30842     27518     47991     50853     40970     38868     28919     29794     47210     54313
dram[8]:      49987     54826     40239     43481     42529     37775     40695     33477     42071     49457     54158     26047     29713     30491     50654     43108
dram[9]:      70821     58691     29900     31842     37686     34800     25150     32188     50305     35481     40036     43614     27593     38076     34634     37974
dram[10]:      53014     54858     43528     33878     30746     29772     28539     32454     47776     47298     36962     44193     31172     23242     39947     34285
maximum mf latency per bank:
dram[0]:     411365    259951    267717    267737    256995    364495    217515    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     261969    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    173154    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     262541    261954    330249    332837    387952    256948    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    259917    248879    330262    256935    220253    395759    406187    400959    372321    251170    372305    346255    348866    367108    400987
dram[5]:     262067    259918    361912    248892    257152    255273    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     259977    408797    330275    330250    257164    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    254288    406206    395751    374915    387943    382734    380110    231388    346207    406185    406171
dram[8]:     299384    343246    267724    361893    256948    254695    408767    395766    400959    400966    380119    230754    208217    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    186579    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540088 n_act=614 n_pre=598 n_req=1697 n_rd=6024 n_write=191 bw_util=0.002733
n_activity=31526 dram_eff=0.3943
bk0: 332a 4544272i bk1: 304a 4544119i bk2: 324a 4544033i bk3: 316a 4543901i bk4: 376a 4543513i bk5: 400a 4543517i bk6: 408a 4543132i bk7: 444a 4542993i bk8: 400a 4543177i bk9: 412a 4543341i bk10: 424a 4543032i bk11: 408a 4543110i bk12: 388a 4543658i bk13: 380a 4543465i bk14: 352a 4543741i bk15: 356a 4543869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.028615
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540180 n_act=603 n_pre=587 n_req=1681 n_rd=5952 n_write=193 bw_util=0.002703
n_activity=31369 dram_eff=0.3918
bk0: 308a 4543730i bk1: 312a 4544079i bk2: 308a 4544094i bk3: 308a 4544059i bk4: 376a 4543844i bk5: 364a 4543778i bk6: 444a 4543490i bk7: 420a 4543044i bk8: 408a 4543515i bk9: 420a 4543219i bk10: 408a 4543318i bk11: 420a 4543063i bk12: 392a 4543523i bk13: 372a 4543475i bk14: 356a 4543335i bk15: 336a 4543407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0268206
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540025 n_act=611 n_pre=595 n_req=1718 n_rd=6088 n_write=196 bw_util=0.002764
n_activity=31470 dram_eff=0.3994
bk0: 308a 4544068i bk1: 312a 4543489i bk2: 304a 4544042i bk3: 312a 4543773i bk4: 392a 4543602i bk5: 388a 4543102i bk6: 416a 4543083i bk7: 388a 4543423i bk8: 408a 4543431i bk9: 400a 4543397i bk10: 444a 4543229i bk11: 456a 4542624i bk12: 424a 4543141i bk13: 388a 4543155i bk14: 368a 4543288i bk15: 380a 4542958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0294176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540102 n_act=616 n_pre=600 n_req=1694 n_rd=6004 n_write=193 bw_util=0.002725
n_activity=32426 dram_eff=0.3822
bk0: 292a 4544935i bk1: 296a 4544279i bk2: 328a 4544403i bk3: 324a 4543602i bk4: 392a 4544170i bk5: 380a 4543577i bk6: 408a 4543291i bk7: 396a 4543478i bk8: 424a 4543456i bk9: 416a 4543384i bk10: 428a 4543039i bk11: 408a 4543133i bk12: 404a 4543653i bk13: 396a 4543282i bk14: 352a 4543456i bk15: 360a 4543404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0271905
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540074 n_act=608 n_pre=592 n_req=1705 n_rd=6048 n_write=193 bw_util=0.002745
n_activity=31865 dram_eff=0.3917
bk0: 324a 4543475i bk1: 316a 4543372i bk2: 320a 4543406i bk3: 332a 4543400i bk4: 372a 4543590i bk5: 344a 4544026i bk6: 376a 4543937i bk7: 424a 4543355i bk8: 416a 4543372i bk9: 420a 4543487i bk10: 444a 4543042i bk11: 420a 4542638i bk12: 392a 4543607i bk13: 396a 4543462i bk14: 372a 4543783i bk15: 380a 4543029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0299267
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540317 n_act=602 n_pre=586 n_req=1645 n_rd=5820 n_write=190 bw_util=0.002643
n_activity=30459 dram_eff=0.3946
bk0: 304a 4543822i bk1: 288a 4543738i bk2: 288a 4544386i bk3: 320a 4544002i bk4: 388a 4544306i bk5: 360a 4543953i bk6: 372a 4543772i bk7: 372a 4543721i bk8: 376a 4543826i bk9: 412a 4544002i bk10: 404a 4543515i bk11: 432a 4543291i bk12: 392a 4543804i bk13: 396a 4543584i bk14: 352a 4543688i bk15: 364a 4543157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0225404
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540122 n_act=593 n_pre=577 n_req=1699 n_rd=6032 n_write=191 bw_util=0.002737
n_activity=31687 dram_eff=0.3928
bk0: 320a 4544135i bk1: 308a 4544034i bk2: 320a 4544456i bk3: 328a 4544097i bk4: 360a 4544816i bk5: 384a 4544788i bk6: 408a 4544236i bk7: 400a 4543580i bk8: 432a 4543403i bk9: 452a 4543308i bk10: 428a 4543242i bk11: 432a 4542993i bk12: 388a 4543549i bk13: 356a 4543635i bk14: 368a 4543638i bk15: 348a 4543659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0283273
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540240 n_act=584 n_pre=568 n_req=1677 n_rd=5928 n_write=195 bw_util=0.002693
n_activity=30729 dram_eff=0.3985
bk0: 316a 4544005i bk1: 320a 4543565i bk2: 332a 4543831i bk3: 308a 4543615i bk4: 392a 4543988i bk5: 332a 4544141i bk6: 408a 4543580i bk7: 392a 4543686i bk8: 432a 4543654i bk9: 424a 4543839i bk10: 440a 4543410i bk11: 380a 4543160i bk12: 384a 4543445i bk13: 384a 4543202i bk14: 340a 4543527i bk15: 344a 4543363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0218029
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540246 n_act=602 n_pre=586 n_req=1674 n_rd=5876 n_write=205 bw_util=0.002674
n_activity=31798 dram_eff=0.3825
bk0: 328a 4544501i bk1: 308a 4544190i bk2: 308a 4544309i bk3: 308a 4544169i bk4: 348a 4544766i bk5: 384a 4544170i bk6: 408a 4543654i bk7: 412a 4543529i bk8: 388a 4543659i bk9: 416a 4544000i bk10: 424a 4543742i bk11: 396a 4543579i bk12: 376a 4543476i bk13: 408a 4543220i bk14: 328a 4543934i bk15: 336a 4543685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0217978
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540413 n_act=560 n_pre=544 n_req=1645 n_rd=5804 n_write=194 bw_util=0.002638
n_activity=30134 dram_eff=0.3981
bk0: 304a 4543867i bk1: 320a 4543713i bk2: 308a 4543657i bk3: 320a 4543632i bk4: 348a 4544171i bk5: 368a 4543864i bk6: 412a 4543750i bk7: 380a 4543040i bk8: 384a 4543726i bk9: 396a 4543341i bk10: 436a 4543186i bk11: 420a 4543014i bk12: 376a 4543562i bk13: 356a 4543741i bk14: 336a 4543766i bk15: 340a 4543313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0287645
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4547515 n_nop=4540087 n_act=614 n_pre=598 n_req=1698 n_rd=6024 n_write=192 bw_util=0.002734
n_activity=31950 dram_eff=0.3891
bk0: 324a 4543747i bk1: 328a 4543766i bk2: 340a 4543551i bk3: 320a 4543425i bk4: 380a 4543696i bk5: 368a 4543780i bk6: 404a 4543235i bk7: 424a 4542897i bk8: 432a 4543291i bk9: 404a 4543496i bk10: 428a 4543285i bk11: 428a 4542870i bk12: 360a 4543654i bk13: 372a 4543528i bk14: 368a 4543252i bk15: 344a 4543117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0304525

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 19354, Miss = 750, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[3]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[4]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 19644, Miss = 757, Miss_rate = 0.039, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[7]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[8]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 19439, Miss = 758, Miss_rate = 0.039, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 18792, Miss = 719, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 19295, Miss = 736, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 19400, Miss = 752, Miss_rate = 0.039, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 22817, Miss = 727, Miss_rate = 0.032, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3388
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136856
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.3853
	minimum = 6
	maximum = 807
Network latency average = 24.2193
	minimum = 6
	maximum = 754
Slowest packet = 266231
Flit latency average = 20.8895
	minimum = 6
	maximum = 754
Slowest flit = 411688
Fragmentation average = 0.0311934
	minimum = 0
	maximum = 449
Injected packet rate average = 0.0131277
	minimum = 0.00977817 (at node 26)
	maximum = 0.01527 (at node 45)
Accepted packet rate average = 0.0131277
	minimum = 0.00977817 (at node 26)
	maximum = 0.01527 (at node 45)
Injected flit rate average = 0.0224552
	minimum = 0.0129332 (at node 1)
	maximum = 0.0326139 (at node 45)
Accepted flit rate average= 0.0224552
	minimum = 0.0194178 (at node 46)
	maximum = 0.0293072 (at node 17)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.5561 (11 samples)
	minimum = 6 (11 samples)
	maximum = 244.545 (11 samples)
Network latency average = 16.8091 (11 samples)
	minimum = 6 (11 samples)
	maximum = 195.182 (11 samples)
Flit latency average = 17.7334 (11 samples)
	minimum = 6 (11 samples)
	maximum = 194.364 (11 samples)
Fragmentation average = 0.00283576 (11 samples)
	minimum = 0 (11 samples)
	maximum = 40.8182 (11 samples)
Injected packet rate average = 0.0116278 (11 samples)
	minimum = 0.00838285 (11 samples)
	maximum = 0.0360001 (11 samples)
Accepted packet rate average = 0.0116278 (11 samples)
	minimum = 0.00838285 (11 samples)
	maximum = 0.0360001 (11 samples)
Injected flit rate average = 0.0177926 (11 samples)
	minimum = 0.0109109 (11 samples)
	maximum = 0.0477082 (11 samples)
Accepted flit rate average = 0.0177926 (11 samples)
	minimum = 0.0124511 (11 samples)
	maximum = 0.0660843 (11 samples)
Injected packet size average = 1.53017 (11 samples)
Accepted packet size average = 1.53017 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 29 sec (5489 sec)
gpgpu_simulation_rate = 2727 (inst/sec)
gpgpu_simulation_rate = 896 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 37942
gpu_sim_insn = 1431682
gpu_ipc =      37.7334
gpu_tot_sim_cycle = 5180689
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.1659
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 114326
gpu_stall_icnt2sh    = 432688
partiton_reqs_in_parallel = 834724
partiton_reqs_in_parallel_total    = 53764796
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5390
partiton_reqs_in_parallel_util = 834724
partiton_reqs_in_parallel_util_total    = 53764796
gpu_sim_cycle_parition_util = 37942
gpu_tot_sim_cycle_parition_util    = 2448881
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9555
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      25.5808 GB/Sec
L2_BW_total  =       8.0379 GB/Sec
gpu_total_sim_rate=2939

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672769
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
676, 779, 1171, 1060, 1292, 878, 1015, 731, 709, 1052, 867, 930, 1013, 908, 601, 835, 692, 649, 797, 874, 771, 745, 645, 856, 530, 572, 766, 830, 559, 810, 576, 696, 691, 551, 574, 809, 834, 847, 1177, 599, 641, 812, 689, 595, 976, 513, 863, 802, 846, 827, 504, 582, 542, 557, 1092, 530, 675, 818, 635, 764, 672, 620, 801, 736, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 796185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 784218
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7081
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1070238	W0_Idle:65021189	W0_Scoreboard:56596338	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 952 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 1771 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 5180688 
mrq_lat_table:12257 	239 	351 	1310 	681 	743 	909 	1133 	730 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	380496 	42348 	3882 	1117 	1089 	843 	2437 	2473 	1244 	1472 	1390 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	218084 	25617 	82921 	36201 	34581 	26048 	3318 	828 	413 	1082 	843 	2451 	2496 	1206 	1472 	1390 	378 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	163321 	54259 	69206 	5167 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	113886 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2409 	60 	8 	16 	45 	115 	203 	188 	84 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         9        10        12        18        12        11        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9        12        13        12        15        16        16 
dram[2]:        16        16        17        15        10         9        13        12        14        12        12        10        10        12        16        16 
dram[3]:        16        16        16        15        12        10        10        11        11         8        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         7        10        10        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9        10        18        14         8        15        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         9        12        12        10        16        16        18 
dram[7]:        17        16        16        14        12        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15         9        12         8        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15         8        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11         8        12        10        14        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    116982    110076    505564    218822    281405    296972    252881    263323    395905    196993    230390    198160    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    321366    319001    183253    198173    232991    177249    254963    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    179745    143643    138064    355502    185380    207029    274544    190322    267794    270273    146304 
dram[3]:    243679     88571    173640    143277    197985    427412    186258    226634    223065    222408    285475    206625    182341    182342    135461    205227 
dram[4]:    277035    158902    119831    165657    407967    411078    188539    187756    198727    218812    341460    184962    122636    256964    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    234451    346464    185153    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    166724    288140    362928    160407    220497    220000 
dram[8]:    341104    218820     98994    185581    189131    349261    227018    231827    231836    184953    206521    151766    206011    174037    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    203377    190360    216182    211006    161504    205964    213434    190329    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    190367    296958    175269    282598    268234    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  2.305556  2.406250  2.441176  2.531250  3.235294  3.866667  2.681818  2.702128  2.900000  3.051282  2.904762  2.553191  3.138889  2.581395  2.631579  2.589744 
dram[1]:  2.888889  2.166667  2.166667  2.888889  2.707317  3.147059  3.121951  2.750000  3.305556  3.128205  2.408163  2.880952  3.000000  3.000000  2.525000  2.666667 
dram[2]:  2.138889  2.363636  2.689655  2.821429  2.804878  2.690476  2.711111  2.590909  3.718750  3.656250  2.822222  2.407408  3.236842  3.166667  2.560976  3.057143 
dram[3]:  2.517241  2.387097  2.075000  2.277778  2.948718  2.434783  3.157895  2.636364  3.236842  3.102564  2.795455  2.681818  3.078947  3.194444  2.500000  3.000000 
dram[4]:  2.700000  2.468750  2.250000  2.470588  3.027778  2.641026  2.820513  3.205128  2.666667  3.843750  3.097561  2.469388  2.590909  2.500000  3.281250  3.176471 
dram[5]:  2.620690  2.571429  1.972973  2.531250  3.257143  2.675000  2.619048  2.291667  3.235294  3.718750  2.543478  2.818182  2.780488  2.948718  3.030303  2.452381 
dram[6]:  2.285714  2.200000  2.382353  2.800000  2.547619  3.733333  2.950000  2.681818  3.100000  3.250000  2.795455  3.351351  2.825000  3.088235  3.058824  2.911765 
dram[7]:  2.222222  2.758621  2.656250  1.975000  2.850000  3.060606  2.767442  2.948718  3.378378  4.357143  3.432432  3.000000  3.054054  2.800000  2.204545  3.031250 
dram[8]:  2.562500  2.264706  2.393939  2.393939  3.029412  2.604651  2.767442  3.179487  2.973684  3.588235  2.595745  3.000000  2.853658  2.681818  2.638889  2.968750 
dram[9]:  2.451613  2.758621  2.468750  2.593750  3.000000  2.842105  2.926829  3.027027  3.323529  3.162162  3.378378  3.270270  3.235294  3.088235  2.567568  2.742857 
dram[10]:  2.342857  2.277778  2.230769  2.645161  2.871795  2.634146  2.659091  2.652174  3.100000  4.333333  3.153846  2.818182  2.789474  2.945946  2.736842  2.475000 
average row locality = 18533/6606 = 2.805480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        12        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        16        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2133
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:      78035     74247     29862     38242     29436     35751     23748     37246     45014     46972     38257     42383     35126     26291     53383     55242
dram[1]:      81061     80516     44376     41100     42742     27801     45258     36809     39144     51378     46242     38316     27307     23613     44561     53539
dram[2]:      71809     74888     27564     36456     30174     30118     30444     27779     49229     45672     39788     49777     26365     31117     66214     59114
dram[3]:      84645     75037     46981     37464     41105     25648     35903     36588     38404     44344     38018     37595     27986     35437     57886     55549
dram[4]:      72721     74364     32731     41645     21079     24690     30116     36773     46641     33746     32029     35247     37732     32855     62099     50150
dram[5]:      72769     59316     51284     38236     37580     34138     34088     26178     37803     55302     31607     44031     28093     32407     42816     53081
dram[6]:      68131     62076     48400     38380     31246     41608     28129     25931     37936     62313     34120     32665     36015     29999     54643     55110
dram[7]:      69249     64318     42515     46992     31918     28871     30880     27557     47991     50853     40970     38868     28919     29794     57853     64905
dram[8]:      55130     60250     40559     43789     42696     37924     40738     33518     42071     49457     54158     26047     33901     30491     61669     54064
dram[9]:      76345     63921     30182     32113     37825     34925     25181     32222     50305     35481     40036     43614     27593     38076     46117     49250
dram[10]:      58295     60087     43780     34145     30869     29903     28571     32485     47776     47298     36962     44193     31172     23242     50554     45300
maximum mf latency per bank:
dram[0]:     411365    259951    267717    267737    256995    364495    217515    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     261969    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    173154    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     262541    261954    330249    332837    387952    256948    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    259917    248879    330262    256935    220253    395759    406187    400959    372321    251170    372305    346255    348866    367108    400987
dram[5]:     262067    259918    361912    248892    257152    255273    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     259977    408797    330275    330250    257164    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    254288    406206    395751    374915    387943    382734    380110    231388    346207    406185    406171
dram[8]:     299384    343246    267724    361893    256948    254695    408767    395766    400959    400966    380119    230754    208217    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    186579    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610539 n_act=614 n_pre=598 n_req=1697 n_rd=6024 n_write=191 bw_util=0.002692
n_activity=31526 dram_eff=0.3943
bk0: 332a 4614723i bk1: 304a 4614570i bk2: 324a 4614484i bk3: 316a 4614352i bk4: 376a 4613964i bk5: 400a 4613968i bk6: 408a 4613583i bk7: 444a 4613444i bk8: 400a 4613628i bk9: 412a 4613792i bk10: 424a 4613483i bk11: 408a 4613561i bk12: 388a 4614109i bk13: 380a 4613916i bk14: 352a 4614192i bk15: 356a 4614320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0281784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610631 n_act=603 n_pre=587 n_req=1681 n_rd=5952 n_write=193 bw_util=0.002661
n_activity=31369 dram_eff=0.3918
bk0: 308a 4614181i bk1: 312a 4614530i bk2: 308a 4614545i bk3: 308a 4614510i bk4: 376a 4614295i bk5: 364a 4614229i bk6: 444a 4613941i bk7: 420a 4613495i bk8: 408a 4613966i bk9: 420a 4613670i bk10: 408a 4613769i bk11: 420a 4613514i bk12: 392a 4613974i bk13: 372a 4613926i bk14: 356a 4613786i bk15: 336a 4613858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0264114
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610476 n_act=611 n_pre=595 n_req=1718 n_rd=6088 n_write=196 bw_util=0.002722
n_activity=31470 dram_eff=0.3994
bk0: 308a 4614519i bk1: 312a 4613940i bk2: 304a 4614493i bk3: 312a 4614224i bk4: 392a 4614053i bk5: 388a 4613553i bk6: 416a 4613534i bk7: 388a 4613874i bk8: 408a 4613882i bk9: 400a 4613848i bk10: 444a 4613680i bk11: 456a 4613075i bk12: 424a 4613592i bk13: 388a 4613606i bk14: 368a 4613739i bk15: 380a 4613409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0289688
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610553 n_act=616 n_pre=600 n_req=1694 n_rd=6004 n_write=193 bw_util=0.002684
n_activity=32426 dram_eff=0.3822
bk0: 292a 4615386i bk1: 296a 4614730i bk2: 328a 4614854i bk3: 324a 4614053i bk4: 392a 4614621i bk5: 380a 4614028i bk6: 408a 4613742i bk7: 396a 4613929i bk8: 424a 4613907i bk9: 416a 4613835i bk10: 428a 4613490i bk11: 408a 4613584i bk12: 404a 4614104i bk13: 396a 4613733i bk14: 352a 4613907i bk15: 360a 4613855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0267756
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610525 n_act=608 n_pre=592 n_req=1705 n_rd=6048 n_write=193 bw_util=0.002703
n_activity=31865 dram_eff=0.3917
bk0: 324a 4613926i bk1: 316a 4613823i bk2: 320a 4613857i bk3: 332a 4613851i bk4: 372a 4614041i bk5: 344a 4614477i bk6: 376a 4614388i bk7: 424a 4613806i bk8: 416a 4613823i bk9: 420a 4613938i bk10: 444a 4613493i bk11: 420a 4613089i bk12: 392a 4614058i bk13: 396a 4613913i bk14: 372a 4614234i bk15: 380a 4613480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0294701
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610768 n_act=602 n_pre=586 n_req=1645 n_rd=5820 n_write=190 bw_util=0.002603
n_activity=30459 dram_eff=0.3946
bk0: 304a 4614273i bk1: 288a 4614189i bk2: 288a 4614837i bk3: 320a 4614453i bk4: 388a 4614757i bk5: 360a 4614404i bk6: 372a 4614223i bk7: 372a 4614172i bk8: 376a 4614277i bk9: 412a 4614453i bk10: 404a 4613966i bk11: 432a 4613742i bk12: 392a 4614255i bk13: 396a 4614035i bk14: 352a 4614139i bk15: 364a 4613608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0221966
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610573 n_act=593 n_pre=577 n_req=1699 n_rd=6032 n_write=191 bw_util=0.002695
n_activity=31687 dram_eff=0.3928
bk0: 320a 4614586i bk1: 308a 4614485i bk2: 320a 4614907i bk3: 328a 4614548i bk4: 360a 4615267i bk5: 384a 4615239i bk6: 408a 4614687i bk7: 400a 4614031i bk8: 432a 4613854i bk9: 452a 4613759i bk10: 428a 4613693i bk11: 432a 4613444i bk12: 388a 4614000i bk13: 356a 4614086i bk14: 368a 4614089i bk15: 348a 4614110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0278952
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610691 n_act=584 n_pre=568 n_req=1677 n_rd=5928 n_write=195 bw_util=0.002652
n_activity=30729 dram_eff=0.3985
bk0: 316a 4614456i bk1: 320a 4614016i bk2: 332a 4614282i bk3: 308a 4614066i bk4: 392a 4614439i bk5: 332a 4614592i bk6: 408a 4614031i bk7: 392a 4614137i bk8: 432a 4614105i bk9: 424a 4614290i bk10: 440a 4613861i bk11: 380a 4613611i bk12: 384a 4613896i bk13: 384a 4613653i bk14: 340a 4613978i bk15: 344a 4613814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0214703
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610697 n_act=602 n_pre=586 n_req=1674 n_rd=5876 n_write=205 bw_util=0.002634
n_activity=31798 dram_eff=0.3825
bk0: 328a 4614952i bk1: 308a 4614641i bk2: 308a 4614760i bk3: 308a 4614620i bk4: 348a 4615217i bk5: 384a 4614621i bk6: 408a 4614105i bk7: 412a 4613980i bk8: 388a 4614110i bk9: 416a 4614451i bk10: 424a 4614193i bk11: 396a 4614030i bk12: 376a 4613927i bk13: 408a 4613671i bk14: 328a 4614385i bk15: 336a 4614136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0214653
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610864 n_act=560 n_pre=544 n_req=1645 n_rd=5804 n_write=194 bw_util=0.002598
n_activity=30134 dram_eff=0.3981
bk0: 304a 4614318i bk1: 320a 4614164i bk2: 308a 4614108i bk3: 320a 4614083i bk4: 348a 4614622i bk5: 368a 4614315i bk6: 412a 4614201i bk7: 380a 4613491i bk8: 384a 4614177i bk9: 396a 4613792i bk10: 436a 4613637i bk11: 420a 4613465i bk12: 376a 4614013i bk13: 356a 4614192i bk14: 336a 4614217i bk15: 340a 4613764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0283257
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617966 n_nop=4610538 n_act=614 n_pre=598 n_req=1698 n_rd=6024 n_write=192 bw_util=0.002692
n_activity=31950 dram_eff=0.3891
bk0: 324a 4614198i bk1: 328a 4614217i bk2: 340a 4614002i bk3: 320a 4613876i bk4: 380a 4614147i bk5: 368a 4614231i bk6: 404a 4613686i bk7: 424a 4613348i bk8: 432a 4613742i bk9: 404a 4613947i bk10: 428a 4613736i bk11: 428a 4613321i bk12: 360a 4614105i bk13: 372a 4613979i bk14: 368a 4613703i bk15: 344a 4613568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0299879

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 19726, Miss = 750, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[3]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[4]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 20020, Miss = 757, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[7]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[8]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 19815, Miss = 758, Miss_rate = 0.038, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 19168, Miss = 719, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 19671, Miss = 736, Miss_rate = 0.037, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[12]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 19772, Miss = 752, Miss_rate = 0.038, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 25237, Miss = 727, Miss_rate = 0.029, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[18]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[19]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3388
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.0985
	minimum = 6
	maximum = 588
Network latency average = 37.7448
	minimum = 6
	maximum = 416
Slowest packet = 860925
Flit latency average = 47.0791
	minimum = 6
	maximum = 415
Slowest flit = 1431687
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00539785
	minimum = 0.00421707 (at node 10)
	maximum = 0.0318916 (at node 44)
Accepted packet rate average = 0.00539785
	minimum = 0.00421707 (at node 10)
	maximum = 0.0318916 (at node 44)
Injected flit rate average = 0.00809678
	minimum = 0.00606204 (at node 46)
	maximum = 0.033104 (at node 44)
Accepted flit rate average= 0.00809678
	minimum = 0.00506049 (at node 10)
	maximum = 0.0625708 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.1846 (12 samples)
	minimum = 6 (12 samples)
	maximum = 273.167 (12 samples)
Network latency average = 18.5537 (12 samples)
	minimum = 6 (12 samples)
	maximum = 213.583 (12 samples)
Flit latency average = 20.1789 (12 samples)
	minimum = 6 (12 samples)
	maximum = 212.75 (12 samples)
Fragmentation average = 0.00259945 (12 samples)
	minimum = 0 (12 samples)
	maximum = 37.4167 (12 samples)
Injected packet rate average = 0.0111087 (12 samples)
	minimum = 0.0080357 (12 samples)
	maximum = 0.0356577 (12 samples)
Accepted packet rate average = 0.0111087 (12 samples)
	minimum = 0.0080357 (12 samples)
	maximum = 0.0356577 (12 samples)
Injected flit rate average = 0.0169846 (12 samples)
	minimum = 0.0105068 (12 samples)
	maximum = 0.0464912 (12 samples)
Accepted flit rate average = 0.0169846 (12 samples)
	minimum = 0.0118352 (12 samples)
	maximum = 0.0657916 (12 samples)
Injected packet size average = 1.52895 (12 samples)
Accepted packet size average = 1.52895 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 0 sec (5580 sec)
gpgpu_simulation_rate = 2939 (inst/sec)
gpgpu_simulation_rate = 928 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 463117
gpu_sim_insn = 4962251
gpu_ipc =      10.7149
gpu_tot_sim_cycle = 5871028
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       3.6389
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 454848
gpu_stall_icnt2sh    = 1491622
partiton_reqs_in_parallel = 9848052
partiton_reqs_in_parallel_total    = 54599520
partiton_level_parallism =      21.2647
partiton_level_parallism_total  =      10.9772
partiton_reqs_in_parallel_util = 9848052
partiton_reqs_in_parallel_util_total    = 54599520
gpu_sim_cycle_parition_util = 462773
gpu_tot_sim_cycle_parition_util    = 2486823
partiton_level_parallism_util =      21.2805
partiton_level_parallism_util_total  =      21.8496
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     107.1787 GB/Sec
L2_BW_total  =      15.5473 GB/Sec
gpu_total_sim_rate=3123

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966773
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
977, 1095, 1482, 1385, 1620, 1216, 1405, 1052, 1007, 1405, 1247, 1215, 1499, 1146, 882, 1155, 992, 934, 1075, 1245, 993, 1045, 956, 1213, 775, 867, 1071, 1145, 850, 1148, 852, 1077, 1062, 863, 812, 1217, 1224, 1149, 1523, 870, 925, 1065, 981, 960, 1321, 808, 1220, 1070, 1095, 1097, 790, 893, 869, 875, 1337, 784, 933, 1098, 894, 1020, 1034, 880, 1138, 1078, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2099888
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2074675
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 20327
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2378621	W0_Idle:71779789	W0_Scoreboard:69770518	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 952 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 1674 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 5870659 
mrq_lat_table:15728 	252 	377 	1358 	691 	745 	909 	1133 	730 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	795189 	136200 	5632 	3282 	1806 	1217 	3059 	5912 	3529 	3382 	3261 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	403054 	56425 	214401 	112740 	64402 	76499 	8605 	2336 	2117 	1700 	1208 	3135 	5881 	3483 	3382 	3261 	378 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	255256 	171287 	227776 	28193 	3084 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	243876 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2992 	98 	50 	47 	68 	157 	268 	241 	89 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         9        10        12        18        12        11        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9        12        13        12        15        16        16 
dram[2]:        16        16        17        15        10        11        13        12        14        12        12        12        10        12        16        16 
dram[3]:        16        16        16        15        13        11        10        11        11         8        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9        10        18        14        10        15        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         9        12        12        10        16        16        18 
dram[7]:        17        16        16        14        12        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15        10        12        10        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15        13        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11        11        12        10        14        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    116982    112155    505564    218822    281405    296972    252881    263323    395905    196993    230390    198160    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    321366    319001    183253    198173    232991    177249    307556    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    190376    211199    220616    355502    185380    207029    274544    367104    320613    270273    153727 
dram[3]:    243679     88571    173640    143277    197985    427412    186258    226634    223065    222408    304953    271118    267377    299765    135461    205227 
dram[4]:    277035    158902    136070    165657    407967    411078    203360    187756    247692    218812    341460    213784    320613    302366    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    265918    357055    367410    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    195552    288140    362928    226836    220497    220000 
dram[8]:    341104    218820    101586    185581    273729    349261    227018    231827    231836    184953    206521    159087    206011    210848    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    278921    190360    216182    211006    304999    205964    213434    190329    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    190367    296958    175269    328453    325818    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  2.425000  2.255814  2.302325  2.357143  2.844445  3.459460  2.603774  2.464286  2.666667  2.666667  2.571429  2.354839  2.660000  2.400000  2.222222  2.352941 
dram[1]:  2.621622  2.042553  2.000000  2.512820  2.804348  3.200000  2.957447  2.603774  2.900000  2.900000  2.285714  2.618182  2.660000  2.500000  2.245283  2.307692 
dram[2]:  1.959184  2.526316  2.357143  2.450000  2.744681  2.723404  2.500000  2.438596  3.085106  2.959184  2.440678  2.215385  3.116279  2.977778  2.283019  2.666667 
dram[3]:  2.526316  2.461539  2.041667  2.130435  2.866667  2.480769  2.592592  2.482143  2.959184  2.685185  2.571429  2.526316  2.829787  2.714286  2.307692  2.857143 
dram[4]:  2.400000  2.594594  2.085106  2.227273  2.976744  2.580000  2.760000  3.000000  2.482759  3.476191  2.769231  2.423729  2.490566  2.400000  2.951220  2.711111 
dram[5]:  2.594594  2.461539  1.884615  2.333333  2.931818  2.580000  2.396552  2.171875  2.618182  3.042553  2.440678  2.618182  2.444444  2.490566  2.750000  2.086207 
dram[6]:  2.232558  2.000000  2.200000  2.325581  2.632653  3.555556  2.816327  2.592592  2.666667  2.959184  2.716981  2.769231  2.538461  2.490566  2.813953  2.469388 
dram[7]:  2.204545  2.526316  2.500000  1.851852  2.591837  3.170732  2.574074  2.673077  3.152174  3.789474  3.020833  2.618182  2.660000  2.444444  2.016949  2.622222 
dram[8]:  2.461539  2.086957  2.380952  2.325581  3.121951  2.560000  2.482143  2.860000  2.571429  2.979592  2.400000  2.517241  2.641510  2.538461  2.500000  2.622222 
dram[9]:  2.285714  2.823529  2.272727  2.525000  2.888889  2.723404  2.857143  2.456140  2.900000  2.920000  3.130435  2.938776  2.869565  2.808511  2.185185  2.565217 
dram[10]:  2.425000  2.341463  2.173913  2.500000  2.632653  2.612245  2.438596  2.527273  2.769231  3.348837  2.618182  2.543860  2.444444  2.519231  2.479167  2.307692 
average row locality = 22103/8583 = 2.575207
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        12        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        16        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2133
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:     103464     94580     53489     62622     67162     76299     64376     74527     80934     84386     64753     68279     60041     50238     84124     94795
dram[1]:     107144    107881     64193     62017     80311     68489     81646     75909     81843     88705     69584     64642     52218     47496     76912     81498
dram[2]:      98007    101628     52514     60394     70284     69325     70162     66787     84466     80076     66267     79477     53178     58212     97555     91007
dram[3]:     103935     98519     70229     62540     77301     70542     74929     75298     77082     81212     65876     64138     56146     61385     93184     91920
dram[4]:      99330    102966     60125     67822     59940     61782     65657     70618     88359     71464     58933     64337     61927     56639     97963     80917
dram[5]:      96511     82524     72429     61317     76808     72116     69148     62723     69487     85649     55945     69807     53652     62023     76742     86567
dram[6]:      94717     89532     70660     64457     69254     76927     65269     63844     76273     99301     56782     56910     62723     55923     82945     83566
dram[7]:      93964     87989     68308     70860     75710     67053     66484     65358     87420     85128     63370     59823     53843     54032     87948     95062
dram[8]:      87347     85711     64690     66157     76013     76564     79186     70601     77913     85405     73914     49119     55455     59588     90767     83506
dram[9]:      94919     89772     53871     57703     69046     70996     59040     65660     83530     70646     62656     65045     51585     62988     77542     86045
dram[10]:      82061     90392     69966     58819     70651     72698     64704     72923     87912     84051     60510     64778     54797     48431     87713     84832
maximum mf latency per bank:
dram[0]:     411365    259951    267717    267737    256995    364495    217515    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     261969    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    182607    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     262541    261954    330249    332837    387952    256948    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    259917    248879    330262    256935    238708    395759    406187    400959    372321    251170    372305    346255    348866    367108    400987
dram[5]:     262067    259918    361912    248892    257152    255273    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     259977    408797    330275    330250    257164    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    254288    406206    395751    374915    387943    382734    380110    238729    346207    406185    406171
dram[8]:     299384    343246    267724    361893    256948    254695    408767    395766    400959    400966    380119    230754    238729    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    239519    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468874 n_act=796 n_pre=780 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002722
n_activity=41214 dram_eff=0.3618
bk0: 388a 5474451i bk1: 384a 5474104i bk2: 388a 5474082i bk3: 388a 5473886i bk4: 448a 5473495i bk5: 448a 5473637i bk6: 488a 5473148i bk7: 488a 5473074i bk8: 512a 5473021i bk9: 512a 5473150i bk10: 512a 5472911i bk11: 512a 5472945i bk12: 468a 5473558i bk13: 464a 5473409i bk14: 432a 5473580i bk15: 432a 5473796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0237742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468898 n_act=785 n_pre=769 n_req=2008 n_rd=7260 n_write=193 bw_util=0.002721
n_activity=41046 dram_eff=0.3632
bk0: 384a 5473707i bk1: 384a 5474054i bk2: 388a 5473972i bk3: 388a 5473958i bk4: 448a 5473978i bk5: 448a 5473858i bk6: 488a 5473661i bk7: 488a 5473102i bk8: 512a 5473385i bk9: 512a 5473142i bk10: 512a 5473167i bk11: 512a 5472940i bk12: 468a 5473450i bk13: 468a 5473262i bk14: 428a 5473257i bk15: 432a 5473209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0222916
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468897 n_act=782 n_pre=766 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002724
n_activity=40859 dram_eff=0.3652
bk0: 384a 5473981i bk1: 384a 5473624i bk2: 388a 5473945i bk3: 388a 5473697i bk4: 448a 5473725i bk5: 448a 5473253i bk6: 488a 5473077i bk7: 488a 5473290i bk8: 512a 5473252i bk9: 512a 5473144i bk10: 512a 5473138i bk11: 512a 5472611i bk12: 468a 5473318i bk13: 468a 5473172i bk14: 432a 5473270i bk15: 432a 5473007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0244588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468896 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002723
n_activity=41849 dram_eff=0.3564
bk0: 384a 5474930i bk1: 384a 5474305i bk2: 388a 5474466i bk3: 388a 5473627i bk4: 448a 5474311i bk5: 448a 5473691i bk6: 488a 5473153i bk7: 488a 5473362i bk8: 512a 5473393i bk9: 512a 5473208i bk10: 512a 5472977i bk11: 512a 5472974i bk12: 468a 5473686i bk13: 468a 5473212i bk14: 432a 5473370i bk15: 432a 5473442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0225948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468942 n_act=763 n_pre=747 n_req=2008 n_rd=7260 n_write=193 bw_util=0.002721
n_activity=40878 dram_eff=0.3646
bk0: 384a 5473505i bk1: 384a 5473517i bk2: 388a 5473414i bk3: 388a 5473411i bk4: 448a 5473668i bk5: 448a 5473937i bk6: 488a 5473852i bk7: 488a 5473402i bk8: 512a 5473253i bk9: 512a 5473419i bk10: 512a 5473032i bk11: 508a 5472598i bk12: 464a 5473641i bk13: 464a 5473503i bk14: 436a 5473839i bk15: 436a 5473029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0248679
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468849 n_act=811 n_pre=795 n_req=2005 n_rd=7260 n_write=190 bw_util=0.00272
n_activity=41674 dram_eff=0.3575
bk0: 384a 5473850i bk1: 384a 5473678i bk2: 388a 5474216i bk3: 388a 5473999i bk4: 448a 5474360i bk5: 448a 5473933i bk6: 488a 5473570i bk7: 488a 5473467i bk8: 512a 5473436i bk9: 508a 5473787i bk10: 512a 5473385i bk11: 512a 5473238i bk12: 464a 5473737i bk13: 464a 5473490i bk14: 436a 5473635i bk15: 436a 5472995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0187555
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468914 n_act=772 n_pre=756 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002725
n_activity=41230 dram_eff=0.362
bk0: 384a 5474198i bk1: 384a 5473943i bk2: 392a 5474429i bk3: 392a 5474029i bk4: 448a 5474848i bk5: 448a 5474904i bk6: 488a 5474267i bk7: 488a 5473533i bk8: 512a 5473320i bk9: 512a 5473352i bk10: 512a 5473260i bk11: 512a 5472867i bk12: 464a 5473504i bk13: 464a 5473343i bk14: 436a 5473667i bk15: 436a 5473493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0235276
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468940 n_act=767 n_pre=751 n_req=2008 n_rd=7252 n_write=195 bw_util=0.002719
n_activity=40863 dram_eff=0.3645
bk0: 384a 5474050i bk1: 384a 5473579i bk2: 392a 5473901i bk3: 392a 5473505i bk4: 444a 5474050i bk5: 448a 5474099i bk6: 488a 5473560i bk7: 488a 5473568i bk8: 512a 5473682i bk9: 512a 5473801i bk10: 512a 5473409i bk11: 512a 5472874i bk12: 464a 5473357i bk13: 464a 5473087i bk14: 428a 5473377i bk15: 428a 5473253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0181235
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468880 n_act=788 n_pre=772 n_req=2020 n_rd=7260 n_write=205 bw_util=0.002725
n_activity=42037 dram_eff=0.3552
bk0: 384a 5474586i bk1: 384a 5474132i bk2: 392a 5474322i bk3: 392a 5474148i bk4: 448a 5474801i bk5: 448a 5474242i bk6: 488a 5473586i bk7: 488a 5473509i bk8: 512a 5473384i bk9: 512a 5473834i bk10: 512a 5473632i bk11: 512a 5473284i bk12: 468a 5473375i bk13: 464a 5473293i bk14: 428a 5473827i bk15: 428a 5473550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0181177
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468971 n_act=746 n_pre=730 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002723
n_activity=40795 dram_eff=0.3656
bk0: 384a 5473833i bk1: 384a 5473844i bk2: 392a 5473582i bk3: 392a 5473678i bk4: 448a 5474116i bk5: 448a 5473882i bk6: 492a 5473800i bk7: 492a 5472723i bk8: 512a 5473462i bk9: 512a 5473159i bk10: 512a 5473190i bk11: 512a 5472927i bk12: 464a 5473493i bk13: 464a 5473600i bk14: 428a 5473550i bk15: 428a 5473260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0239234
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5477905 n_nop=5468889 n_act=790 n_pre=774 n_req=2007 n_rd=7260 n_write=192 bw_util=0.002721
n_activity=41335 dram_eff=0.3606
bk0: 384a 5473894i bk1: 384a 5473922i bk2: 392a 5473685i bk3: 392a 5473451i bk4: 448a 5473696i bk5: 448a 5473813i bk6: 492a 5473154i bk7: 492a 5472919i bk8: 512a 5473222i bk9: 512a 5473250i bk10: 512a 5473071i bk11: 512a 5472718i bk12: 464a 5473459i bk13: 460a 5473366i bk14: 428a 5473208i bk15: 428a 5473033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0253288

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 43376, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[6]: Access = 43734, Miss = 908, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[7]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[8]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 43710, Miss = 907, Miss_rate = 0.021, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[10]: Access = 42758, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 43662, Miss = 907, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 43975, Miss = 909, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[16]: Access = 49294, Miss = 908, Miss_rate = 0.018, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[18]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[19]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3550
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.0906
	minimum = 6
	maximum = 1100
Network latency average = 30.3716
	minimum = 6
	maximum = 663
Slowest packet = 888192
Flit latency average = 25.746
	minimum = 6
	maximum = 663
Slowest flit = 1474401
Fragmentation average = 0.0465248
	minimum = 0
	maximum = 511
Injected packet rate average = 0.0226154
	minimum = 0.0168111 (at node 1)
	maximum = 0.0263865 (at node 40)
Accepted packet rate average = 0.0226154
	minimum = 0.0168111 (at node 1)
	maximum = 0.0263865 (at node 40)
Injected flit rate average = 0.0402629
	minimum = 0.020849 (at node 1)
	maximum = 0.060853 (at node 40)
Accepted flit rate average= 0.0402629
	minimum = 0.0312017 (at node 46)
	maximum = 0.0537975 (at node 15)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.8697 (13 samples)
	minimum = 6 (13 samples)
	maximum = 336.769 (13 samples)
Network latency average = 19.4628 (13 samples)
	minimum = 6 (13 samples)
	maximum = 248.154 (13 samples)
Flit latency average = 20.6071 (13 samples)
	minimum = 6 (13 samples)
	maximum = 247.385 (13 samples)
Fragmentation average = 0.00597832 (13 samples)
	minimum = 0 (13 samples)
	maximum = 73.8462 (13 samples)
Injected packet rate average = 0.0119938 (13 samples)
	minimum = 0.00871074 (13 samples)
	maximum = 0.0349445 (13 samples)
Accepted packet rate average = 0.0119938 (13 samples)
	minimum = 0.00871074 (13 samples)
	maximum = 0.0349445 (13 samples)
Injected flit rate average = 0.0187752 (13 samples)
	minimum = 0.0113024 (13 samples)
	maximum = 0.0475959 (13 samples)
Accepted flit rate average = 0.0187752 (13 samples)
	minimum = 0.0133249 (13 samples)
	maximum = 0.0648689 (13 samples)
Injected packet size average = 1.56541 (13 samples)
Accepted packet size average = 1.56541 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 59 sec (6839 sec)
gpgpu_simulation_rate = 3123 (inst/sec)
gpgpu_simulation_rate = 858 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 37943
gpu_sim_insn = 1323702
gpu_ipc =      34.8866
gpu_tot_sim_cycle = 6131121
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       3.7004
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 454848
gpu_stall_icnt2sh    = 1491622
partiton_reqs_in_parallel = 834746
partiton_reqs_in_parallel_total    = 64447572
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.6477
partiton_reqs_in_parallel_util = 834746
partiton_reqs_in_parallel_util_total    = 64447572
gpu_sim_cycle_parition_util = 37943
gpu_tot_sim_cycle_parition_util    = 2949596
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8515
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      25.5802 GB/Sec
L2_BW_total  =      15.0460 GB/Sec
gpu_total_sim_rate=3273

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997493
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1049, 1167, 1554, 1457, 1692, 1288, 1477, 1124, 1079, 1477, 1319, 1287, 1571, 1218, 954, 1227, 1028, 970, 1111, 1281, 1029, 1081, 992, 1249, 811, 903, 1107, 1181, 886, 1184, 888, 1113, 1098, 899, 848, 1253, 1260, 1185, 1559, 906, 961, 1101, 1017, 996, 1357, 844, 1256, 1106, 1131, 1133, 826, 929, 905, 911, 1373, 820, 969, 1134, 930, 1056, 1070, 916, 1174, 1114, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2169679
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2143562
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21231
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2480637	W0_Idle:73721600	W0_Scoreboard:69786895	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 952 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 1694 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 6131120 
mrq_lat_table:15728 	252 	377 	1358 	691 	745 	909 	1133 	730 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	802201 	137568 	5724 	3323 	1899 	1443 	3443 	6756 	3709 	3382 	3261 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	404880 	56601 	214593 	113841 	67841 	78050 	8773 	2381 	2135 	1797 	1427 	3519 	6732 	3656 	3382 	3261 	378 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	257027 	171560 	227780 	28193 	3084 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	252068 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2999 	100 	50 	47 	68 	159 	272 	249 	89 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         9        10        12        18        12        11        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9        12        13        12        15        16        16 
dram[2]:        16        16        17        15        10        11        13        12        14        12        12        12        10        12        16        16 
dram[3]:        16        16        16        15        13        11        10        11        11         8        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9        10        18        14        10        15        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         9        12        12        10        16        16        18 
dram[7]:        17        16        16        14        12        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15        10        12        10        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15        13        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11        11        12        10        14        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    116982    112155    505564    218822    281405    296972    252881    263323    395905    196993    230390    198160    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    321366    319001    183253    198173    232991    177249    307556    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    190376    211199    220616    355502    185380    207029    274544    367104    320613    270273    153727 
dram[3]:    243679     88571    173640    143277    197985    427412    186258    226634    223065    222408    304953    271118    267377    299765    135461    205227 
dram[4]:    277035    158902    136070    165657    407967    411078    203360    187756    247692    218812    341460    213784    320613    302366    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    265918    357055    367410    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    195552    288140    362928    226836    220497    220000 
dram[8]:    341104    218820    101586    185581    273729    349261    227018    231827    231836    184953    206521    159087    206011    210848    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    278921    190360    216182    211006    304999    205964    213434    190329    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    190367    296958    175269    328453    325818    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  2.425000  2.255814  2.302325  2.357143  2.844445  3.459460  2.603774  2.464286  2.666667  2.666667  2.571429  2.354839  2.660000  2.400000  2.222222  2.352941 
dram[1]:  2.621622  2.042553  2.000000  2.512820  2.804348  3.200000  2.957447  2.603774  2.900000  2.900000  2.285714  2.618182  2.660000  2.500000  2.245283  2.307692 
dram[2]:  1.959184  2.526316  2.357143  2.450000  2.744681  2.723404  2.500000  2.438596  3.085106  2.959184  2.440678  2.215385  3.116279  2.977778  2.283019  2.666667 
dram[3]:  2.526316  2.461539  2.041667  2.130435  2.866667  2.480769  2.592592  2.482143  2.959184  2.685185  2.571429  2.526316  2.829787  2.714286  2.307692  2.857143 
dram[4]:  2.400000  2.594594  2.085106  2.227273  2.976744  2.580000  2.760000  3.000000  2.482759  3.476191  2.769231  2.423729  2.490566  2.400000  2.951220  2.711111 
dram[5]:  2.594594  2.461539  1.884615  2.333333  2.931818  2.580000  2.396552  2.171875  2.618182  3.042553  2.440678  2.618182  2.444444  2.490566  2.750000  2.086207 
dram[6]:  2.232558  2.000000  2.200000  2.325581  2.632653  3.555556  2.816327  2.592592  2.666667  2.959184  2.716981  2.769231  2.538461  2.490566  2.813953  2.469388 
dram[7]:  2.204545  2.526316  2.500000  1.851852  2.591837  3.170732  2.574074  2.673077  3.152174  3.789474  3.020833  2.618182  2.660000  2.444444  2.016949  2.622222 
dram[8]:  2.461539  2.086957  2.380952  2.325581  3.121951  2.560000  2.482143  2.860000  2.571429  2.979592  2.400000  2.517241  2.641510  2.538461  2.500000  2.622222 
dram[9]:  2.285714  2.823529  2.272727  2.525000  2.888889  2.723404  2.857143  2.456140  2.900000  2.920000  3.130435  2.938776  2.869565  2.808511  2.185185  2.565217 
dram[10]:  2.425000  2.341463  2.173913  2.500000  2.632653  2.612245  2.438596  2.527273  2.769231  3.348837  2.618182  2.543860  2.444444  2.519231  2.479167  2.307692 
average row locality = 22103/8583 = 2.575207
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        12        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        16        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2133
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:     109969    101061     53722     62856     67281     76424     64411     74564     80934     84386     64753     68279     60041     50238     92114    102677
dram[1]:     113640    114426     64423     62247     80421     68593     81678     75943     81843     88705     69584     64642     52218     47496     84826     89319
dram[2]:     104564    108158     52743     60628     70395     69434     70193     66818     84466     80076     66267     79477     53178     58212    105858     99293
dram[3]:     110482    105038     70460     62770     77407     70649     74962     75330     77082     81212     65876     64138     56146     61385    101066     99693
dram[4]:     104436    108058     60349     68054     60050     61891     65690     70651     88359     71464     58933     64337     61927     56639    105844     88686
dram[5]:     101711     87712     72685     61559     76922     72230     69180     62755     69487     85649     55945     69807     53652     62023     84508     94204
dram[6]:      99903     94702     70886     64680     69362     77031     65301     63876     76273     99301     56782     56910     62723     55923     91135     91657
dram[7]:      99118     93177     68527     71076     75821     67166     66516     65390     87420     85128     63370     59823     53843     54032     96215    103300
dram[8]:      92591     90933     64941     66397     76150     76688     79223     70635     77913     85405     73914     49119     58950     59588     99260     92078
dram[9]:     100165     95014     54095     57922     69160     71102     59066     65687     83530     70646     62656     65045     51585     62988     86464     94878
dram[10]:      87491     95833     70185     59039     70762     72808     64730     72949     87912     84051     60510     64778     54797     48431     96276     93225
maximum mf latency per bank:
dram[0]:     411365    259951    267717    267737    256995    364495    217515    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     261969    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    182607    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     262541    261954    330249    332837    387952    256948    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    259917    248879    330262    256935    238708    395759    406187    400959    372321    251170    372305    346255    348866    367108    400987
dram[5]:     262067    259918    361912    248892    257152    255273    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     259977    408797    330275    330250    257164    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    254288    406206    395751    374915    387943    382734    380110    238729    346207    406185    406171
dram[8]:     299384    343246    267724    361893    256948    254695    408767    395766    400959    400966    380119    230754    238729    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    239519    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539327 n_act=796 n_pre=780 n_req=2007 n_rd=7264 n_write=191 bw_util=0.002687
n_activity=41214 dram_eff=0.3618
bk0: 388a 5544904i bk1: 384a 5544557i bk2: 388a 5544535i bk3: 388a 5544339i bk4: 448a 5543948i bk5: 448a 5544090i bk6: 488a 5543601i bk7: 488a 5543527i bk8: 512a 5543474i bk9: 512a 5543603i bk10: 512a 5543364i bk11: 512a 5543398i bk12: 468a 5544011i bk13: 464a 5543862i bk14: 432a 5544033i bk15: 432a 5544249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0234724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539351 n_act=785 n_pre=769 n_req=2008 n_rd=7260 n_write=193 bw_util=0.002687
n_activity=41046 dram_eff=0.3632
bk0: 384a 5544160i bk1: 384a 5544507i bk2: 388a 5544425i bk3: 388a 5544411i bk4: 448a 5544431i bk5: 448a 5544311i bk6: 488a 5544114i bk7: 488a 5543555i bk8: 512a 5543838i bk9: 512a 5543595i bk10: 512a 5543620i bk11: 512a 5543393i bk12: 468a 5543903i bk13: 468a 5543715i bk14: 428a 5543710i bk15: 432a 5543662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0220085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539350 n_act=782 n_pre=766 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002689
n_activity=40859 dram_eff=0.3652
bk0: 384a 5544434i bk1: 384a 5544077i bk2: 388a 5544398i bk3: 388a 5544150i bk4: 448a 5544178i bk5: 448a 5543706i bk6: 488a 5543530i bk7: 488a 5543743i bk8: 512a 5543705i bk9: 512a 5543597i bk10: 512a 5543591i bk11: 512a 5543064i bk12: 468a 5543771i bk13: 468a 5543625i bk14: 432a 5543723i bk15: 432a 5543460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0241482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539349 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002688
n_activity=41849 dram_eff=0.3564
bk0: 384a 5545383i bk1: 384a 5544758i bk2: 388a 5544919i bk3: 388a 5544080i bk4: 448a 5544764i bk5: 448a 5544144i bk6: 488a 5543606i bk7: 488a 5543815i bk8: 512a 5543846i bk9: 512a 5543661i bk10: 512a 5543430i bk11: 512a 5543427i bk12: 468a 5544139i bk13: 468a 5543665i bk14: 432a 5543823i bk15: 432a 5543895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0223079
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539395 n_act=763 n_pre=747 n_req=2008 n_rd=7260 n_write=193 bw_util=0.002687
n_activity=40878 dram_eff=0.3646
bk0: 384a 5543958i bk1: 384a 5543970i bk2: 388a 5543867i bk3: 388a 5543864i bk4: 448a 5544121i bk5: 448a 5544390i bk6: 488a 5544305i bk7: 488a 5543855i bk8: 512a 5543706i bk9: 512a 5543872i bk10: 512a 5543485i bk11: 508a 5543051i bk12: 464a 5544094i bk13: 464a 5543956i bk14: 436a 5544292i bk15: 436a 5543482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0245521
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539302 n_act=811 n_pre=795 n_req=2005 n_rd=7260 n_write=190 bw_util=0.002685
n_activity=41674 dram_eff=0.3575
bk0: 384a 5544303i bk1: 384a 5544131i bk2: 388a 5544669i bk3: 388a 5544452i bk4: 448a 5544813i bk5: 448a 5544386i bk6: 488a 5544023i bk7: 488a 5543920i bk8: 512a 5543889i bk9: 508a 5544240i bk10: 512a 5543838i bk11: 512a 5543691i bk12: 464a 5544190i bk13: 464a 5543943i bk14: 436a 5544088i bk15: 436a 5543448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0185174
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539367 n_act=772 n_pre=756 n_req=2009 n_rd=7272 n_write=191 bw_util=0.00269
n_activity=41230 dram_eff=0.362
bk0: 384a 5544651i bk1: 384a 5544396i bk2: 392a 5544882i bk3: 392a 5544482i bk4: 448a 5545301i bk5: 448a 5545357i bk6: 488a 5544720i bk7: 488a 5543986i bk8: 512a 5543773i bk9: 512a 5543805i bk10: 512a 5543713i bk11: 512a 5543320i bk12: 464a 5543957i bk13: 464a 5543796i bk14: 436a 5544120i bk15: 436a 5543946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0232289
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539393 n_act=767 n_pre=751 n_req=2008 n_rd=7252 n_write=195 bw_util=0.002684
n_activity=40863 dram_eff=0.3645
bk0: 384a 5544503i bk1: 384a 5544032i bk2: 392a 5544354i bk3: 392a 5543958i bk4: 444a 5544503i bk5: 448a 5544552i bk6: 488a 5544013i bk7: 488a 5544021i bk8: 512a 5544135i bk9: 512a 5544254i bk10: 512a 5543862i bk11: 512a 5543327i bk12: 464a 5543810i bk13: 464a 5543540i bk14: 428a 5543830i bk15: 428a 5543706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0178934
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539333 n_act=788 n_pre=772 n_req=2020 n_rd=7260 n_write=205 bw_util=0.002691
n_activity=42037 dram_eff=0.3552
bk0: 384a 5545039i bk1: 384a 5544585i bk2: 392a 5544775i bk3: 392a 5544601i bk4: 448a 5545254i bk5: 448a 5544695i bk6: 488a 5544039i bk7: 488a 5543962i bk8: 512a 5543837i bk9: 512a 5544287i bk10: 512a 5544085i bk11: 512a 5543737i bk12: 468a 5543828i bk13: 464a 5543746i bk14: 428a 5544280i bk15: 428a 5544003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0178876
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539424 n_act=746 n_pre=730 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002688
n_activity=40795 dram_eff=0.3656
bk0: 384a 5544286i bk1: 384a 5544297i bk2: 392a 5544035i bk3: 392a 5544131i bk4: 448a 5544569i bk5: 448a 5544335i bk6: 492a 5544253i bk7: 492a 5543176i bk8: 512a 5543915i bk9: 512a 5543612i bk10: 512a 5543643i bk11: 512a 5543380i bk12: 464a 5543946i bk13: 464a 5544053i bk14: 428a 5544003i bk15: 428a 5543713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0236196
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5548358 n_nop=5539342 n_act=790 n_pre=774 n_req=2007 n_rd=7260 n_write=192 bw_util=0.002686
n_activity=41335 dram_eff=0.3606
bk0: 384a 5544347i bk1: 384a 5544375i bk2: 392a 5544138i bk3: 392a 5543904i bk4: 448a 5544149i bk5: 448a 5544266i bk6: 492a 5543607i bk7: 492a 5543372i bk8: 512a 5543675i bk9: 512a 5543703i bk10: 512a 5543524i bk11: 512a 5543171i bk12: 464a 5543912i bk13: 460a 5543819i bk14: 428a 5543661i bk15: 428a 5543486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0250072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 43748, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[6]: Access = 44110, Miss = 908, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[7]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[8]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 44086, Miss = 907, Miss_rate = 0.021, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[10]: Access = 43134, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 44038, Miss = 907, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 44347, Miss = 909, Miss_rate = 0.020, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[16]: Access = 51714, Miss = 908, Miss_rate = 0.018, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[18]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[19]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3550
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.8438
	minimum = 6
	maximum = 589
Network latency average = 37.6516
	minimum = 6
	maximum = 353
Slowest packet = 1928731
Flit latency average = 46.9177
	minimum = 6
	maximum = 352
Slowest flit = 3325644
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00539771
	minimum = 0.00421696 (at node 14)
	maximum = 0.0318908 (at node 44)
Accepted packet rate average = 0.00539771
	minimum = 0.00421696 (at node 14)
	maximum = 0.0318908 (at node 44)
Injected flit rate average = 0.00809657
	minimum = 0.00606188 (at node 46)
	maximum = 0.0331032 (at node 44)
Accepted flit rate average= 0.00809657
	minimum = 0.00506036 (at node 14)
	maximum = 0.0625692 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.5821 (14 samples)
	minimum = 6 (14 samples)
	maximum = 354.786 (14 samples)
Network latency average = 20.762 (14 samples)
	minimum = 6 (14 samples)
	maximum = 255.643 (14 samples)
Flit latency average = 22.4864 (14 samples)
	minimum = 6 (14 samples)
	maximum = 254.857 (14 samples)
Fragmentation average = 0.0055513 (14 samples)
	minimum = 0 (14 samples)
	maximum = 68.5714 (14 samples)
Injected packet rate average = 0.0115227 (14 samples)
	minimum = 0.00838975 (14 samples)
	maximum = 0.0347264 (14 samples)
Accepted packet rate average = 0.0115227 (14 samples)
	minimum = 0.00838975 (14 samples)
	maximum = 0.0347264 (14 samples)
Injected flit rate average = 0.0180125 (14 samples)
	minimum = 0.0109281 (14 samples)
	maximum = 0.0465607 (14 samples)
Accepted flit rate average = 0.0180125 (14 samples)
	minimum = 0.0127346 (14 samples)
	maximum = 0.0647047 (14 samples)
Injected packet size average = 1.56322 (14 samples)
Accepted packet size average = 1.56322 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 30 sec (6930 sec)
gpgpu_simulation_rate = 3273 (inst/sec)
gpgpu_simulation_rate = 884 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 439634
gpu_sim_insn = 2978170
gpu_ipc =       6.7742
gpu_tot_sim_cycle = 6797977
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       3.7755
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 609487
gpu_stall_icnt2sh    = 1894334
partiton_reqs_in_parallel = 9517309
partiton_reqs_in_parallel_total    = 65282318
partiton_level_parallism =      21.6483
partiton_level_parallism_total  =      11.0032
partiton_reqs_in_parallel_util = 9517309
partiton_reqs_in_parallel_util_total    = 65282318
gpu_sim_cycle_parition_util = 438986
gpu_tot_sim_cycle_parition_util    = 2987539
partiton_level_parallism_util =      21.6802
partiton_level_parallism_util_total  =      21.8296
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      41.8626 GB/Sec
L2_BW_total  =      16.2774 GB/Sec
gpu_total_sim_rate=3238

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184233
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1427, 1543, 1941, 1795, 2156, 1594, 1850, 1471, 1472, 1794, 1761, 1681, 1946, 1645, 1281, 1595, 1235, 1180, 1318, 1455, 1246, 1203, 1145, 1458, 986, 1141, 1289, 1333, 1075, 1332, 1078, 1266, 1277, 1097, 1025, 1465, 1427, 1362, 1737, 1058, 1113, 1283, 1224, 1188, 1536, 991, 1424, 1274, 1284, 1286, 994, 1153, 1073, 1086, 1562, 988, 1177, 1312, 1149, 1194, 1219, 1080, 1338, 1323, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 2657002
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2620136
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 31980
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2780111	W0_Idle:80125359	W0_Scoreboard:83156716	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 952 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 1881 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 6796233 
mrq_lat_table:15734 	252 	377 	1358 	691 	745 	909 	1133 	730 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	932369 	188535 	7604 	5317 	2575 	2823 	6017 	7280 	4622 	5116 	4621 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	476546 	58177 	248817 	147028 	83485 	98287 	14162 	4030 	3643 	2437 	2820 	6062 	7238 	4569 	5139 	4598 	378 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	309256 	227125 	301416 	34390 	3269 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	258426 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3584 	118 	66 	54 	73 	170 	304 	311 	145 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         9        10        12        18        12        11        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9        12        13        12        15        16        16 
dram[2]:        16        16        17        15        10        11        13        12        14        12        12        12        10        12        16        16 
dram[3]:        16        16        16        15        13        11        10        11        11         8        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9        10        18        14        10        15        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         9        12        12        10        16        16        18 
dram[7]:        17        16        16        14        12        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15        10        12        10        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15        13        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11        11        12        10        14        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    116982    112155    505564    218822    281405    296972    252881    263323    395905    196993    230390    198160    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    321366    319001    183253    198173    232991    177249    307556    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    190376    211199    220616    355502    185380    207029    274544    367104    320613    270273    153727 
dram[3]:    243679     88571    173640    143277    197985    427412    186258    226634    223065    222408    304953    271118    267377    299765    135461    205227 
dram[4]:    277035    158902    136070    165657    407967    411078    203360    187756    247692    218812    341460    213784    320613    302366    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    265918    357055    367410    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    195552    288140    362928    226836    220497    220000 
dram[8]:    341104    218820    101586    185581    273729    349261    227018    231827    231836    184953    206521    159087    206011    210848    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    278921    190360    216182    211006    304999    205964    213434    190329    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    190367    296958    175269    328453    325818    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  2.425000  2.255814  2.302325  2.357143  2.844445  3.459460  2.603774  2.464286  2.666667  2.666667  2.571429  2.354839  2.660000  2.375000  2.222222  2.352941 
dram[1]:  2.621622  2.042553  2.000000  2.512820  2.804348  3.200000  2.957447  2.603774  2.900000  2.900000  2.285714  2.618182  2.660000  2.500000  2.264151  2.307692 
dram[2]:  1.959184  2.526316  2.357143  2.450000  2.744681  2.723404  2.500000  2.438596  3.085106  2.959184  2.440678  2.215385  3.116279  2.977778  2.283019  2.666667 
dram[3]:  2.526316  2.461539  2.041667  2.130435  2.866667  2.480769  2.592592  2.482143  2.959184  2.685185  2.571429  2.526316  2.829787  2.714286  2.307692  2.857143 
dram[4]:  2.400000  2.594594  2.085106  2.227273  2.976744  2.580000  2.760000  3.000000  2.482759  3.476191  2.769231  2.400000  2.490566  2.400000  2.951220  2.711111 
dram[5]:  2.594594  2.461539  1.884615  2.333333  2.931818  2.580000  2.396552  2.171875  2.618182  3.000000  2.440678  2.618182  2.444444  2.490566  2.750000  2.086207 
dram[6]:  2.232558  2.000000  2.200000  2.325581  2.632653  3.555556  2.816327  2.592592  2.666667  2.959184  2.716981  2.769231  2.538461  2.490566  2.813953  2.469388 
dram[7]:  2.204545  2.526316  2.500000  1.851852  2.560000  3.170732  2.574074  2.673077  3.152174  3.789474  3.020833  2.618182  2.660000  2.444444  2.016949  2.622222 
dram[8]:  2.461539  2.086957  2.380952  2.325581  3.121951  2.560000  2.482143  2.860000  2.571429  2.979592  2.400000  2.517241  2.641510  2.538461  2.500000  2.622222 
dram[9]:  2.285714  2.823529  2.272727  2.525000  2.888889  2.723404  2.857143  2.456140  2.900000  2.920000  3.130435  2.938776  2.869565  2.808511  2.185185  2.565217 
dram[10]:  2.425000  2.341463  2.173913  2.500000  2.632653  2.612245  2.438596  2.527273  2.769231  3.348837  2.618182  2.543860  2.444444  2.490566  2.479167  2.307692 
average row locality = 22109/8588 = 2.574406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        12        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        16        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2133
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:     134229    123880     72964     81446     97056    102898     83944     97465    110825    112097     89652     94956     84933     72838    117601    139451
dram[1]:     135081    139154     84084     80874    105643     99694     98463     97025    109792    116905     94424     92865     76783     72197    115277    123554
dram[2]:     120410    130451     71523     78184     95699    100133     91198     87399    112010    107346     93552    105216     75484     83884    136020    128966
dram[3]:     129059    124841     87772     82891    106241     99965     96279     93820    101284    106487     94890     87685     75485     87934    135087    131838
dram[4]:     122190    129782     76225     85497     90056     90861     84267     90701    119990     95442     81539     90126     82759     77792    141765    125861
dram[5]:     124698    111154     88355     80768    110518     99728     89495     81488     99405    113182     82281     96673     78358     85888    108311    130209
dram[6]:     122932    112065     89280     81622     98380    113075     84066     85658    105610    126844     83562     78662     87393     79775    122096    124243
dram[7]:     121868    111371     84917     89482    104753     97248     86846     83130    117907    111751     89379     86218     74390     74471    125697    133317
dram[8]:     112701    109928     81161     86056    104893    104687     95788     86082    107797    115345     97890     72652     84212     84630    127061    123067
dram[9]:     121396    118392     74355     78321     94249    100268     79181     83941    114108     98519     85975     88226     75205     87835    116188    124956
dram[10]:     110206    118014     86590     79692     97327     99180     84846     92052    121021    113463     87729     91209     80393     71278    130871    121601
maximum mf latency per bank:
dram[0]:     411365    259951    267717    267737    256995    364495    217515    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     261969    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    182607    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     262541    261954    330249    332837    387952    256948    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    259917    248879    330262    256935    238708    395759    406187    400959    372321    251170    372305    346255    348866    367108    400987
dram[5]:     262067    259918    361912    248892    257152    255273    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     259977    408797    330275    330250    257164    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    254288    406206    395751    374915    387943    382734    380110    238729    346207    406185    406171
dram[8]:     299384    343246    267724    361893    256948    254695    408767    395766    400959    400966    380119    230754    238729    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    239519    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355656 n_act=797 n_pre=781 n_req=2008 n_rd=7268 n_write=191 bw_util=0.002344
n_activity=41266 dram_eff=0.3615
bk0: 388a 6361239i bk1: 384a 6360892i bk2: 388a 6360870i bk3: 388a 6360674i bk4: 448a 6360283i bk5: 448a 6360425i bk6: 488a 6359936i bk7: 488a 6359862i bk8: 512a 6359809i bk9: 512a 6359938i bk10: 512a 6359699i bk11: 512a 6359733i bk12: 468a 6360346i bk13: 468a 6360166i bk14: 432a 6360367i bk15: 432a 6360584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0204618
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355682 n_act=785 n_pre=769 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002343
n_activity=41064 dram_eff=0.3632
bk0: 384a 6360495i bk1: 384a 6360842i bk2: 388a 6360760i bk3: 388a 6360746i bk4: 448a 6360766i bk5: 448a 6360646i bk6: 488a 6360449i bk7: 488a 6359890i bk8: 512a 6360173i bk9: 512a 6359930i bk10: 512a 6359955i bk11: 512a 6359728i bk12: 468a 6360238i bk13: 468a 6360050i bk14: 432a 6360038i bk15: 432a 6359997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0191857
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355685 n_act=782 n_pre=766 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002344
n_activity=40859 dram_eff=0.3652
bk0: 384a 6360769i bk1: 384a 6360412i bk2: 388a 6360733i bk3: 388a 6360485i bk4: 448a 6360513i bk5: 448a 6360041i bk6: 488a 6359865i bk7: 488a 6360078i bk8: 512a 6360040i bk9: 512a 6359932i bk10: 512a 6359926i bk11: 512a 6359399i bk12: 468a 6360106i bk13: 468a 6359960i bk14: 432a 6360058i bk15: 432a 6359795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.021051
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355684 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002343
n_activity=41849 dram_eff=0.3564
bk0: 384a 6361718i bk1: 384a 6361093i bk2: 388a 6361254i bk3: 388a 6360415i bk4: 448a 6361099i bk5: 448a 6360479i bk6: 488a 6359941i bk7: 488a 6360150i bk8: 512a 6360181i bk9: 512a 6359996i bk10: 512a 6359765i bk11: 512a 6359762i bk12: 468a 6360474i bk13: 468a 6360000i bk14: 432a 6360158i bk15: 432a 6360230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0194467
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355724 n_act=764 n_pre=748 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002343
n_activity=40930 dram_eff=0.3644
bk0: 384a 6360292i bk1: 384a 6360304i bk2: 388a 6360202i bk3: 388a 6360199i bk4: 448a 6360456i bk5: 448a 6360725i bk6: 488a 6360641i bk7: 488a 6360191i bk8: 512a 6360042i bk9: 512a 6360208i bk10: 512a 6359821i bk11: 512a 6359355i bk12: 464a 6360428i bk13: 464a 6360290i bk14: 436a 6360626i bk15: 436a 6359816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0214031
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355631 n_act=812 n_pre=796 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002342
n_activity=41726 dram_eff=0.3573
bk0: 384a 6360638i bk1: 384a 6360466i bk2: 388a 6361004i bk3: 388a 6360787i bk4: 448a 6361148i bk5: 448a 6360721i bk6: 488a 6360358i bk7: 488a 6360255i bk8: 512a 6360225i bk9: 512a 6360544i bk10: 512a 6360172i bk11: 512a 6360025i bk12: 464a 6360525i bk13: 464a 6360278i bk14: 436a 6360423i bk15: 436a 6359783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0161423
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355702 n_act=772 n_pre=756 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002345
n_activity=41230 dram_eff=0.362
bk0: 384a 6360986i bk1: 384a 6360731i bk2: 392a 6361217i bk3: 392a 6360817i bk4: 448a 6361636i bk5: 448a 6361692i bk6: 488a 6361055i bk7: 488a 6360321i bk8: 512a 6360108i bk9: 512a 6360140i bk10: 512a 6360048i bk11: 512a 6359655i bk12: 464a 6360292i bk13: 464a 6360131i bk14: 436a 6360455i bk15: 436a 6360281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0202495
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355722 n_act=768 n_pre=752 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002341
n_activity=40915 dram_eff=0.3642
bk0: 384a 6360839i bk1: 384a 6360368i bk2: 392a 6360690i bk3: 392a 6360294i bk4: 448a 6360807i bk5: 448a 6360886i bk6: 488a 6360347i bk7: 488a 6360355i bk8: 512a 6360469i bk9: 512a 6360588i bk10: 512a 6360196i bk11: 512a 6359662i bk12: 464a 6360145i bk13: 464a 6359875i bk14: 428a 6360165i bk15: 428a 6360042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0155984
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355668 n_act=788 n_pre=772 n_req=2020 n_rd=7260 n_write=205 bw_util=0.002346
n_activity=42037 dram_eff=0.3552
bk0: 384a 6361374i bk1: 384a 6360920i bk2: 392a 6361110i bk3: 392a 6360936i bk4: 448a 6361589i bk5: 448a 6361030i bk6: 488a 6360374i bk7: 488a 6360297i bk8: 512a 6360172i bk9: 512a 6360622i bk10: 512a 6360420i bk11: 512a 6360072i bk12: 468a 6360163i bk13: 464a 6360081i bk14: 428a 6360615i bk15: 428a 6360338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0155934
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355759 n_act=746 n_pre=730 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002344
n_activity=40795 dram_eff=0.3656
bk0: 384a 6360621i bk1: 384a 6360632i bk2: 392a 6360370i bk3: 392a 6360466i bk4: 448a 6360904i bk5: 448a 6360670i bk6: 492a 6360588i bk7: 492a 6359511i bk8: 512a 6360250i bk9: 512a 6359947i bk10: 512a 6359978i bk11: 512a 6359715i bk12: 464a 6360281i bk13: 464a 6360388i bk14: 428a 6360338i bk15: 428a 6360048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0205902
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6364693 n_nop=6355671 n_act=791 n_pre=775 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002343
n_activity=41387 dram_eff=0.3603
bk0: 384a 6360682i bk1: 384a 6360710i bk2: 392a 6360473i bk3: 392a 6360239i bk4: 448a 6360484i bk5: 448a 6360601i bk6: 492a 6359942i bk7: 492a 6359707i bk8: 512a 6360010i bk9: 512a 6360038i bk10: 512a 6359859i bk11: 512a 6359506i bk12: 464a 6360247i bk13: 464a 6360123i bk14: 428a 6359995i bk15: 428a 6359821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0217998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[6]: Access = 52840, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[7]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[8]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 52956, Miss = 908, Miss_rate = 0.017, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[10]: Access = 52014, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 52760, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 53232, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[16]: Access = 60685, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[18]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[19]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3550
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.726
	minimum = 6
	maximum = 866
Network latency average = 32.2232
	minimum = 6
	maximum = 845
Slowest packet = 1952959
Flit latency average = 25.5894
	minimum = 6
	maximum = 845
Slowest flit = 3370816
Fragmentation average = 0.0119354
	minimum = 0
	maximum = 414
Injected packet rate average = 0.00883328
	minimum = 0.00644174 (at node 12)
	maximum = 0.0102142 (at node 42)
Accepted packet rate average = 0.00883328
	minimum = 0.00644174 (at node 12)
	maximum = 0.0102142 (at node 42)
Injected flit rate average = 0.0151989
	minimum = 0.00666692 (at node 12)
	maximum = 0.0246922 (at node 38)
Accepted flit rate average= 0.0151989
	minimum = 0.010088 (at node 35)
	maximum = 0.0221753 (at node 1)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.125 (15 samples)
	minimum = 6 (15 samples)
	maximum = 388.867 (15 samples)
Network latency average = 21.5261 (15 samples)
	minimum = 6 (15 samples)
	maximum = 294.933 (15 samples)
Flit latency average = 22.6933 (15 samples)
	minimum = 6 (15 samples)
	maximum = 294.2 (15 samples)
Fragmentation average = 0.00597691 (15 samples)
	minimum = 0 (15 samples)
	maximum = 91.6 (15 samples)
Injected packet rate average = 0.0113434 (15 samples)
	minimum = 0.00825988 (15 samples)
	maximum = 0.0330923 (15 samples)
Accepted packet rate average = 0.0113434 (15 samples)
	minimum = 0.00825988 (15 samples)
	maximum = 0.0330923 (15 samples)
Injected flit rate average = 0.0178249 (15 samples)
	minimum = 0.010644 (15 samples)
	maximum = 0.0451028 (15 samples)
Accepted flit rate average = 0.0178249 (15 samples)
	minimum = 0.0125581 (15 samples)
	maximum = 0.0618694 (15 samples)
Injected packet size average = 1.57139 (15 samples)
Accepted packet size average = 1.57139 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 12 min, 5 sec (7925 sec)
gpgpu_simulation_rate = 3238 (inst/sec)
gpgpu_simulation_rate = 857 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 37665
gpu_sim_insn = 1122762
gpu_ipc =      29.8092
gpu_tot_sim_cycle = 7057792
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       3.7956
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 609487
gpu_stall_icnt2sh    = 1894334
partiton_reqs_in_parallel = 828630
partiton_reqs_in_parallel_total    = 74799627
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7156
partiton_reqs_in_parallel_util = 828630
partiton_reqs_in_parallel_util_total    = 74799627
gpu_sim_cycle_parition_util = 37665
gpu_tot_sim_cycle_parition_util    = 3426525
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8314
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      12.2906 GB/Sec
L2_BW_total  =      15.7438 GB/Sec
gpu_total_sim_rate=3344

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208258
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1463, 1564, 1977, 1816, 2177, 1615, 1886, 1507, 1508, 1830, 1782, 1702, 1982, 1666, 1302, 1616, 1271, 1216, 1339, 1476, 1267, 1239, 1166, 1479, 1022, 1162, 1310, 1354, 1096, 1353, 1099, 1302, 1298, 1118, 1046, 1501, 1463, 1383, 1758, 1079, 1134, 1319, 1245, 1209, 1557, 1027, 1445, 1295, 1305, 1307, 1015, 1174, 1094, 1107, 1583, 1009, 1213, 1348, 1170, 1215, 1240, 1116, 1374, 1359, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 2676554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2639570
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2806137	W0_Idle:82142370	W0_Scoreboard:83174408	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 952 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 1885 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 7057791 
mrq_lat_table:15734 	252 	377 	1358 	691 	745 	909 	1133 	730 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	936157 	189012 	7604 	5317 	2620 	2909 	6140 	7564 	4703 	5116 	4621 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	478517 	58324 	248940 	147414 	84569 	98841 	14162 	4030 	3648 	2477 	2906 	6185 	7522 	4650 	5139 	4598 	378 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	311025 	227404 	301416 	34390 	3269 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	261262 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3589 	118 	66 	54 	74 	173 	307 	318 	146 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         9        10        12        18        12        11        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9        12        13        12        15        16        16 
dram[2]:        16        16        17        15        10        11        13        12        14        12        12        12        10        12        16        16 
dram[3]:        16        16        16        15        13        11        10        11        11         8        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9        10        18        14        10        15        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         9        12        12        10        16        16        18 
dram[7]:        17        16        16        14        12        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15        10        12        10        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15        13        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11        11        12        10        14        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    116982    112155    505564    218822    281405    296972    252881    263323    395905    196993    230390    198160    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    321366    319001    183253    198173    232991    177249    307556    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    190376    211199    220616    355502    185380    207029    274544    367104    320613    270273    153727 
dram[3]:    243679     88571    173640    143277    197985    427412    186258    226634    223065    222408    304953    271118    267377    299765    135461    205227 
dram[4]:    277035    158902    136070    165657    407967    411078    203360    187756    247692    218812    341460    213784    320613    302366    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    265918    357055    367410    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    195552    288140    362928    226836    220497    220000 
dram[8]:    341104    218820    101586    185581    273729    349261    227018    231827    231836    184953    206521    159087    206011    210848    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    278921    190360    216182    211006    304999    205964    213434    190329    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    190367    296958    175269    328453    325818    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  2.425000  2.255814  2.302325  2.357143  2.844445  3.459460  2.603774  2.464286  2.666667  2.666667  2.571429  2.354839  2.660000  2.375000  2.222222  2.352941 
dram[1]:  2.621622  2.042553  2.000000  2.512820  2.804348  3.200000  2.957447  2.603774  2.900000  2.900000  2.285714  2.618182  2.660000  2.500000  2.264151  2.307692 
dram[2]:  1.959184  2.526316  2.357143  2.450000  2.744681  2.723404  2.500000  2.438596  3.085106  2.959184  2.440678  2.215385  3.116279  2.977778  2.283019  2.666667 
dram[3]:  2.526316  2.461539  2.041667  2.130435  2.866667  2.480769  2.592592  2.482143  2.959184  2.685185  2.571429  2.526316  2.829787  2.714286  2.307692  2.857143 
dram[4]:  2.400000  2.594594  2.085106  2.227273  2.976744  2.580000  2.760000  3.000000  2.482759  3.476191  2.769231  2.400000  2.490566  2.400000  2.951220  2.711111 
dram[5]:  2.594594  2.461539  1.884615  2.333333  2.931818  2.580000  2.396552  2.171875  2.618182  3.000000  2.440678  2.618182  2.444444  2.490566  2.750000  2.086207 
dram[6]:  2.232558  2.000000  2.200000  2.325581  2.632653  3.555556  2.816327  2.592592  2.666667  2.959184  2.716981  2.769231  2.538461  2.490566  2.813953  2.469388 
dram[7]:  2.204545  2.526316  2.500000  1.851852  2.560000  3.170732  2.574074  2.673077  3.152174  3.789474  3.020833  2.618182  2.660000  2.444444  2.016949  2.622222 
dram[8]:  2.461539  2.086957  2.380952  2.325581  3.121951  2.560000  2.482143  2.860000  2.571429  2.979592  2.400000  2.517241  2.641510  2.538461  2.500000  2.622222 
dram[9]:  2.285714  2.823529  2.272727  2.525000  2.888889  2.723404  2.857143  2.456140  2.900000  2.920000  3.130435  2.938776  2.869565  2.808511  2.185185  2.565217 
dram[10]:  2.425000  2.341463  2.173913  2.500000  2.632653  2.612245  2.438596  2.527273  2.769231  3.348837  2.618182  2.543860  2.444444  2.490566  2.479167  2.307692 
average row locality = 22109/8588 = 2.574406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        12        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        16        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2133
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:     136581    124578     73084     81583     97099    102921     83957     97472    110825    112097     89652     94956     84933     72838    120364    141429
dram[1]:     138430    143132     84229     81017    105690     99727     98469     97037    109792    116905     94424     92865     76783     72197    118008    126474
dram[2]:     123848    133192     71647     78318     95734    100168     91206     87412    112010    107346     93552    105216     75484     83884    138354    132313
dram[3]:     131100    128395     87918     83022    106269    100007     96285     93827    101284    106487     94890     87685     75485     87934    138597    134361
dram[4]:     124441    131443     76373     85636     90093     90897     84281     90712    119990     95442     81539     90126     82759     77792    144872    128362
dram[5]:     126775    112232     88499     80911    110546     99765     89505     81494     99405    113182     82281     96673     78358     85888    111564    131864
dram[6]:     124915    114764     89416     81763     98418    113099     84080     85664    105610    126844     83562     78662     87393     79775    125623    127052
dram[7]:     123228    113475     85054     89609    104786     97286     86859     83141    117907    111751     89379     86218     74390     74471    128734    136221
dram[8]:     113497    111857     81297     86175    104931    104735     95805     86096    107797    115345     97890     72652     85331     84630    130180    126493
dram[9]:     124384    120167     74486     78447     94291    100303     79190     83956    114108     98519     85975     88226     75205     87835    119802    127712
dram[10]:     112208    119123     86712     79822     97368     99214     84856     92060    121021    113463     87729     91209     80393     71278    133552    125261
maximum mf latency per bank:
dram[0]:     411365    259951    267717    267737    256995    364495    217515    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     261969    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    182607    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     262541    261954    330249    332837    387952    256948    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    259917    248879    330262    256935    238708    395759    406187    400959    372321    251170    372305    346255    348866    367108    400987
dram[5]:     262067    259918    361912    248892    257152    255273    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     259977    408797    330275    330250    257164    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    254288    406206    395751    374915    387943    382734    380110    238729    346207    406185    406171
dram[8]:     299384    343246    267724    361893    256948    254695    408767    395766    400959    400966    380119    230754    238729    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    239519    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425593 n_act=797 n_pre=781 n_req=2008 n_rd=7268 n_write=191 bw_util=0.002318
n_activity=41266 dram_eff=0.3615
bk0: 388a 6431176i bk1: 384a 6430829i bk2: 388a 6430807i bk3: 388a 6430611i bk4: 448a 6430220i bk5: 448a 6430362i bk6: 488a 6429873i bk7: 488a 6429799i bk8: 512a 6429746i bk9: 512a 6429875i bk10: 512a 6429636i bk11: 512a 6429670i bk12: 468a 6430283i bk13: 468a 6430103i bk14: 432a 6430304i bk15: 432a 6430521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0202394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425619 n_act=785 n_pre=769 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002318
n_activity=41064 dram_eff=0.3632
bk0: 384a 6430432i bk1: 384a 6430779i bk2: 388a 6430697i bk3: 388a 6430683i bk4: 448a 6430703i bk5: 448a 6430583i bk6: 488a 6430386i bk7: 488a 6429827i bk8: 512a 6430110i bk9: 512a 6429867i bk10: 512a 6429892i bk11: 512a 6429665i bk12: 468a 6430175i bk13: 468a 6429987i bk14: 432a 6429975i bk15: 432a 6429934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0189772
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425622 n_act=782 n_pre=766 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002319
n_activity=40859 dram_eff=0.3652
bk0: 384a 6430706i bk1: 384a 6430349i bk2: 388a 6430670i bk3: 388a 6430422i bk4: 448a 6430450i bk5: 448a 6429978i bk6: 488a 6429802i bk7: 488a 6430015i bk8: 512a 6429977i bk9: 512a 6429869i bk10: 512a 6429863i bk11: 512a 6429336i bk12: 468a 6430043i bk13: 468a 6429897i bk14: 432a 6429995i bk15: 432a 6429732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0208222
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425621 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002318
n_activity=41849 dram_eff=0.3564
bk0: 384a 6431655i bk1: 384a 6431030i bk2: 388a 6431191i bk3: 388a 6430352i bk4: 448a 6431036i bk5: 448a 6430416i bk6: 488a 6429878i bk7: 488a 6430087i bk8: 512a 6430118i bk9: 512a 6429933i bk10: 512a 6429702i bk11: 512a 6429699i bk12: 468a 6430411i bk13: 468a 6429937i bk14: 432a 6430095i bk15: 432a 6430167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0192353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425661 n_act=764 n_pre=748 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002318
n_activity=40930 dram_eff=0.3644
bk0: 384a 6430229i bk1: 384a 6430241i bk2: 388a 6430139i bk3: 388a 6430136i bk4: 448a 6430393i bk5: 448a 6430662i bk6: 488a 6430578i bk7: 488a 6430128i bk8: 512a 6429979i bk9: 512a 6430145i bk10: 512a 6429758i bk11: 512a 6429292i bk12: 464a 6430365i bk13: 464a 6430227i bk14: 436a 6430563i bk15: 436a 6429753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0211704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425568 n_act=812 n_pre=796 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002317
n_activity=41726 dram_eff=0.3573
bk0: 384a 6430575i bk1: 384a 6430403i bk2: 388a 6430941i bk3: 388a 6430724i bk4: 448a 6431085i bk5: 448a 6430658i bk6: 488a 6430295i bk7: 488a 6430192i bk8: 512a 6430162i bk9: 512a 6430481i bk10: 512a 6430109i bk11: 512a 6429962i bk12: 464a 6430462i bk13: 464a 6430215i bk14: 436a 6430360i bk15: 436a 6429720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0159669
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425639 n_act=772 n_pre=756 n_req=2009 n_rd=7272 n_write=191 bw_util=0.00232
n_activity=41230 dram_eff=0.362
bk0: 384a 6430923i bk1: 384a 6430668i bk2: 392a 6431154i bk3: 392a 6430754i bk4: 448a 6431573i bk5: 448a 6431629i bk6: 488a 6430992i bk7: 488a 6430258i bk8: 512a 6430045i bk9: 512a 6430077i bk10: 512a 6429985i bk11: 512a 6429592i bk12: 464a 6430229i bk13: 464a 6430068i bk14: 436a 6430392i bk15: 436a 6430218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0200294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425659 n_act=768 n_pre=752 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002316
n_activity=40915 dram_eff=0.3642
bk0: 384a 6430776i bk1: 384a 6430305i bk2: 392a 6430627i bk3: 392a 6430231i bk4: 448a 6430744i bk5: 448a 6430823i bk6: 488a 6430284i bk7: 488a 6430292i bk8: 512a 6430406i bk9: 512a 6430525i bk10: 512a 6430133i bk11: 512a 6429599i bk12: 464a 6430082i bk13: 464a 6429812i bk14: 428a 6430102i bk15: 428a 6429979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0154289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425605 n_act=788 n_pre=772 n_req=2020 n_rd=7260 n_write=205 bw_util=0.00232
n_activity=42037 dram_eff=0.3552
bk0: 384a 6431311i bk1: 384a 6430857i bk2: 392a 6431047i bk3: 392a 6430873i bk4: 448a 6431526i bk5: 448a 6430967i bk6: 488a 6430311i bk7: 488a 6430234i bk8: 512a 6430109i bk9: 512a 6430559i bk10: 512a 6430357i bk11: 512a 6430009i bk12: 468a 6430100i bk13: 464a 6430018i bk14: 428a 6430552i bk15: 428a 6430275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0154239
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425696 n_act=746 n_pre=730 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002318
n_activity=40795 dram_eff=0.3656
bk0: 384a 6430558i bk1: 384a 6430569i bk2: 392a 6430307i bk3: 392a 6430403i bk4: 448a 6430841i bk5: 448a 6430607i bk6: 492a 6430525i bk7: 492a 6429448i bk8: 512a 6430187i bk9: 512a 6429884i bk10: 512a 6429915i bk11: 512a 6429652i bk12: 464a 6430218i bk13: 464a 6430325i bk14: 428a 6430275i bk15: 428a 6429985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0203664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434630 n_nop=6425608 n_act=791 n_pre=775 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002317
n_activity=41387 dram_eff=0.3603
bk0: 384a 6430619i bk1: 384a 6430647i bk2: 392a 6430410i bk3: 392a 6430176i bk4: 448a 6430421i bk5: 448a 6430538i bk6: 492a 6429879i bk7: 492a 6429644i bk8: 512a 6429947i bk9: 512a 6429975i bk10: 512a 6429796i bk11: 512a 6429443i bk12: 464a 6430184i bk13: 464a 6430060i bk14: 428a 6429932i bk15: 428a 6429758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0215629

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 52732, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[6]: Access = 53033, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[7]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[8]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[10]: Access = 52205, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 53415, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[16]: Access = 61577, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[18]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[19]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3550
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.127
	minimum = 6
	maximum = 504
Network latency average = 27.8169
	minimum = 6
	maximum = 338
Slowest packet = 2337610
Flit latency average = 32.6747
	minimum = 6
	maximum = 337
Slowest flit = 4024587
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00259346
	minimum = 0.00175234 (at node 22)
	maximum = 0.0118415 (at node 44)
Accepted packet rate average = 0.00259346
	minimum = 0.00175234 (at node 22)
	maximum = 0.0118415 (at node 44)
Injected flit rate average = 0.00389019
	minimum = 0.00265506 (at node 22)
	maximum = 0.0130629 (at node 44)
Accepted flit rate average= 0.00389019
	minimum = 0.00260195 (at node 22)
	maximum = 0.0224618 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.9377 (16 samples)
	minimum = 6 (16 samples)
	maximum = 396.062 (16 samples)
Network latency average = 21.9192 (16 samples)
	minimum = 6 (16 samples)
	maximum = 297.625 (16 samples)
Flit latency average = 23.3171 (16 samples)
	minimum = 6 (16 samples)
	maximum = 296.875 (16 samples)
Fragmentation average = 0.00560335 (16 samples)
	minimum = 0 (16 samples)
	maximum = 85.875 (16 samples)
Injected packet rate average = 0.0107965 (16 samples)
	minimum = 0.00785316 (16 samples)
	maximum = 0.0317641 (16 samples)
Accepted packet rate average = 0.0107965 (16 samples)
	minimum = 0.00785316 (16 samples)
	maximum = 0.0317641 (16 samples)
Injected flit rate average = 0.016954 (16 samples)
	minimum = 0.0101447 (16 samples)
	maximum = 0.0431003 (16 samples)
Accepted flit rate average = 0.016954 (16 samples)
	minimum = 0.0119359 (16 samples)
	maximum = 0.0594064 (16 samples)
Injected packet size average = 1.57032 (16 samples)
Accepted packet size average = 1.57032 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 13 min, 29 sec (8009 sec)
gpgpu_simulation_rate = 3344 (inst/sec)
gpgpu_simulation_rate = 881 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 376739
gpu_sim_insn = 1288129
gpu_ipc =       3.4192
gpu_tot_sim_cycle = 7661753
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       3.6645
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 609487
gpu_stall_icnt2sh    = 1894334
partiton_reqs_in_parallel = 8288258
partiton_reqs_in_parallel_total    = 75628257
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.9527
partiton_reqs_in_parallel_util = 8288258
partiton_reqs_in_parallel_util_total    = 75628257
gpu_sim_cycle_parition_util = 376739
gpu_tot_sim_cycle_parition_util    = 3464190
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8480
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       2.2067 GB/Sec
L2_BW_total  =      14.6112 GB/Sec
gpu_total_sim_rate=3209

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251974
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1509, 1710, 2023, 1862, 2308, 1701, 1987, 1708, 1639, 1876, 1983, 1873, 2198, 1797, 1433, 1717, 1294, 1324, 1362, 1499, 1375, 1262, 1189, 1502, 1115, 1185, 1418, 1377, 1119, 1376, 1122, 1325, 1321, 1141, 1069, 1594, 1526, 1406, 1781, 1102, 1197, 1412, 1268, 1232, 1580, 1050, 1468, 1372, 1328, 1330, 1123, 1237, 1157, 1200, 1606, 1087, 1276, 1371, 1193, 1323, 1263, 1139, 1467, 1382, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 2677243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2640259
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2812680	W0_Idle:89622752	W0_Scoreboard:94237204	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 952 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 1903 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 7561299 
mrq_lat_table:15734 	252 	377 	1358 	691 	745 	909 	1133 	730 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	944443 	189012 	7604 	5317 	2632 	2931 	6178 	7639 	4837 	5204 	4737 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	484694 	58351 	248940 	147414 	86651 	98841 	14162 	4030 	3648 	2489 	2928 	6223 	7597 	4784 	5227 	4714 	378 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	318852 	227625 	301416 	34390 	3269 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	261985 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3831 	119 	66 	55 	78 	180 	318 	353 	190 	66 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         9        10        12        18        12        11        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9        12        13        12        15        16        16 
dram[2]:        16        16        17        15        10        11        13        12        14        12        12        12        10        12        16        16 
dram[3]:        16        16        16        15        13        11        10        11        11         8        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9        10        18        14        10        15        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         9        12        12        10        16        16        18 
dram[7]:        17        16        16        14        12        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15        10        12        10        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15        13        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11        11        12        10        14        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    116982    112155    505564    218822    281405    296972    252881    263323    395905    196993    230390    198160    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    321366    319001    183253    198173    232991    177249    307556    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    190376    211199    220616    355502    185380    207029    274544    367104    320613    270273    153727 
dram[3]:    243679     88571    173640    143277    197985    427412    186258    226634    223065    222408    304953    271118    267377    299765    135461    205227 
dram[4]:    277035    158902    136070    165657    407967    411078    203360    187756    247692    218812    341460    213784    320613    302366    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    265918    357055    367410    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    195552    288140    362928    226836    220497    220000 
dram[8]:    341104    218820    101586    185581    273729    349261    227018    231827    231836    184953    206521    159087    206011    210848    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    278921    190360    216182    211006    304999    205964    213434    190329    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    190367    296958    175269    328453    325818    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  2.425000  2.255814  2.302325  2.357143  2.844445  3.459460  2.603774  2.464286  2.666667  2.666667  2.571429  2.354839  2.660000  2.375000  2.222222  2.352941 
dram[1]:  2.621622  2.042553  2.000000  2.512820  2.804348  3.200000  2.957447  2.603774  2.900000  2.900000  2.285714  2.618182  2.660000  2.500000  2.264151  2.307692 
dram[2]:  1.959184  2.526316  2.357143  2.450000  2.744681  2.723404  2.500000  2.438596  3.085106  2.959184  2.440678  2.215385  3.116279  2.977778  2.283019  2.666667 
dram[3]:  2.526316  2.461539  2.041667  2.130435  2.866667  2.480769  2.592592  2.482143  2.959184  2.685185  2.571429  2.526316  2.829787  2.714286  2.307692  2.857143 
dram[4]:  2.400000  2.594594  2.085106  2.227273  2.976744  2.580000  2.760000  3.000000  2.482759  3.476191  2.769231  2.400000  2.490566  2.400000  2.951220  2.711111 
dram[5]:  2.594594  2.461539  1.884615  2.333333  2.931818  2.580000  2.396552  2.171875  2.618182  3.000000  2.440678  2.618182  2.444444  2.490566  2.750000  2.086207 
dram[6]:  2.232558  2.000000  2.200000  2.325581  2.632653  3.555556  2.816327  2.592592  2.666667  2.959184  2.716981  2.769231  2.538461  2.490566  2.813953  2.469388 
dram[7]:  2.204545  2.526316  2.500000  1.851852  2.560000  3.170732  2.574074  2.673077  3.152174  3.789474  3.020833  2.618182  2.660000  2.444444  2.016949  2.622222 
dram[8]:  2.461539  2.086957  2.380952  2.325581  3.121951  2.560000  2.482143  2.860000  2.571429  2.979592  2.400000  2.517241  2.641510  2.538461  2.500000  2.622222 
dram[9]:  2.285714  2.823529  2.272727  2.525000  2.888889  2.723404  2.857143  2.456140  2.900000  2.920000  3.130435  2.938776  2.869565  2.808511  2.185185  2.565217 
dram[10]:  2.425000  2.341463  2.173913  2.500000  2.632653  2.612245  2.438596  2.527273  2.769231  3.348837  2.618182  2.543860  2.444444  2.490566  2.479167  2.307692 
average row locality = 22109/8588 = 2.574406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        12        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        16        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2133
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:     136673    125981     76236     81610     97790    108526     86002    100936    113063    114511     90633     97567     87375     74778    122081    141581
dram[1]:     141521    147387     86194     83083    107400    103644     99640    101156    113374    117423     95324     94845     80514     72437    118150    126622
dram[2]:     125302    137009     74939     79765     96928    100252     92931     88840    112443    110715     95084    106047     78970     83988    141956    134017
dram[3]:     131192    132432     89967     84348    106361    100105     97177     96296    103585    109183     97351     87946     75783     90173    139198    134506
dram[4]:     124529    134217     77037     85674     92416     90976     84453     90756    128261     96428     85255     90317     83168     82062    145022    129745
dram[5]:     128235    116238     90707     83349    111876    102745     91230     82470    102709    114391     83327    102653     82340     89581    111722    133679
dram[6]:     125014    118883     90720     81796     99165    115119     84882     87120    108771    128674     83748     80478     89126     81207    126226    128338
dram[7]:     124648    115015     86344     91385    105802     97610     86904     83708    119241    113234     91080     87578     76348     76876    131320    136832
dram[8]:     116611    113412     81963     86226    108024    107264     96956     88406    108686    116884     98776     75802     87874     85100    131494    130246
dram[9]:     126082    123472     74522     78471     97809    101307     80756     84425    115886     98659     86964     92509     77562     89520    121076    130007
dram[10]:     112314    119194     87370     82771     99298    100631     87770     92290    124512    115301     90171     93058     80996     72363    133706    126534
maximum mf latency per bank:
dram[0]:     411365    259951    267717    267737    256995    364495    217515    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     261969    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    197783    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     262541    261954    330249    332837    387952    256948    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    259917    248879    330262    256935    238708    395759    406187    400959    372321    251170    372305    346255    348866    367108    400987
dram[5]:     262067    259918    361912    248892    257152    255273    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     259977    408797    330275    330250    257164    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    254288    406206    395751    374915    387943    382734    380110    238729    346207    406185    406171
dram[8]:     299384    343246    267724    361893    256948    254695    408767    395766    400959    400966    380119    230754    238729    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    239519    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125141 n_act=797 n_pre=781 n_req=2008 n_rd=7268 n_write=191 bw_util=0.002091
n_activity=41266 dram_eff=0.3615
bk0: 388a 7130724i bk1: 384a 7130377i bk2: 388a 7130355i bk3: 388a 7130159i bk4: 448a 7129768i bk5: 448a 7129910i bk6: 488a 7129421i bk7: 488a 7129347i bk8: 512a 7129294i bk9: 512a 7129423i bk10: 512a 7129184i bk11: 512a 7129218i bk12: 468a 7129831i bk13: 468a 7129651i bk14: 432a 7129852i bk15: 432a 7130069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0182548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125167 n_act=785 n_pre=769 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002091
n_activity=41064 dram_eff=0.3632
bk0: 384a 7129980i bk1: 384a 7130327i bk2: 388a 7130245i bk3: 388a 7130231i bk4: 448a 7130251i bk5: 448a 7130131i bk6: 488a 7129934i bk7: 488a 7129375i bk8: 512a 7129658i bk9: 512a 7129415i bk10: 512a 7129440i bk11: 512a 7129213i bk12: 468a 7129723i bk13: 468a 7129535i bk14: 432a 7129523i bk15: 432a 7129482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0171163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125170 n_act=782 n_pre=766 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002091
n_activity=40859 dram_eff=0.3652
bk0: 384a 7130254i bk1: 384a 7129897i bk2: 388a 7130218i bk3: 388a 7129970i bk4: 448a 7129998i bk5: 448a 7129526i bk6: 488a 7129350i bk7: 488a 7129563i bk8: 512a 7129525i bk9: 512a 7129417i bk10: 512a 7129411i bk11: 512a 7128884i bk12: 468a 7129591i bk13: 468a 7129445i bk14: 432a 7129543i bk15: 432a 7129280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0187804
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125169 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002091
n_activity=41849 dram_eff=0.3564
bk0: 384a 7131203i bk1: 384a 7130578i bk2: 388a 7130739i bk3: 388a 7129900i bk4: 448a 7130584i bk5: 448a 7129964i bk6: 488a 7129426i bk7: 488a 7129635i bk8: 512a 7129666i bk9: 512a 7129481i bk10: 512a 7129250i bk11: 512a 7129247i bk12: 468a 7129959i bk13: 468a 7129485i bk14: 432a 7129643i bk15: 432a 7129715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0173492
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125209 n_act=764 n_pre=748 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002091
n_activity=40930 dram_eff=0.3644
bk0: 384a 7129777i bk1: 384a 7129789i bk2: 388a 7129687i bk3: 388a 7129684i bk4: 448a 7129941i bk5: 448a 7130210i bk6: 488a 7130126i bk7: 488a 7129676i bk8: 512a 7129527i bk9: 512a 7129693i bk10: 512a 7129306i bk11: 512a 7128840i bk12: 464a 7129913i bk13: 464a 7129775i bk14: 436a 7130111i bk15: 436a 7129301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0190946
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125116 n_act=812 n_pre=796 n_req=2006 n_rd=7264 n_write=190 bw_util=0.00209
n_activity=41726 dram_eff=0.3573
bk0: 384a 7130123i bk1: 384a 7129951i bk2: 388a 7130489i bk3: 388a 7130272i bk4: 448a 7130633i bk5: 448a 7130206i bk6: 488a 7129843i bk7: 488a 7129740i bk8: 512a 7129710i bk9: 512a 7130029i bk10: 512a 7129657i bk11: 512a 7129510i bk12: 464a 7130010i bk13: 464a 7129763i bk14: 436a 7129908i bk15: 436a 7129268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0144012
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125187 n_act=772 n_pre=756 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002092
n_activity=41230 dram_eff=0.362
bk0: 384a 7130471i bk1: 384a 7130216i bk2: 392a 7130702i bk3: 392a 7130302i bk4: 448a 7131121i bk5: 448a 7131177i bk6: 488a 7130540i bk7: 488a 7129806i bk8: 512a 7129593i bk9: 512a 7129625i bk10: 512a 7129533i bk11: 512a 7129140i bk12: 464a 7129777i bk13: 464a 7129616i bk14: 436a 7129940i bk15: 436a 7129766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0180654
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125207 n_act=768 n_pre=752 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002089
n_activity=40915 dram_eff=0.3642
bk0: 384a 7130324i bk1: 384a 7129853i bk2: 392a 7130175i bk3: 392a 7129779i bk4: 448a 7130292i bk5: 448a 7130371i bk6: 488a 7129832i bk7: 488a 7129840i bk8: 512a 7129954i bk9: 512a 7130073i bk10: 512a 7129681i bk11: 512a 7129147i bk12: 464a 7129630i bk13: 464a 7129360i bk14: 428a 7129650i bk15: 428a 7129527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.013916
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125153 n_act=788 n_pre=772 n_req=2020 n_rd=7260 n_write=205 bw_util=0.002093
n_activity=42037 dram_eff=0.3552
bk0: 384a 7130859i bk1: 384a 7130405i bk2: 392a 7130595i bk3: 392a 7130421i bk4: 448a 7131074i bk5: 448a 7130515i bk6: 488a 7129859i bk7: 488a 7129782i bk8: 512a 7129657i bk9: 512a 7130107i bk10: 512a 7129905i bk11: 512a 7129557i bk12: 468a 7129648i bk13: 464a 7129566i bk14: 428a 7130100i bk15: 428a 7129823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0139115
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125244 n_act=746 n_pre=730 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002091
n_activity=40795 dram_eff=0.3656
bk0: 384a 7130106i bk1: 384a 7130117i bk2: 392a 7129855i bk3: 392a 7129951i bk4: 448a 7130389i bk5: 448a 7130155i bk6: 492a 7130073i bk7: 492a 7128996i bk8: 512a 7129735i bk9: 512a 7129432i bk10: 512a 7129463i bk11: 512a 7129200i bk12: 464a 7129766i bk13: 464a 7129873i bk14: 428a 7129823i bk15: 428a 7129533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0183693
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7134178 n_nop=7125156 n_act=791 n_pre=775 n_req=2008 n_rd=7264 n_write=192 bw_util=0.00209
n_activity=41387 dram_eff=0.3603
bk0: 384a 7130167i bk1: 384a 7130195i bk2: 392a 7129958i bk3: 392a 7129724i bk4: 448a 7129969i bk5: 448a 7130086i bk6: 492a 7129427i bk7: 492a 7129192i bk8: 512a 7129495i bk9: 512a 7129523i bk10: 512a 7129344i bk11: 512a 7128991i bk12: 464a 7129732i bk13: 464a 7129608i bk14: 428a 7129480i bk15: 428a 7129306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0194485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 53119, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[6]: Access = 53437, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[7]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[8]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 53548, Miss = 908, Miss_rate = 0.017, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[10]: Access = 52657, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 53362, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 53825, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[16]: Access = 61962, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[18]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[19]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3550
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293147
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.18818
	minimum = 6
	maximum = 29
Network latency average = 7.18099
	minimum = 6
	maximum = 28
Slowest packet = 2348942
Flit latency average = 6.75314
	minimum = 6
	maximum = 26
Slowest flit = 4041590
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000465629
	minimum = 0.000298616 (at node 10)
	maximum = 0.000599886 (at node 38)
Accepted packet rate average = 0.000465629
	minimum = 0.000298616 (at node 10)
	maximum = 0.000599886 (at node 38)
Injected flit rate average = 0.000709989
	minimum = 0.000321178 (at node 10)
	maximum = 0.0011719 (at node 38)
Accepted flit rate average= 0.000709989
	minimum = 0.000520255 (at node 42)
	maximum = 0.0011082 (at node 25)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.2465 (17 samples)
	minimum = 6 (17 samples)
	maximum = 374.471 (17 samples)
Network latency average = 21.0523 (17 samples)
	minimum = 6 (17 samples)
	maximum = 281.765 (17 samples)
Flit latency average = 22.3428 (17 samples)
	minimum = 6 (17 samples)
	maximum = 280.941 (17 samples)
Fragmentation average = 0.00527374 (17 samples)
	minimum = 0 (17 samples)
	maximum = 80.8235 (17 samples)
Injected packet rate average = 0.0101888 (17 samples)
	minimum = 0.00740878 (17 samples)
	maximum = 0.0299309 (17 samples)
Accepted packet rate average = 0.0101888 (17 samples)
	minimum = 0.00740878 (17 samples)
	maximum = 0.0299309 (17 samples)
Injected flit rate average = 0.0159984 (17 samples)
	minimum = 0.00956683 (17 samples)
	maximum = 0.0406339 (17 samples)
Accepted flit rate average = 0.0159984 (17 samples)
	minimum = 0.0112644 (17 samples)
	maximum = 0.0559771 (17 samples)
Injected packet size average = 1.5702 (17 samples)
Accepted packet size average = 1.5702 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 25 min, 49 sec (8749 sec)
gpgpu_simulation_rate = 3209 (inst/sec)
gpgpu_simulation_rate = 875 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 24133
gpu_sim_insn = 1114172
gpu_ipc =      46.1680
gpu_tot_sim_cycle = 7908036
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       3.6913
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 609487
gpu_stall_icnt2sh    = 1894334
partiton_reqs_in_parallel = 530926
partiton_reqs_in_parallel_total    = 83916515
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.6787
partiton_reqs_in_parallel_util = 530926
partiton_reqs_in_parallel_util_total    = 83916515
gpu_sim_cycle_parition_util = 24133
gpu_tot_sim_cycle_parition_util    = 3840929
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8489
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =       8.1379 GB/Sec
L2_BW_total  =      14.1810 GB/Sec
gpu_total_sim_rate=3314

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272484
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1530, 1731, 2044, 1883, 2329, 1722, 2008, 1729, 1660, 1897, 2004, 1894, 2219, 1818, 1454, 1738, 1315, 1345, 1383, 1520, 1396, 1283, 1210, 1523, 1136, 1206, 1439, 1398, 1140, 1397, 1143, 1346, 1342, 1162, 1090, 1615, 1547, 1427, 1802, 1123, 1218, 1433, 1289, 1253, 1601, 1071, 1489, 1393, 1349, 1351, 1144, 1258, 1178, 1221, 1627, 1108, 1297, 1392, 1214, 1344, 1284, 1160, 1488, 1403, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 2677243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2640259
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2817560	W0_Idle:89948597	W0_Scoreboard:95154389	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 952 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 1910 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 7905550 
mrq_lat_table:15734 	252 	377 	1358 	691 	745 	909 	1133 	730 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	945363 	189012 	7604 	5317 	2888 	3187 	6562 	7895 	4837 	5204 	4737 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	485610 	58351 	248940 	147414 	86655 	98841 	14162 	4030 	3648 	2745 	3184 	6607 	7853 	4784 	5227 	4714 	378 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	320303 	228208 	301430 	34390 	3269 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	262009 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3835 	119 	66 	55 	79 	182 	322 	354 	190 	66 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         9        10        12        18        12        11        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9        12        13        12        15        16        16 
dram[2]:        16        16        17        15        10        11        13        12        14        12        12        12        10        12        16        16 
dram[3]:        16        16        16        15        13        11        10        11        11         8        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9        10        18        14        10        15        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         9        12        12        10        16        16        18 
dram[7]:        17        16        16        14        12        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15        10        12        10        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15        13        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11        11        12        10        14        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    116982    112155    505564    218822    281405    296972    252881    263323    395905    196993    230390    198160    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    321366    319001    183253    198173    232991    177249    307556    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    190376    211199    220616    355502    185380    207029    274544    367104    320613    270273    153727 
dram[3]:    243679     88571    173640    143277    197985    427412    186258    226634    223065    222408    304953    271118    267377    299765    135461    205227 
dram[4]:    277035    158902    136070    165657    407967    411078    203360    187756    247692    218812    341460    213784    320613    302366    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    265918    357055    367410    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    195552    288140    362928    226836    220497    220000 
dram[8]:    341104    218820    101586    185581    273729    349261    227018    231827    231836    184953    206521    159087    206011    210848    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    278921    190360    216182    211006    304999    205964    213434    190329    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    190367    296958    175269    328453    325818    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  2.425000  2.255814  2.302325  2.357143  2.844445  3.459460  2.603774  2.464286  2.666667  2.666667  2.571429  2.354839  2.660000  2.375000  2.222222  2.352941 
dram[1]:  2.621622  2.042553  2.000000  2.512820  2.804348  3.200000  2.957447  2.603774  2.900000  2.900000  2.285714  2.618182  2.660000  2.500000  2.264151  2.307692 
dram[2]:  1.959184  2.526316  2.357143  2.450000  2.744681  2.723404  2.500000  2.438596  3.085106  2.959184  2.440678  2.215385  3.116279  2.977778  2.283019  2.666667 
dram[3]:  2.526316  2.461539  2.041667  2.130435  2.866667  2.480769  2.592592  2.482143  2.959184  2.685185  2.571429  2.526316  2.829787  2.714286  2.307692  2.857143 
dram[4]:  2.400000  2.594594  2.085106  2.227273  2.976744  2.580000  2.760000  3.000000  2.482759  3.476191  2.769231  2.400000  2.490566  2.400000  2.951220  2.711111 
dram[5]:  2.594594  2.461539  1.884615  2.333333  2.931818  2.580000  2.396552  2.171875  2.618182  3.000000  2.440678  2.618182  2.444444  2.490566  2.750000  2.086207 
dram[6]:  2.232558  2.000000  2.200000  2.325581  2.632653  3.555556  2.816327  2.592592  2.666667  2.959184  2.716981  2.769231  2.538461  2.490566  2.813953  2.469388 
dram[7]:  2.204545  2.526316  2.500000  1.851852  2.560000  3.170732  2.574074  2.673077  3.152174  3.789474  3.020833  2.618182  2.660000  2.444444  2.016949  2.622222 
dram[8]:  2.461539  2.086957  2.380952  2.325581  3.121951  2.560000  2.482143  2.860000  2.571429  2.979592  2.400000  2.517241  2.641510  2.538461  2.500000  2.622222 
dram[9]:  2.285714  2.823529  2.272727  2.525000  2.888889  2.723404  2.857143  2.456140  2.900000  2.920000  3.130435  2.938776  2.869565  2.808511  2.185185  2.565217 
dram[10]:  2.425000  2.341463  2.173913  2.500000  2.632653  2.612245  2.438596  2.527273  2.769231  3.348837  2.618182  2.543860  2.444444  2.490566  2.479167  2.307692 
average row locality = 22109/8588 = 2.574406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        12        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        16        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2133
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:     138650    127958     80397     85766     97790    108527     86002    100936    113063    114511     90633     97567     87375     74778    122083    141583
dram[1]:     143070    148952     90504     87390    107400    103644     99641    101156    113374    117423     95324     94845     80514     72437    118150    126622
dram[2]:     127192    138899     78374     83229     96928    100252     92932     88841    112443    110715     95084    106047     78970     83988    141956    134017
dram[3]:     133308    134548     93435     87809    106361    100105     97177     96296    103585    109183     97351     87946     75783     90173    139198    134506
dram[4]:     126642    136330     79763     88398     92416     90976     84453     90756    128261     96428     85255     90317     83168     82062    145022    129745
dram[5]:     130349    118351     93965     86604    111876    102745     91230     82470    102709    114391     83327    102653     82340     89581    111722    133681
dram[6]:     127673    121538     93829     84870     99166    115121     84882     87120    108771    128674     83748     80478     89126     81207    126226    128338
dram[7]:     127386    117781     89426     94462    105802     97610     86904     83708    119241    113234     91080     87578     76348     76876    131320    136832
dram[8]:     119158    115960     85867     90127    108024    107264     96956     88406    108686    116884     98776     75802     87880     85100    131494    130246
dram[9]:     128628    126017     78431     82334     97809    101307     80756     84425    115886     98659     86964     92509     77562     89520    121076    130007
dram[10]:     114836    121739     91379     86777     99298    100631     87770     92290    124512    115301     90171     93058     80996     72363    133706    126534
maximum mf latency per bank:
dram[0]:     411365    259951    267717    267737    256995    364495    217515    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     261969    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    197783    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     262541    261954    330249    332837    387952    256948    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    259917    248879    330262    256935    238708    395759    406187    400959    372321    251170    372305    346255    348866    367108    400987
dram[5]:     262067    259918    361912    248892    257152    255273    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     259977    408797    330275    330250    257164    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    254288    406206    395751    374915    387943    382734    380110    238729    346207    406185    406171
dram[8]:     299384    343246    267724    361893    256948    254695    408767    395766    400959    400966    380119    230754    238729    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    239519    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7169951 n_act=797 n_pre=781 n_req=2008 n_rd=7268 n_write=191 bw_util=0.002078
n_activity=41266 dram_eff=0.3615
bk0: 388a 7175534i bk1: 384a 7175187i bk2: 388a 7175165i bk3: 388a 7174969i bk4: 448a 7174578i bk5: 448a 7174720i bk6: 488a 7174231i bk7: 488a 7174157i bk8: 512a 7174104i bk9: 512a 7174233i bk10: 512a 7173994i bk11: 512a 7174028i bk12: 468a 7174641i bk13: 468a 7174461i bk14: 432a 7174662i bk15: 432a 7174879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0181409
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7169977 n_act=785 n_pre=769 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002077
n_activity=41064 dram_eff=0.3632
bk0: 384a 7174790i bk1: 384a 7175137i bk2: 388a 7175055i bk3: 388a 7175041i bk4: 448a 7175061i bk5: 448a 7174941i bk6: 488a 7174744i bk7: 488a 7174185i bk8: 512a 7174468i bk9: 512a 7174225i bk10: 512a 7174250i bk11: 512a 7174023i bk12: 468a 7174533i bk13: 468a 7174345i bk14: 432a 7174333i bk15: 432a 7174292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0170095
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7169980 n_act=782 n_pre=766 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002078
n_activity=40859 dram_eff=0.3652
bk0: 384a 7175064i bk1: 384a 7174707i bk2: 388a 7175028i bk3: 388a 7174780i bk4: 448a 7174808i bk5: 448a 7174336i bk6: 488a 7174160i bk7: 488a 7174373i bk8: 512a 7174335i bk9: 512a 7174227i bk10: 512a 7174221i bk11: 512a 7173694i bk12: 468a 7174401i bk13: 468a 7174255i bk14: 432a 7174353i bk15: 432a 7174090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0186632
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7169979 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002077
n_activity=41849 dram_eff=0.3564
bk0: 384a 7176013i bk1: 384a 7175388i bk2: 388a 7175549i bk3: 388a 7174710i bk4: 448a 7175394i bk5: 448a 7174774i bk6: 488a 7174236i bk7: 488a 7174445i bk8: 512a 7174476i bk9: 512a 7174291i bk10: 512a 7174060i bk11: 512a 7174057i bk12: 468a 7174769i bk13: 468a 7174295i bk14: 432a 7174453i bk15: 432a 7174525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0172409
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7170019 n_act=764 n_pre=748 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002077
n_activity=40930 dram_eff=0.3644
bk0: 384a 7174587i bk1: 384a 7174599i bk2: 388a 7174497i bk3: 388a 7174494i bk4: 448a 7174751i bk5: 448a 7175020i bk6: 488a 7174936i bk7: 488a 7174486i bk8: 512a 7174337i bk9: 512a 7174503i bk10: 512a 7174116i bk11: 512a 7173650i bk12: 464a 7174723i bk13: 464a 7174585i bk14: 436a 7174921i bk15: 436a 7174111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0189754
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7169926 n_act=812 n_pre=796 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002077
n_activity=41726 dram_eff=0.3573
bk0: 384a 7174933i bk1: 384a 7174761i bk2: 388a 7175299i bk3: 388a 7175082i bk4: 448a 7175443i bk5: 448a 7175016i bk6: 488a 7174653i bk7: 488a 7174550i bk8: 512a 7174520i bk9: 512a 7174839i bk10: 512a 7174467i bk11: 512a 7174320i bk12: 464a 7174820i bk13: 464a 7174573i bk14: 436a 7174718i bk15: 436a 7174078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0143113
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7169997 n_act=772 n_pre=756 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002079
n_activity=41230 dram_eff=0.362
bk0: 384a 7175281i bk1: 384a 7175026i bk2: 392a 7175512i bk3: 392a 7175112i bk4: 448a 7175931i bk5: 448a 7175987i bk6: 488a 7175350i bk7: 488a 7174616i bk8: 512a 7174403i bk9: 512a 7174435i bk10: 512a 7174343i bk11: 512a 7173950i bk12: 464a 7174587i bk13: 464a 7174426i bk14: 436a 7174750i bk15: 436a 7174576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0179527
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7170017 n_act=768 n_pre=752 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002076
n_activity=40915 dram_eff=0.3642
bk0: 384a 7175134i bk1: 384a 7174663i bk2: 392a 7174985i bk3: 392a 7174589i bk4: 448a 7175102i bk5: 448a 7175181i bk6: 488a 7174642i bk7: 488a 7174650i bk8: 512a 7174764i bk9: 512a 7174883i bk10: 512a 7174491i bk11: 512a 7173957i bk12: 464a 7174440i bk13: 464a 7174170i bk14: 428a 7174460i bk15: 428a 7174337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0138291
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7169963 n_act=788 n_pre=772 n_req=2020 n_rd=7260 n_write=205 bw_util=0.00208
n_activity=42037 dram_eff=0.3552
bk0: 384a 7175669i bk1: 384a 7175215i bk2: 392a 7175405i bk3: 392a 7175231i bk4: 448a 7175884i bk5: 448a 7175325i bk6: 488a 7174669i bk7: 488a 7174592i bk8: 512a 7174467i bk9: 512a 7174917i bk10: 512a 7174715i bk11: 512a 7174367i bk12: 468a 7174458i bk13: 464a 7174376i bk14: 428a 7174910i bk15: 428a 7174633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0138247
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7170054 n_act=746 n_pre=730 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002078
n_activity=40795 dram_eff=0.3656
bk0: 384a 7174916i bk1: 384a 7174927i bk2: 392a 7174665i bk3: 392a 7174761i bk4: 448a 7175199i bk5: 448a 7174965i bk6: 492a 7174883i bk7: 492a 7173806i bk8: 512a 7174545i bk9: 512a 7174242i bk10: 512a 7174273i bk11: 512a 7174010i bk12: 464a 7174576i bk13: 464a 7174683i bk14: 428a 7174633i bk15: 428a 7174343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0182547
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7178988 n_nop=7169966 n_act=791 n_pre=775 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002077
n_activity=41387 dram_eff=0.3603
bk0: 384a 7174977i bk1: 384a 7175005i bk2: 392a 7174768i bk3: 392a 7174534i bk4: 448a 7174779i bk5: 448a 7174896i bk6: 492a 7174237i bk7: 492a 7174002i bk8: 512a 7174305i bk9: 512a 7174333i bk10: 512a 7174154i bk11: 512a 7173801i bk12: 464a 7174542i bk13: 464a 7174418i bk14: 428a 7174290i bk15: 428a 7174116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0193271

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 53212, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[6]: Access = 53534, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[7]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[8]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 53644, Miss = 908, Miss_rate = 0.017, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[10]: Access = 52753, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 53459, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 53918, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[16]: Access = 62060, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[18]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[19]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3550
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.96139
	minimum = 6
	maximum = 35
Network latency average = 8.9375
	minimum = 6
	maximum = 35
Slowest packet = 2364216
Flit latency average = 9.12403
	minimum = 6
	maximum = 34
Slowest flit = 4065048
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00171722
	minimum = 0.00132604 (at node 0)
	maximum = 0.0020305 (at node 44)
Accepted packet rate average = 0.00171722
	minimum = 0.00132604 (at node 0)
	maximum = 0.0020305 (at node 44)
Injected flit rate average = 0.00257583
	minimum = 0.00132604 (at node 0)
	maximum = 0.00399884 (at node 34)
Accepted flit rate average= 0.00257583
	minimum = 0.00190618 (at node 31)
	maximum = 0.00348086 (at node 16)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.8418 (18 samples)
	minimum = 6 (18 samples)
	maximum = 355.611 (18 samples)
Network latency average = 20.3792 (18 samples)
	minimum = 6 (18 samples)
	maximum = 268.056 (18 samples)
Flit latency average = 21.6084 (18 samples)
	minimum = 6 (18 samples)
	maximum = 267.222 (18 samples)
Fragmentation average = 0.00498075 (18 samples)
	minimum = 0 (18 samples)
	maximum = 76.3333 (18 samples)
Injected packet rate average = 0.00971816 (18 samples)
	minimum = 0.00707085 (18 samples)
	maximum = 0.0283809 (18 samples)
Accepted packet rate average = 0.00971816 (18 samples)
	minimum = 0.00707085 (18 samples)
	maximum = 0.0283809 (18 samples)
Injected flit rate average = 0.0152527 (18 samples)
	minimum = 0.00910901 (18 samples)
	maximum = 0.0385987 (18 samples)
Accepted flit rate average = 0.0152527 (18 samples)
	minimum = 0.0107445 (18 samples)
	maximum = 0.0530606 (18 samples)
Injected packet size average = 1.56951 (18 samples)
Accepted packet size average = 1.56951 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 26 min, 46 sec (8806 sec)
gpgpu_simulation_rate = 3314 (inst/sec)
gpgpu_simulation_rate = 898 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 25248
gpu_sim_insn = 1245371
gpu_ipc =      49.3255
gpu_tot_sim_cycle = 8160506
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       3.7297
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 609487
gpu_stall_icnt2sh    = 1894334
partiton_reqs_in_parallel = 555456
partiton_reqs_in_parallel_total    = 84447441
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4164
partiton_reqs_in_parallel_util = 555456
partiton_reqs_in_parallel_util_total    = 84447441
gpu_sim_cycle_parition_util = 25248
gpu_tot_sim_cycle_parition_util    = 3865062
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8499
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =       7.8086 GB/Sec
L2_BW_total  =      13.7664 GB/Sec
gpu_total_sim_rate=3433

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295116
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1576, 1777, 2090, 1929, 2375, 1768, 2054, 1775, 1706, 1943, 2050, 1940, 2265, 1864, 1500, 1784, 1338, 1368, 1406, 1543, 1419, 1306, 1233, 1546, 1159, 1229, 1462, 1421, 1163, 1420, 1166, 1369, 1365, 1185, 1113, 1638, 1570, 1450, 1825, 1146, 1241, 1456, 1312, 1276, 1624, 1094, 1512, 1416, 1372, 1374, 1167, 1281, 1201, 1244, 1650, 1131, 1320, 1415, 1237, 1367, 1307, 1183, 1511, 1426, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 2677243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2640259
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2823817	W0_Idle:90268268	W0_Scoreboard:96139404	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 952 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 1917 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 8159486 
mrq_lat_table:15734 	252 	377 	1358 	691 	745 	909 	1133 	730 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	946418 	189012 	7604 	5317 	3016 	3443 	6946 	8152 	4837 	5204 	4737 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	486333 	58351 	248940 	147414 	86987 	98841 	14162 	4030 	3648 	2873 	3440 	6991 	8110 	4784 	5227 	4714 	378 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	321845 	228740 	301430 	34390 	3269 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	262015 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3841 	119 	67 	55 	81 	184 	325 	356 	190 	66 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         9        10        12        18        12        11        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9        12        13        12        15        16        16 
dram[2]:        16        16        17        15        10        11        13        12        14        12        12        12        10        12        16        16 
dram[3]:        16        16        16        15        13        11        10        11        11         8        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9        10        18        14        10        15        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         9        12        12        10        16        16        18 
dram[7]:        17        16        16        14        12        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15        10        12        10        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15        13        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11        11        12        10        14        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    116982    112155    505564    218822    281405    296972    252881    263323    395905    196993    230390    198160    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    321366    319001    183253    198173    232991    177249    307556    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    190376    211199    220616    355502    185380    207029    274544    367104    320613    270273    153727 
dram[3]:    243679     88571    173640    143277    197985    427412    186258    226634    223065    222408    304953    271118    267377    299765    135461    205227 
dram[4]:    277035    158902    136070    165657    407967    411078    203360    187756    247692    218812    341460    213784    320613    302366    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    265918    357055    367410    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    195552    288140    362928    226836    220497    220000 
dram[8]:    341104    218820    101586    185581    273729    349261    227018    231827    231836    184953    206521    159087    206011    210848    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    278921    190360    216182    211006    304999    205964    213434    190329    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    190367    296958    175269    328453    325818    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  2.425000  2.255814  2.302325  2.357143  2.844445  3.459460  2.603774  2.464286  2.666667  2.666667  2.571429  2.354839  2.660000  2.375000  2.222222  2.352941 
dram[1]:  2.621622  2.042553  2.000000  2.512820  2.804348  3.200000  2.957447  2.603774  2.900000  2.900000  2.285714  2.618182  2.660000  2.500000  2.264151  2.307692 
dram[2]:  1.959184  2.526316  2.357143  2.450000  2.744681  2.723404  2.500000  2.438596  3.085106  2.959184  2.440678  2.215385  3.116279  2.977778  2.283019  2.666667 
dram[3]:  2.526316  2.461539  2.041667  2.130435  2.866667  2.480769  2.592592  2.482143  2.959184  2.685185  2.571429  2.526316  2.829787  2.714286  2.307692  2.857143 
dram[4]:  2.400000  2.594594  2.085106  2.227273  2.976744  2.580000  2.760000  3.000000  2.482759  3.476191  2.769231  2.400000  2.490566  2.400000  2.951220  2.711111 
dram[5]:  2.594594  2.461539  1.884615  2.333333  2.931818  2.580000  2.396552  2.171875  2.618182  3.000000  2.440678  2.618182  2.444444  2.490566  2.750000  2.086207 
dram[6]:  2.232558  2.000000  2.200000  2.325581  2.632653  3.555556  2.816327  2.592592  2.666667  2.959184  2.716981  2.769231  2.538461  2.490566  2.813953  2.469388 
dram[7]:  2.204545  2.526316  2.500000  1.851852  2.560000  3.170732  2.574074  2.673077  3.152174  3.789474  3.020833  2.618182  2.660000  2.444444  2.016949  2.622222 
dram[8]:  2.461539  2.086957  2.380952  2.325581  3.121951  2.560000  2.482143  2.860000  2.571429  2.979592  2.400000  2.517241  2.641510  2.538461  2.500000  2.622222 
dram[9]:  2.285714  2.823529  2.272727  2.525000  2.888889  2.723404  2.857143  2.456140  2.900000  2.920000  3.130435  2.938776  2.869565  2.808511  2.185185  2.565217 
dram[10]:  2.425000  2.341463  2.173913  2.500000  2.632653  2.612245  2.438596  2.527273  2.769231  3.348837  2.618182  2.543860  2.444444  2.490566  2.479167  2.307692 
average row locality = 22109/8588 = 2.574406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        12        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        16        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2133
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:     138703    128008     80397     85766     97790    108527     86002    100937    113063    114511     90635     97567     87375     74778    126482    145975
dram[1]:     143126    149009     90504     87390    107402    103646     99641    101156    113374    117423     95324     94845     80514     72437    122718    131373
dram[2]:     127251    138954     78374     83229     96928    100252     92932     88841    112443    110715     95084    106047     78973     83988    146658    138751
dram[3]:     133357    134597     93435     87809    106361    100105     97177     96296    103585    109183     97353     87946     75786     90173    144286    139584
dram[4]:     126689    136375     79763     88398     92416     90977     84453     90757    128261     96428     85255     90317     83168     82062    150152    134826
dram[5]:     130393    118395     93965     86604    111876    102745     91230     82470    102709    114391     83327    102656     82340     89581    116765    138716
dram[6]:     127723    121586     93829     84870     99166    115121     84882     87120    108771    128674     83748     80478     89126     81207    130586    132689
dram[7]:     127438    117831     89426     94462    105802     97613     86904     83708    119241    113234     91080     87578     76348     76876    135668    141207
dram[8]:     119211    116011     85867     90127    108024    107264     96956     88407    108686    116884     98776     75802     87880     85100    135889    134707
dram[9]:     128677    126064     78431     82334     97809    101307     80756     84425    115886     98659     86964     92509     77562     89520    125283    134208
dram[10]:     114882    121786     91379     86777     99298    100631     87770     92290    124512    115304     90171     93059     80996     72366    138051    130836
maximum mf latency per bank:
dram[0]:     411365    259951    267717    267737    256995    364495    217515    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     261969    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    197783    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     262541    261954    330249    332837    387952    256948    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    259917    248879    330262    256935    238708    395759    406187    400959    372321    251170    372305    346255    348866    367108    400987
dram[5]:     262067    259918    361912    248892    257152    255273    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     259977    408797    330275    330250    257164    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    254288    406206    395751    374915    387943    382734    380110    238729    346207    406185    406171
dram[8]:     299384    343246    267724    361893    256948    254695    408767    395766    400959    400966    380119    230754    238729    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    239519    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216831 n_act=797 n_pre=781 n_req=2008 n_rd=7268 n_write=191 bw_util=0.002065
n_activity=41266 dram_eff=0.3615
bk0: 388a 7222414i bk1: 384a 7222067i bk2: 388a 7222045i bk3: 388a 7221849i bk4: 448a 7221458i bk5: 448a 7221600i bk6: 488a 7221111i bk7: 488a 7221037i bk8: 512a 7220984i bk9: 512a 7221113i bk10: 512a 7220874i bk11: 512a 7220908i bk12: 468a 7221521i bk13: 468a 7221341i bk14: 432a 7221542i bk15: 432a 7221759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0180232
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216857 n_act=785 n_pre=769 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002064
n_activity=41064 dram_eff=0.3632
bk0: 384a 7221670i bk1: 384a 7222017i bk2: 388a 7221935i bk3: 388a 7221921i bk4: 448a 7221941i bk5: 448a 7221821i bk6: 488a 7221624i bk7: 488a 7221065i bk8: 512a 7221348i bk9: 512a 7221105i bk10: 512a 7221130i bk11: 512a 7220903i bk12: 468a 7221413i bk13: 468a 7221225i bk14: 432a 7221213i bk15: 432a 7221172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0168991
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216860 n_act=782 n_pre=766 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002065
n_activity=40859 dram_eff=0.3652
bk0: 384a 7221944i bk1: 384a 7221587i bk2: 388a 7221908i bk3: 388a 7221660i bk4: 448a 7221688i bk5: 448a 7221216i bk6: 488a 7221040i bk7: 488a 7221253i bk8: 512a 7221215i bk9: 512a 7221107i bk10: 512a 7221101i bk11: 512a 7220574i bk12: 468a 7221281i bk13: 468a 7221135i bk14: 432a 7221233i bk15: 432a 7220970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0185421
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216859 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002064
n_activity=41849 dram_eff=0.3564
bk0: 384a 7222893i bk1: 384a 7222268i bk2: 388a 7222429i bk3: 388a 7221590i bk4: 448a 7222274i bk5: 448a 7221654i bk6: 488a 7221116i bk7: 488a 7221325i bk8: 512a 7221356i bk9: 512a 7221171i bk10: 512a 7220940i bk11: 512a 7220937i bk12: 468a 7221649i bk13: 468a 7221175i bk14: 432a 7221333i bk15: 432a 7221405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.017129
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216899 n_act=764 n_pre=748 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002064
n_activity=40930 dram_eff=0.3644
bk0: 384a 7221467i bk1: 384a 7221479i bk2: 388a 7221377i bk3: 388a 7221374i bk4: 448a 7221631i bk5: 448a 7221900i bk6: 488a 7221816i bk7: 488a 7221366i bk8: 512a 7221217i bk9: 512a 7221383i bk10: 512a 7220996i bk11: 512a 7220530i bk12: 464a 7221603i bk13: 464a 7221465i bk14: 436a 7221801i bk15: 436a 7220991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0188523
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216806 n_act=812 n_pre=796 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002063
n_activity=41726 dram_eff=0.3573
bk0: 384a 7221813i bk1: 384a 7221641i bk2: 388a 7222179i bk3: 388a 7221962i bk4: 448a 7222323i bk5: 448a 7221896i bk6: 488a 7221533i bk7: 488a 7221430i bk8: 512a 7221400i bk9: 512a 7221719i bk10: 512a 7221347i bk11: 512a 7221200i bk12: 464a 7221700i bk13: 464a 7221453i bk14: 436a 7221598i bk15: 436a 7220958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0142185
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216877 n_act=772 n_pre=756 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002066
n_activity=41230 dram_eff=0.362
bk0: 384a 7222161i bk1: 384a 7221906i bk2: 392a 7222392i bk3: 392a 7221992i bk4: 448a 7222811i bk5: 448a 7222867i bk6: 488a 7222230i bk7: 488a 7221496i bk8: 512a 7221283i bk9: 512a 7221315i bk10: 512a 7221223i bk11: 512a 7220830i bk12: 464a 7221467i bk13: 464a 7221306i bk14: 436a 7221630i bk15: 436a 7221456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0178362
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216897 n_act=768 n_pre=752 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002062
n_activity=40915 dram_eff=0.3642
bk0: 384a 7222014i bk1: 384a 7221543i bk2: 392a 7221865i bk3: 392a 7221469i bk4: 448a 7221982i bk5: 448a 7222061i bk6: 488a 7221522i bk7: 488a 7221530i bk8: 512a 7221644i bk9: 512a 7221763i bk10: 512a 7221371i bk11: 512a 7220837i bk12: 464a 7221320i bk13: 464a 7221050i bk14: 428a 7221340i bk15: 428a 7221217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0137394
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216843 n_act=788 n_pre=772 n_req=2020 n_rd=7260 n_write=205 bw_util=0.002066
n_activity=42037 dram_eff=0.3552
bk0: 384a 7222549i bk1: 384a 7222095i bk2: 392a 7222285i bk3: 392a 7222111i bk4: 448a 7222764i bk5: 448a 7222205i bk6: 488a 7221549i bk7: 488a 7221472i bk8: 512a 7221347i bk9: 512a 7221797i bk10: 512a 7221595i bk11: 512a 7221247i bk12: 468a 7221338i bk13: 464a 7221256i bk14: 428a 7221790i bk15: 428a 7221513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.013735
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216934 n_act=746 n_pre=730 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002064
n_activity=40795 dram_eff=0.3656
bk0: 384a 7221796i bk1: 384a 7221807i bk2: 392a 7221545i bk3: 392a 7221641i bk4: 448a 7222079i bk5: 448a 7221845i bk6: 492a 7221763i bk7: 492a 7220686i bk8: 512a 7221425i bk9: 512a 7221122i bk10: 512a 7221153i bk11: 512a 7220890i bk12: 464a 7221456i bk13: 464a 7221563i bk14: 428a 7221513i bk15: 428a 7221223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0181362
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7225868 n_nop=7216846 n_act=791 n_pre=775 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002064
n_activity=41387 dram_eff=0.3603
bk0: 384a 7221857i bk1: 384a 7221885i bk2: 392a 7221648i bk3: 392a 7221414i bk4: 448a 7221659i bk5: 448a 7221776i bk6: 492a 7221117i bk7: 492a 7220882i bk8: 512a 7221185i bk9: 512a 7221213i bk10: 512a 7221034i bk11: 512a 7220681i bk12: 464a 7221422i bk13: 464a 7221298i bk14: 428a 7221170i bk15: 428a 7220996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0192017

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[6]: Access = 53629, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[7]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[8]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 53738, Miss = 908, Miss_rate = 0.017, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[10]: Access = 52845, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 53554, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 54010, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[16]: Access = 62152, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[18]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[19]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3550
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49303
	minimum = 6
	maximum = 26
Network latency average = 8.48918
	minimum = 6
	maximum = 26
Slowest packet = 2368112
Flit latency average = 8.6399
	minimum = 6
	maximum = 25
Slowest flit = 4070894
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00164772
	minimum = 0.00126748 (at node 10)
	maximum = 0.00198043 (at node 28)
Accepted packet rate average = 0.00164772
	minimum = 0.00126748 (at node 10)
	maximum = 0.00198043 (at node 28)
Injected flit rate average = 0.00247158
	minimum = 0.00126748 (at node 10)
	maximum = 0.00394106 (at node 28)
Accepted flit rate average= 0.00247158
	minimum = 0.001822 (at node 35)
	maximum = 0.00352517 (at node 4)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5603 (19 samples)
	minimum = 6 (19 samples)
	maximum = 338.263 (19 samples)
Network latency average = 19.7535 (19 samples)
	minimum = 6 (19 samples)
	maximum = 255.316 (19 samples)
Flit latency average = 20.9259 (19 samples)
	minimum = 6 (19 samples)
	maximum = 254.474 (19 samples)
Fragmentation average = 0.00471861 (19 samples)
	minimum = 0 (19 samples)
	maximum = 72.3158 (19 samples)
Injected packet rate average = 0.0092934 (19 samples)
	minimum = 0.00676541 (19 samples)
	maximum = 0.0269914 (19 samples)
Accepted packet rate average = 0.0092934 (19 samples)
	minimum = 0.00676541 (19 samples)
	maximum = 0.0269914 (19 samples)
Injected flit rate average = 0.01458 (19 samples)
	minimum = 0.0086963 (19 samples)
	maximum = 0.0367746 (19 samples)
Accepted flit rate average = 0.01458 (19 samples)
	minimum = 0.0102749 (19 samples)
	maximum = 0.0504535 (19 samples)
Injected packet size average = 1.56886 (19 samples)
Accepted packet size average = 1.56886 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 27 min, 45 sec (8865 sec)
gpgpu_simulation_rate = 3433 (inst/sec)
gpgpu_simulation_rate = 920 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1049
gpu_sim_insn = 1114112
gpu_ipc =    1062.0706
gpu_tot_sim_cycle = 8383705
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       3.7633
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 609487
gpu_stall_icnt2sh    = 1894334
partiton_reqs_in_parallel = 23078
partiton_reqs_in_parallel_total    = 85002897
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1418
partiton_reqs_in_parallel_util = 23078
partiton_reqs_in_parallel_util_total    = 85002897
gpu_sim_cycle_parition_util = 1049
gpu_tot_sim_cycle_parition_util    = 3890310
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8499
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     185.0502 GB/Sec
L2_BW_total  =      13.4231 GB/Sec
gpu_total_sim_rate=3556

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5449
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315596
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5449
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1618, 1819, 2132, 1971, 2417, 1810, 2096, 1817, 1748, 1985, 2092, 1982, 2307, 1906, 1542, 1826, 1359, 1389, 1427, 1564, 1440, 1327, 1254, 1567, 1180, 1250, 1483, 1442, 1184, 1441, 1187, 1390, 1386, 1206, 1134, 1659, 1591, 1471, 1846, 1167, 1262, 1477, 1333, 1297, 1645, 1115, 1533, 1437, 1393, 1395, 1188, 1302, 1222, 1265, 1671, 1152, 1341, 1436, 1258, 1388, 1328, 1204, 1532, 1447, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 2677243
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2640259
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32098
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2828197	W0_Idle:90271161	W0_Scoreboard:96151363	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 952 
maxdqlatency = 0 
maxmflatency = 411398 
averagemflatency = 1914 
max_icnt2mem_latency = 411145 
max_icnt2sh_latency = 8159486 
mrq_lat_table:15734 	252 	377 	1358 	691 	745 	909 	1133 	730 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	948466 	189012 	7604 	5317 	3016 	3443 	6946 	8152 	4837 	5204 	4737 	378 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	488055 	58378 	248940 	147414 	87286 	98841 	14162 	4030 	3648 	2873 	3440 	6991 	8110 	4784 	5227 	4714 	378 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	323595 	229028 	301440 	34390 	3269 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	32316 	262015 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3844 	119 	67 	55 	81 	184 	325 	356 	190 	66 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        12        16        12        12         9        10        12        18        12        11        16        16 
dram[1]:        17        16        15        16        12        12        23        14        10         9        12        13        12        15        16        16 
dram[2]:        16        16        17        15        10        11        13        12        14        12        12        12        10        12        16        16 
dram[3]:        16        16        16        15        13        11        10        11        11         8        14        14        16        16        16        16 
dram[4]:        16        16        15        15        12         7        11        14        12        12        12        10        10        16        16        16 
dram[5]:        16        16        15        15        14         8        11         9        10        18        14        10        15        12        16        10 
dram[6]:        16        16        15        15        10        18        10        14        14         9        12        12        10        16        16        18 
dram[7]:        17        16        16        14        12        16        12        11        11        16        15        14        14        16        16        16 
dram[8]:        16        16        15        14        18        10        17        15        10        12        10        12        12        10        16        16 
dram[9]:        16        16        15        16        12        12        12        15        13        14        12        12        24        16        16        16 
dram[10]:        17        16        14        14        11        11        12        10        14        14        14        14        14        16        16        16 
maximum service time to same row:
dram[0]:    270130    163131    116982    112155    505564    218822    281405    296972    252881    263323    395905    196993    230390    198160    179744    194633 
dram[1]:    164115    160978    173535    109409    237249    321366    319001    183253    198173    232991    177249    307556    208767    269368    166722    166723 
dram[2]:    236499    234445    110079    174946    229433    190376    211199    220616    355502    185380    207029    274544    367104    320613    270273    153727 
dram[3]:    243679     88571    173640    143277    197985    427412    186258    226634    223065    222408    304953    271118    267377    299765    135461    205227 
dram[4]:    277035    158902    136070    165657    407967    411078    203360    187756    247692    218812    341460    213784    320613    302366    187561    261031 
dram[5]:    156301    210179    173636    176329    315399    414249    250081    277077    296970    322047    328211    273522    170567    199003    208402    238288 
dram[6]:    112015    242262    127646    178324    409177    307585    364706    222824    305423    265918    357055    367410    222900    221621    166718    144144 
dram[7]:    173618    422009    132856    158906    197979    506531    362096    356342    280920    193417    195552    288140    362928    226836    220497    220000 
dram[8]:    341104    218820    101586    185581    273729    349261    227018    231827    231836    184953    206521    159087    206011    210848    141383    180277 
dram[9]:    164114    124145    179747    267779    260692    307587    278921    190360    216182    211006    304999    205964    213434    190329    205229    384401 
dram[10]:    148483    155257    145883    284143    509068    270385    245644    190367    296958    175269    328453    325818    210582    298818    135585    277118 
average row accesses per activate:
dram[0]:  2.425000  2.255814  2.302325  2.357143  2.844445  3.459460  2.603774  2.464286  2.666667  2.666667  2.571429  2.354839  2.660000  2.375000  2.222222  2.352941 
dram[1]:  2.621622  2.042553  2.000000  2.512820  2.804348  3.200000  2.957447  2.603774  2.900000  2.900000  2.285714  2.618182  2.660000  2.500000  2.264151  2.307692 
dram[2]:  1.959184  2.526316  2.357143  2.450000  2.744681  2.723404  2.500000  2.438596  3.085106  2.959184  2.440678  2.215385  3.116279  2.977778  2.283019  2.666667 
dram[3]:  2.526316  2.461539  2.041667  2.130435  2.866667  2.480769  2.592592  2.482143  2.959184  2.685185  2.571429  2.526316  2.829787  2.714286  2.307692  2.857143 
dram[4]:  2.400000  2.594594  2.085106  2.227273  2.976744  2.580000  2.760000  3.000000  2.482759  3.476191  2.769231  2.400000  2.490566  2.400000  2.951220  2.711111 
dram[5]:  2.594594  2.461539  1.884615  2.333333  2.931818  2.580000  2.396552  2.171875  2.618182  3.000000  2.440678  2.618182  2.444444  2.490566  2.750000  2.086207 
dram[6]:  2.232558  2.000000  2.200000  2.325581  2.632653  3.555556  2.816327  2.592592  2.666667  2.959184  2.716981  2.769231  2.538461  2.490566  2.813953  2.469388 
dram[7]:  2.204545  2.526316  2.500000  1.851852  2.560000  3.170732  2.574074  2.673077  3.152174  3.789474  3.020833  2.618182  2.660000  2.444444  2.016949  2.622222 
dram[8]:  2.461539  2.086957  2.380952  2.325581  3.121951  2.560000  2.482143  2.860000  2.571429  2.979592  2.400000  2.517241  2.641510  2.538461  2.500000  2.622222 
dram[9]:  2.285714  2.823529  2.272727  2.525000  2.888889  2.723404  2.857143  2.456140  2.900000  2.920000  3.130435  2.938776  2.869565  2.808511  2.185185  2.565217 
dram[10]:  2.425000  2.341463  2.173913  2.500000  2.632653  2.612245  2.438596  2.527273  2.769231  3.348837  2.618182  2.543860  2.444444  2.490566  2.479167  2.307692 
average row locality = 22109/8588 = 2.574406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        16        16        16        16        16        16        16        18        16        16        12        12 
dram[1]:         1         0         1         1        17        16        17        16        17        17        16        16        16        18        12        12 
dram[2]:         0         0         2         1        17        16        18        17        17        17        16        16        17        17        13        12 
dram[3]:         0         0         1         1        17        17        18        17        17        17        16        16        16        16        12        12 
dram[4]:         0         0         1         1        16        17        16        19        16        18        16        16        16        16        12        13 
dram[5]:         0         0         1         1        17        17        17        17        16        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        17        16        16        18        16        17        16        16        16        16        12        12 
dram[7]:         1         0         2         2        16        18        17        17        17        16        17        16        17        16        12        11 
dram[8]:         0         0         2         2        16        16        17        21        16        18        16        18        23        16        13        11 
dram[9]:         0         0         2         3        18        16        17        17        17        18        16        16        16        16        11        11 
dram[10]:         1         0         2         2        17        16        16        16        16        16        16        17        16        16        12        13 
total reads: 2133
min_bank_accesses = 0!
chip skew: 205/190 = 1.08
average mf latency per bank:
dram[0]:     138754    128057     80487     85856     97790    108527     86002    100937    113063    114511     90635     97567     87375     74778    126482    145975
dram[1]:     143173    149057     90593     87479    107402    103646     99641    101156    113374    117423     95324     94845     80514     72437    122718    131373
dram[2]:     127299    139002     78460     83316     96928    100252     92932     88841    112443    110715     95084    106047     78973     83988    146658    138751
dram[3]:     133414    134653     93519     87892    106361    100105     97177     96296    103585    109183     97353     87946     75786     90173    144286    139584
dram[4]:     126747    136434     79848     88482     92416     90977     84453     90757    128261     96428     85255     90317     83168     82062    150152    134826
dram[5]:     130452    118454     94056     86691    111876    102745     91230     82470    102709    114391     83327    102656     82340     89581    116765    138716
dram[6]:     127782    121644     93912     84951     99166    115121     84882     87120    108771    128674     83748     80478     89126     81207    130586    132689
dram[7]:     127494    117886     89512     94544    105802     97613     86904     83708    119241    113234     91080     87578     76348     76876    135668    141207
dram[8]:     119264    116065     85951     90210    108024    107264     96956     88407    108686    116884     98776     75802     87880     85100    135889    134707
dram[9]:     128732    126118     78518     82416     97809    101307     80756     84425    115886     98659     86964     92509     77562     89520    125283    134208
dram[10]:     114938    121842     91461     86859     99298    100631     87770     92290    124512    115304     90171     93059     80996     72366    138051    130836
maximum mf latency per bank:
dram[0]:     411365    259951    267717    267737    256995    364495    217515    393174    372324    385346    285943    322454    343745    348860    340655    406185
dram[1]:     261969    408786    332866    330253    387943    275622    393163    406190    382751    400947    369698    322454    270447    343636    340651    367107
dram[2]:     280807    408799    197783    267847    275645    364496    395776    380123    359278    400957    382721    322489    317204    348821    406172    367108
dram[3]:     262541    261954    330249    332837    387952    256948    408783    398358    312065    400959    382736    367112    335475    348823    400987    400991
dram[4]:     280849    259917    248879    330262    256935    238708    395759    406187    400959    372321    251170    372305    346255    348866    367108    400987
dram[5]:     262067    259918    361912    248892    257152    255273    398337    218633    398349    398374    322471    369717    257441    335422    367109    364495
dram[6]:     259977    408797    330275    330250    257164    387960    395759    398346    354081    385350    372316    278236    348840    338052    325084    325024
dram[7]:     280854    411398    267729    361912    309465    254288    406206    395751    374915    387943    382734    380110    238729    346207    406185    406171
dram[8]:     299384    343246    267724    361893    256948    254695    408767    395766    400959    400966    380119    230754    238729    348851    403584    364490
dram[9]:     304209    304271    267725    361912    299065    275643    319791    380102    385347    385352    322470    382736    270338    346280    406184    406188
dram[10]:     299380    304209    361893    262602    273028    273009    408781    374911    400958    374922    369711    382722    346268    239519    400985    351470
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218777 n_act=797 n_pre=781 n_req=2008 n_rd=7268 n_write=191 bw_util=0.002064
n_activity=41266 dram_eff=0.3615
bk0: 388a 7224360i bk1: 384a 7224013i bk2: 388a 7223991i bk3: 388a 7223795i bk4: 448a 7223404i bk5: 448a 7223546i bk6: 488a 7223057i bk7: 488a 7222983i bk8: 512a 7222930i bk9: 512a 7223059i bk10: 512a 7222820i bk11: 512a 7222854i bk12: 468a 7223467i bk13: 468a 7223287i bk14: 432a 7223488i bk15: 432a 7223705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0180183
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218803 n_act=785 n_pre=769 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002063
n_activity=41064 dram_eff=0.3632
bk0: 384a 7223616i bk1: 384a 7223963i bk2: 388a 7223881i bk3: 388a 7223867i bk4: 448a 7223887i bk5: 448a 7223767i bk6: 488a 7223570i bk7: 488a 7223011i bk8: 512a 7223294i bk9: 512a 7223051i bk10: 512a 7223076i bk11: 512a 7222849i bk12: 468a 7223359i bk13: 468a 7223171i bk14: 432a 7223159i bk15: 432a 7223118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0168946
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218806 n_act=782 n_pre=766 n_req=2012 n_rd=7264 n_write=196 bw_util=0.002064
n_activity=40859 dram_eff=0.3652
bk0: 384a 7223890i bk1: 384a 7223533i bk2: 388a 7223854i bk3: 388a 7223606i bk4: 448a 7223634i bk5: 448a 7223162i bk6: 488a 7222986i bk7: 488a 7223199i bk8: 512a 7223161i bk9: 512a 7223053i bk10: 512a 7223047i bk11: 512a 7222520i bk12: 468a 7223227i bk13: 468a 7223081i bk14: 432a 7223179i bk15: 432a 7222916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0185371
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218805 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002063
n_activity=41849 dram_eff=0.3564
bk0: 384a 7224839i bk1: 384a 7224214i bk2: 388a 7224375i bk3: 388a 7223536i bk4: 448a 7224220i bk5: 448a 7223600i bk6: 488a 7223062i bk7: 488a 7223271i bk8: 512a 7223302i bk9: 512a 7223117i bk10: 512a 7222886i bk11: 512a 7222883i bk12: 468a 7223595i bk13: 468a 7223121i bk14: 432a 7223279i bk15: 432a 7223351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0171244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218845 n_act=764 n_pre=748 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002063
n_activity=40930 dram_eff=0.3644
bk0: 384a 7223413i bk1: 384a 7223425i bk2: 388a 7223323i bk3: 388a 7223320i bk4: 448a 7223577i bk5: 448a 7223846i bk6: 488a 7223762i bk7: 488a 7223312i bk8: 512a 7223163i bk9: 512a 7223329i bk10: 512a 7222942i bk11: 512a 7222476i bk12: 464a 7223549i bk13: 464a 7223411i bk14: 436a 7223747i bk15: 436a 7222937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0188472
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218752 n_act=812 n_pre=796 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002063
n_activity=41726 dram_eff=0.3573
bk0: 384a 7223759i bk1: 384a 7223587i bk2: 388a 7224125i bk3: 388a 7223908i bk4: 448a 7224269i bk5: 448a 7223842i bk6: 488a 7223479i bk7: 488a 7223376i bk8: 512a 7223346i bk9: 512a 7223665i bk10: 512a 7223293i bk11: 512a 7223146i bk12: 464a 7223646i bk13: 464a 7223399i bk14: 436a 7223544i bk15: 436a 7222904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0142147
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218823 n_act=772 n_pre=756 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002065
n_activity=41230 dram_eff=0.362
bk0: 384a 7224107i bk1: 384a 7223852i bk2: 392a 7224338i bk3: 392a 7223938i bk4: 448a 7224757i bk5: 448a 7224813i bk6: 488a 7224176i bk7: 488a 7223442i bk8: 512a 7223229i bk9: 512a 7223261i bk10: 512a 7223169i bk11: 512a 7222776i bk12: 464a 7223413i bk13: 464a 7223252i bk14: 436a 7223576i bk15: 436a 7223402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0178314
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218843 n_act=768 n_pre=752 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002062
n_activity=40915 dram_eff=0.3642
bk0: 384a 7223960i bk1: 384a 7223489i bk2: 392a 7223811i bk3: 392a 7223415i bk4: 448a 7223928i bk5: 448a 7224007i bk6: 488a 7223468i bk7: 488a 7223476i bk8: 512a 7223590i bk9: 512a 7223709i bk10: 512a 7223317i bk11: 512a 7222783i bk12: 464a 7223266i bk13: 464a 7222996i bk14: 428a 7223286i bk15: 428a 7223163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0137357
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218789 n_act=788 n_pre=772 n_req=2020 n_rd=7260 n_write=205 bw_util=0.002066
n_activity=42037 dram_eff=0.3552
bk0: 384a 7224495i bk1: 384a 7224041i bk2: 392a 7224231i bk3: 392a 7224057i bk4: 448a 7224710i bk5: 448a 7224151i bk6: 488a 7223495i bk7: 488a 7223418i bk8: 512a 7223293i bk9: 512a 7223743i bk10: 512a 7223541i bk11: 512a 7223193i bk12: 468a 7223284i bk13: 464a 7223202i bk14: 428a 7223736i bk15: 428a 7223459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0137313
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218880 n_act=746 n_pre=730 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002064
n_activity=40795 dram_eff=0.3656
bk0: 384a 7223742i bk1: 384a 7223753i bk2: 392a 7223491i bk3: 392a 7223587i bk4: 448a 7224025i bk5: 448a 7223791i bk6: 492a 7223709i bk7: 492a 7222632i bk8: 512a 7223371i bk9: 512a 7223068i bk10: 512a 7223099i bk11: 512a 7222836i bk12: 464a 7223402i bk13: 464a 7223509i bk14: 428a 7223459i bk15: 428a 7223169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0181313
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7227814 n_nop=7218792 n_act=791 n_pre=775 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002063
n_activity=41387 dram_eff=0.3603
bk0: 384a 7223803i bk1: 384a 7223831i bk2: 392a 7223594i bk3: 392a 7223360i bk4: 448a 7223605i bk5: 448a 7223722i bk6: 492a 7223063i bk7: 492a 7222828i bk8: 512a 7223131i bk9: 512a 7223159i bk10: 512a 7222980i bk11: 512a 7222627i bk12: 464a 7223368i bk13: 464a 7223244i bk14: 428a 7223116i bk15: 428a 7222942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0191965

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[3]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[5]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[6]: Access = 53725, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[7]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[8]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[9]: Access = 53834, Miss = 908, Miss_rate = 0.017, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[10]: Access = 52941, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[11]: Access = 53650, Miss = 908, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 54102, Miss = 909, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[14]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[15]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[16]: Access = 62244, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[18]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[19]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3550
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.2478
	minimum = 6
	maximum = 40
Network latency average = 8.16504
	minimum = 6
	maximum = 32
Slowest packet = 2370985
Flit latency average = 7.99577
	minimum = 6
	maximum = 31
Slowest flit = 4077225
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039084
	minimum = 0.0305344 (at node 2)
	maximum = 0.0458015 (at node 34)
Accepted packet rate average = 0.039084
	minimum = 0.0305344 (at node 2)
	maximum = 0.0458015 (at node 34)
Injected flit rate average = 0.058626
	minimum = 0.0305344 (at node 2)
	maximum = 0.0916031 (at node 34)
Accepted flit rate average= 0.058626
	minimum = 0.0438931 (at node 28)
	maximum = 0.0763359 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.3947 (20 samples)
	minimum = 6 (20 samples)
	maximum = 323.35 (20 samples)
Network latency average = 19.174 (20 samples)
	minimum = 6 (20 samples)
	maximum = 244.15 (20 samples)
Flit latency average = 20.2793 (20 samples)
	minimum = 6 (20 samples)
	maximum = 243.3 (20 samples)
Fragmentation average = 0.00448268 (20 samples)
	minimum = 0 (20 samples)
	maximum = 68.7 (20 samples)
Injected packet rate average = 0.0107829 (20 samples)
	minimum = 0.00795385 (20 samples)
	maximum = 0.0279319 (20 samples)
Accepted packet rate average = 0.0107829 (20 samples)
	minimum = 0.00795385 (20 samples)
	maximum = 0.0279319 (20 samples)
Injected flit rate average = 0.0167823 (20 samples)
	minimum = 0.0097882 (20 samples)
	maximum = 0.039516 (20 samples)
Accepted flit rate average = 0.0167823 (20 samples)
	minimum = 0.0119558 (20 samples)
	maximum = 0.0517476 (20 samples)
Injected packet size average = 1.55638 (20 samples)
Accepted packet size average = 1.55638 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 27 min, 51 sec (8871 sec)
gpgpu_simulation_rate = 3556 (inst/sec)
gpgpu_simulation_rate = 945 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 39489 Tlb_hit: 37102 Tlb_miss: 2387 Tlb_hit_rate: 0.939553
Shader1: Tlb_access: 38312 Tlb_hit: 36066 Tlb_miss: 2246 Tlb_hit_rate: 0.941376
Shader2: Tlb_access: 37942 Tlb_hit: 35668 Tlb_miss: 2274 Tlb_hit_rate: 0.940066
Shader3: Tlb_access: 38237 Tlb_hit: 36053 Tlb_miss: 2184 Tlb_hit_rate: 0.942883
Shader4: Tlb_access: 37634 Tlb_hit: 35401 Tlb_miss: 2233 Tlb_hit_rate: 0.940665
Shader5: Tlb_access: 38236 Tlb_hit: 35952 Tlb_miss: 2284 Tlb_hit_rate: 0.940266
Shader6: Tlb_access: 41338 Tlb_hit: 38884 Tlb_miss: 2454 Tlb_hit_rate: 0.940636
Shader7: Tlb_access: 42154 Tlb_hit: 39753 Tlb_miss: 2401 Tlb_hit_rate: 0.943042
Shader8: Tlb_access: 41372 Tlb_hit: 39012 Tlb_miss: 2360 Tlb_hit_rate: 0.942957
Shader9: Tlb_access: 39361 Tlb_hit: 37005 Tlb_miss: 2356 Tlb_hit_rate: 0.940144
Shader10: Tlb_access: 43981 Tlb_hit: 41523 Tlb_miss: 2458 Tlb_hit_rate: 0.944112
Shader11: Tlb_access: 43621 Tlb_hit: 41191 Tlb_miss: 2430 Tlb_hit_rate: 0.944293
Shader12: Tlb_access: 44266 Tlb_hit: 41830 Tlb_miss: 2436 Tlb_hit_rate: 0.944969
Shader13: Tlb_access: 44549 Tlb_hit: 42123 Tlb_miss: 2426 Tlb_hit_rate: 0.945543
Shader14: Tlb_access: 45471 Tlb_hit: 42929 Tlb_miss: 2542 Tlb_hit_rate: 0.944096
Shader15: Tlb_access: 47527 Tlb_hit: 44975 Tlb_miss: 2552 Tlb_hit_rate: 0.946304
Shader16: Tlb_access: 45689 Tlb_hit: 43130 Tlb_miss: 2559 Tlb_hit_rate: 0.943991
Shader17: Tlb_access: 47008 Tlb_hit: 44449 Tlb_miss: 2559 Tlb_hit_rate: 0.945562
Shader18: Tlb_access: 44427 Tlb_hit: 41805 Tlb_miss: 2622 Tlb_hit_rate: 0.940982
Shader19: Tlb_access: 44731 Tlb_hit: 42259 Tlb_miss: 2472 Tlb_hit_rate: 0.944736
Shader20: Tlb_access: 43350 Tlb_hit: 40878 Tlb_miss: 2472 Tlb_hit_rate: 0.942976
Shader21: Tlb_access: 44230 Tlb_hit: 41613 Tlb_miss: 2617 Tlb_hit_rate: 0.940832
Shader22: Tlb_access: 42327 Tlb_hit: 39882 Tlb_miss: 2445 Tlb_hit_rate: 0.942235
Shader23: Tlb_access: 42209 Tlb_hit: 39749 Tlb_miss: 2460 Tlb_hit_rate: 0.941719
Shader24: Tlb_access: 42220 Tlb_hit: 39766 Tlb_miss: 2454 Tlb_hit_rate: 0.941876
Shader25: Tlb_access: 42023 Tlb_hit: 39545 Tlb_miss: 2478 Tlb_hit_rate: 0.941032
Shader26: Tlb_access: 38210 Tlb_hit: 35896 Tlb_miss: 2314 Tlb_hit_rate: 0.939440
Shader27: Tlb_access: 38813 Tlb_hit: 36561 Tlb_miss: 2252 Tlb_hit_rate: 0.941978
Tlb_tot_access: 1178727 Tlb_tot_hit: 1111000, Tlb_tot_miss: 67727, Tlb_tot_hit_rate: 0.942542
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 276 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader1: Tlb_validate: 283 Tlb_invalidate: 240 Tlb_evict: 0 Tlb_page_evict: 240
Shader2: Tlb_validate: 287 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader3: Tlb_validate: 270 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader4: Tlb_validate: 276 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader5: Tlb_validate: 275 Tlb_invalidate: 242 Tlb_evict: 0 Tlb_page_evict: 242
Shader6: Tlb_validate: 285 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader7: Tlb_validate: 289 Tlb_invalidate: 249 Tlb_evict: 0 Tlb_page_evict: 249
Shader8: Tlb_validate: 281 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader9: Tlb_validate: 278 Tlb_invalidate: 251 Tlb_evict: 0 Tlb_page_evict: 251
Shader10: Tlb_validate: 286 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader11: Tlb_validate: 281 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader12: Tlb_validate: 284 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader13: Tlb_validate: 281 Tlb_invalidate: 255 Tlb_evict: 0 Tlb_page_evict: 255
Shader14: Tlb_validate: 290 Tlb_invalidate: 262 Tlb_evict: 0 Tlb_page_evict: 262
Shader15: Tlb_validate: 293 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader16: Tlb_validate: 294 Tlb_invalidate: 259 Tlb_evict: 0 Tlb_page_evict: 259
Shader17: Tlb_validate: 291 Tlb_invalidate: 265 Tlb_evict: 0 Tlb_page_evict: 265
Shader18: Tlb_validate: 280 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader19: Tlb_validate: 287 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader20: Tlb_validate: 288 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader21: Tlb_validate: 284 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader22: Tlb_validate: 287 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader23: Tlb_validate: 290 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader24: Tlb_validate: 294 Tlb_invalidate: 261 Tlb_evict: 0 Tlb_page_evict: 261
Shader25: Tlb_validate: 276 Tlb_invalidate: 233 Tlb_evict: 0 Tlb_page_evict: 233
Shader26: Tlb_validate: 287 Tlb_invalidate: 246 Tlb_evict: 0 Tlb_page_evict: 246
Shader27: Tlb_validate: 278 Tlb_invalidate: 237 Tlb_evict: 0 Tlb_page_evict: 237
Tlb_tot_valiate: 7951 Tlb_invalidate: 6988, Tlb_tot_evict: 0, Tlb_tot_evict page: 6988
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525015 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525025 Trashed: 1 | Total 46
Shader1: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525015 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525089 Trashed: 1 | Page: 525271 Trashed: 1 | Page: 525570 Trashed: 1 | Total 50
Shader2: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 5 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 4 | Page: 525015 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525105 Trashed: 1 | Page: 525176 Trashed: 1 | Total 56
Shader3: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525015 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525019 Trashed: 1 | Total 48
Shader4: Page: 524995 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525015 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525293 Trashed: 1 | Page: 525425 Trashed: 1 | Page: 525570 Trashed: 1 | Total 54
Shader5: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525015 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525101 Trashed: 1 | Total 51
Shader6: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 5 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 4 | Page: 525013 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525188 Trashed: 1 | Page: 525273 Trashed: 1 | Total 57
Shader7: Page: 524882 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 4 | Page: 525013 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525191 Trashed: 1 | Total 53
Shader8: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525013 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525293 Trashed: 1 | Total 51
Shader9: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525013 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525054 Trashed: 1 | Page: 525570 Trashed: 1 | Total 51
Shader10: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 5 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 5 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525013 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525116 Trashed: 1 | Total 54
Shader11: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525013 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525203 Trashed: 1 | Page: 525288 Trashed: 1 | Total 52
Shader12: Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525013 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525206 Trashed: 1 | Page: 525221 Trashed: 1 | Page: 525222 Trashed: 1 | Total 53
Shader13: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525013 Trashed: 1 | Page: 525016 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525209 Trashed: 1 | Total 51
Shader14: Page: 524981 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 5 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525013 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525381 Trashed: 1 | Total 54
Shader15: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525013 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525047 Trashed: 1 | Total 52
Shader16: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525013 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525134 Trashed: 1 | Total 52
Shader17: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525013 Trashed: 1 | Page: 525020 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525028 Trashed: 1 | Total 49
Shader18: Page: 524997 Trashed: 4 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 5 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525018 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525028 Trashed: 1 | Total 52
Shader19: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525059 Trashed: 1 | Page: 525312 Trashed: 1 | Total 51
Shader20: Page: 524986 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525397 Trashed: 1 | Total 50
Shader21: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525018 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525402 Trashed: 1 | Total 50
Shader22: Page: 524997 Trashed: 5 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 5 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525015 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Total 54
Shader23: Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525015 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525155 Trashed: 1 | Total 52
Shader24: Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525015 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525074 Trashed: 1 | Page: 525158 Trashed: 1 | Page: 525327 Trashed: 1 | Page: 525411 Trashed: 1 | Total 54
Shader25: Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525015 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Total 49
Shader26: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525015 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525028 Trashed: 1 | Page: 525164 Trashed: 1 | Page: 525188 Trashed: 1 | Page: 525250 Trashed: 1 | Total 55
Shader27: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525015 Trashed: 1 | Page: 525018 Trashed: 1 | Page: 525019 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525083 Trashed: 1 | Total 49
Tlb_tot_thrash: 1450
========================================Page fault statistics==============================
Shader0: Page_table_access:2387 Page_hit: 1520 Page_miss: 867 Page_hit_rate: 0.636783
Shader1: Page_table_access:2246 Page_hit: 1373 Page_miss: 873 Page_hit_rate: 0.611309
Shader2: Page_table_access:2274 Page_hit: 1585 Page_miss: 689 Page_hit_rate: 0.697010
Shader3: Page_table_access:2184 Page_hit: 1456 Page_miss: 728 Page_hit_rate: 0.666667
Shader4: Page_table_access:2233 Page_hit: 1451 Page_miss: 782 Page_hit_rate: 0.649798
Shader5: Page_table_access:2284 Page_hit: 1572 Page_miss: 712 Page_hit_rate: 0.688266
Shader6: Page_table_access:2454 Page_hit: 1541 Page_miss: 913 Page_hit_rate: 0.627954
Shader7: Page_table_access:2401 Page_hit: 1587 Page_miss: 814 Page_hit_rate: 0.660975
Shader8: Page_table_access:2360 Page_hit: 1407 Page_miss: 953 Page_hit_rate: 0.596186
Shader9: Page_table_access:2356 Page_hit: 1552 Page_miss: 804 Page_hit_rate: 0.658744
Shader10: Page_table_access:2458 Page_hit: 1500 Page_miss: 958 Page_hit_rate: 0.610252
Shader11: Page_table_access:2430 Page_hit: 1465 Page_miss: 965 Page_hit_rate: 0.602881
Shader12: Page_table_access:2436 Page_hit: 1352 Page_miss: 1084 Page_hit_rate: 0.555008
Shader13: Page_table_access:2426 Page_hit: 1329 Page_miss: 1097 Page_hit_rate: 0.547815
Shader14: Page_table_access:2542 Page_hit: 1425 Page_miss: 1117 Page_hit_rate: 0.560582
Shader15: Page_table_access:2552 Page_hit: 1418 Page_miss: 1134 Page_hit_rate: 0.555643
Shader16: Page_table_access:2559 Page_hit: 1385 Page_miss: 1174 Page_hit_rate: 0.541227
Shader17: Page_table_access:2559 Page_hit: 1384 Page_miss: 1175 Page_hit_rate: 0.540836
Shader18: Page_table_access:2622 Page_hit: 1357 Page_miss: 1265 Page_hit_rate: 0.517544
Shader19: Page_table_access:2472 Page_hit: 1415 Page_miss: 1057 Page_hit_rate: 0.572411
Shader20: Page_table_access:2472 Page_hit: 1438 Page_miss: 1034 Page_hit_rate: 0.581715
Shader21: Page_table_access:2617 Page_hit: 1570 Page_miss: 1047 Page_hit_rate: 0.599924
Shader22: Page_table_access:2445 Page_hit: 1356 Page_miss: 1089 Page_hit_rate: 0.554601
Shader23: Page_table_access:2460 Page_hit: 1539 Page_miss: 921 Page_hit_rate: 0.625610
Shader24: Page_table_access:2454 Page_hit: 1521 Page_miss: 933 Page_hit_rate: 0.619804
Shader25: Page_table_access:2478 Page_hit: 1302 Page_miss: 1176 Page_hit_rate: 0.525424
Shader26: Page_table_access:2314 Page_hit: 1393 Page_miss: 921 Page_hit_rate: 0.601988
Shader27: Page_table_access:2252 Page_hit: 1214 Page_miss: 1038 Page_hit_rate: 0.539076
Page_table_tot_access: 67727 Page_tot_hit: 40407, Page_tot_miss 27320, Page_tot_hit_rate: 0.596616 Page_tot_fault: 1172 Page_tot_pending: 26148
Total_memory_access_page_fault: 1172, Average_latency: 4940382.000000
========================================Page thrashing statistics==============================
Page_validate: 1904 Page_evict_dirty: 336 Page_evict_not_dirty: 1047
Page: 524869 Thrashed: 2
Page: 524870 Thrashed: 2
Page: 524871 Thrashed: 2
Page: 524872 Thrashed: 1
Page: 524873 Thrashed: 2
Page: 524874 Thrashed: 2
Page: 524875 Thrashed: 2
Page: 524876 Thrashed: 1
Page: 524877 Thrashed: 1
Page: 524878 Thrashed: 1
Page: 524879 Thrashed: 2
Page: 524880 Thrashed: 2
Page: 524881 Thrashed: 3
Page: 524882 Thrashed: 1
Page: 524883 Thrashed: 1
Page: 524884 Thrashed: 3
Page: 524885 Thrashed: 3
Page: 524886 Thrashed: 3
Page: 524887 Thrashed: 2
Page: 524888 Thrashed: 1
Page: 524889 Thrashed: 2
Page: 524890 Thrashed: 1
Page: 524891 Thrashed: 1
Page: 524892 Thrashed: 2
Page: 524893 Thrashed: 2
Page: 524894 Thrashed: 2
Page: 524895 Thrashed: 2
Page: 524896 Thrashed: 3
Page: 524897 Thrashed: 2
Page: 524898 Thrashed: 1
Page: 524899 Thrashed: 1
Page: 524900 Thrashed: 1
Page: 524901 Thrashed: 2
Page: 524902 Thrashed: 2
Page: 524903 Thrashed: 2
Page: 524904 Thrashed: 2
Page: 524905 Thrashed: 2
Page: 524906 Thrashed: 1
Page: 524907 Thrashed: 2
Page: 524908 Thrashed: 2
Page: 524909 Thrashed: 1
Page: 524910 Thrashed: 3
Page: 524911 Thrashed: 1
Page: 524912 Thrashed: 2
Page: 524913 Thrashed: 2
Page: 524914 Thrashed: 2
Page: 524916 Thrashed: 2
Page: 524917 Thrashed: 2
Page: 524918 Thrashed: 1
Page: 524920 Thrashed: 1
Page: 524921 Thrashed: 1
Page: 524922 Thrashed: 2
Page: 524923 Thrashed: 3
Page: 524924 Thrashed: 2
Page: 524925 Thrashed: 2
Page: 524926 Thrashed: 1
Page: 524927 Thrashed: 1
Page: 524928 Thrashed: 2
Page: 524929 Thrashed: 1
Page: 524930 Thrashed: 1
Page: 524931 Thrashed: 1
Page: 524932 Thrashed: 1
Page: 524933 Thrashed: 2
Page: 524934 Thrashed: 1
Page: 524935 Thrashed: 1
Page: 524936 Thrashed: 1
Page: 524937 Thrashed: 1
Page: 524938 Thrashed: 1
Page: 524939 Thrashed: 2
Page: 524940 Thrashed: 1
Page: 524941 Thrashed: 1
Page: 524942 Thrashed: 2
Page: 524943 Thrashed: 2
Page: 524944 Thrashed: 1
Page: 524945 Thrashed: 1
Page: 524946 Thrashed: 1
Page: 524949 Thrashed: 1
Page: 524950 Thrashed: 1
Page: 524951 Thrashed: 1
Page: 524953 Thrashed: 1
Page: 524955 Thrashed: 1
Page: 524956 Thrashed: 1
Page: 524957 Thrashed: 1
Page: 524958 Thrashed: 1
Page: 524959 Thrashed: 1
Page: 524960 Thrashed: 1
Page: 524961 Thrashed: 3
Page: 524962 Thrashed: 1
Page: 524963 Thrashed: 1
Page: 524965 Thrashed: 1
Page: 524966 Thrashed: 1
Page: 524967 Thrashed: 1
Page: 524968 Thrashed: 1
Page: 524970 Thrashed: 1
Page: 524972 Thrashed: 1
Page: 524973 Thrashed: 1
Page: 524974 Thrashed: 1
Page: 524976 Thrashed: 1
Page: 524978 Thrashed: 1
Page: 524980 Thrashed: 1
Page: 524981 Thrashed: 5
Page: 524982 Thrashed: 6
Page: 524983 Thrashed: 6
Page: 524984 Thrashed: 5
Page: 524985 Thrashed: 6
Page: 524986 Thrashed: 6
Page: 524987 Thrashed: 6
Page: 524988 Thrashed: 6
Page: 524989 Thrashed: 5
Page: 524990 Thrashed: 6
Page: 524991 Thrashed: 5
Page: 524992 Thrashed: 5
Page: 524993 Thrashed: 5
Page: 524994 Thrashed: 6
Page: 524995 Thrashed: 5
Page: 524996 Thrashed: 5
Page: 524997 Thrashed: 6
Page: 524998 Thrashed: 5
Page: 524999 Thrashed: 6
Page: 525000 Thrashed: 6
Page: 525001 Thrashed: 5
Page: 525002 Thrashed: 6
Page: 525003 Thrashed: 6
Page: 525004 Thrashed: 6
Page: 525005 Thrashed: 6
Page: 525006 Thrashed: 6
Page: 525007 Thrashed: 4
Page: 525008 Thrashed: 5
Page: 525009 Thrashed: 5
Page: 525010 Thrashed: 4
Page: 525011 Thrashed: 4
Page: 525012 Thrashed: 5
Page: 525013 Thrashed: 1
Page: 525015 Thrashed: 1
Page: 525016 Thrashed: 1
Page: 525018 Thrashed: 1
Page: 525019 Thrashed: 1
Page: 525020 Thrashed: 1
Page: 525021 Thrashed: 1
Page: 525025 Thrashed: 1
Page: 525028 Thrashed: 1
Page: 525045 Thrashed: 3
Page: 525046 Thrashed: 3
Page: 525047 Thrashed: 3
Page: 525048 Thrashed: 1
Page: 525049 Thrashed: 3
Page: 525050 Thrashed: 3
Page: 525051 Thrashed: 3
Page: 525052 Thrashed: 3
Page: 525054 Thrashed: 2
Page: 525055 Thrashed: 2
Page: 525056 Thrashed: 3
Page: 525057 Thrashed: 3
Page: 525058 Thrashed: 2
Page: 525059 Thrashed: 3
Page: 525060 Thrashed: 2
Page: 525061 Thrashed: 2
Page: 525062 Thrashed: 3
Page: 525063 Thrashed: 3
Page: 525064 Thrashed: 3
Page: 525065 Thrashed: 2
Page: 525066 Thrashed: 2
Page: 525067 Thrashed: 2
Page: 525068 Thrashed: 3
Page: 525069 Thrashed: 1
Page: 525070 Thrashed: 2
Page: 525071 Thrashed: 1
Page: 525072 Thrashed: 3
Page: 525073 Thrashed: 1
Page: 525074 Thrashed: 3
Page: 525075 Thrashed: 2
Page: 525076 Thrashed: 2
Page: 525077 Thrashed: 1
Page: 525078 Thrashed: 3
Page: 525079 Thrashed: 3
Page: 525080 Thrashed: 2
Page: 525081 Thrashed: 3
Page: 525082 Thrashed: 3
Page: 525083 Thrashed: 2
Page: 525084 Thrashed: 2
Page: 525085 Thrashed: 2
Page: 525086 Thrashed: 2
Page: 525087 Thrashed: 3
Page: 525088 Thrashed: 2
Page: 525089 Thrashed: 2
Page: 525090 Thrashed: 2
Page: 525091 Thrashed: 2
Page: 525092 Thrashed: 3
Page: 525093 Thrashed: 2
Page: 525094 Thrashed: 3
Page: 525095 Thrashed: 3
Page: 525096 Thrashed: 3
Page: 525097 Thrashed: 3
Page: 525098 Thrashed: 3
Page: 525099 Thrashed: 3
Page: 525100 Thrashed: 3
Page: 525101 Thrashed: 2
Page: 525102 Thrashed: 2
Page: 525103 Thrashed: 3
Page: 525104 Thrashed: 2
Page: 525105 Thrashed: 3
Page: 525106 Thrashed: 3
Page: 525107 Thrashed: 3
Page: 525108 Thrashed: 2
Page: 525109 Thrashed: 3
Page: 525110 Thrashed: 2
Page: 525111 Thrashed: 2
Page: 525112 Thrashed: 3
Page: 525113 Thrashed: 1
Page: 525114 Thrashed: 3
Page: 525115 Thrashed: 2
Page: 525116 Thrashed: 2
Page: 525117 Thrashed: 3
Page: 525118 Thrashed: 3
Page: 525119 Thrashed: 3
Page: 525120 Thrashed: 3
Page: 525121 Thrashed: 2
Page: 525122 Thrashed: 3
Page: 525123 Thrashed: 3
Page: 525124 Thrashed: 3
Page: 525125 Thrashed: 2
Page: 525126 Thrashed: 3
Page: 525127 Thrashed: 2
Page: 525128 Thrashed: 1
Page: 525129 Thrashed: 2
Page: 525130 Thrashed: 3
Page: 525131 Thrashed: 3
Page: 525133 Thrashed: 1
Page: 525134 Thrashed: 2
Page: 525135 Thrashed: 1
Page: 525136 Thrashed: 2
Page: 525137 Thrashed: 2
Page: 525138 Thrashed: 3
Page: 525139 Thrashed: 3
Page: 525140 Thrashed: 2
Page: 525141 Thrashed: 3
Page: 525142 Thrashed: 3
Page: 525143 Thrashed: 2
Page: 525144 Thrashed: 3
Page: 525145 Thrashed: 2
Page: 525146 Thrashed: 3
Page: 525147 Thrashed: 3
Page: 525148 Thrashed: 3
Page: 525149 Thrashed: 3
Page: 525150 Thrashed: 2
Page: 525151 Thrashed: 3
Page: 525153 Thrashed: 2
Page: 525154 Thrashed: 1
Page: 525155 Thrashed: 2
Page: 525156 Thrashed: 1
Page: 525157 Thrashed: 1
Page: 525158 Thrashed: 2
Page: 525159 Thrashed: 3
Page: 525160 Thrashed: 3
Page: 525161 Thrashed: 2
Page: 525162 Thrashed: 2
Page: 525163 Thrashed: 3
Page: 525164 Thrashed: 3
Page: 525165 Thrashed: 3
Page: 525166 Thrashed: 1
Page: 525167 Thrashed: 2
Page: 525168 Thrashed: 3
Page: 525169 Thrashed: 3
Page: 525170 Thrashed: 3
Page: 525171 Thrashed: 1
Page: 525172 Thrashed: 2
Page: 525173 Thrashed: 2
Page: 525174 Thrashed: 2
Page: 525175 Thrashed: 3
Page: 525176 Thrashed: 2
Page: 525177 Thrashed: 2
Page: 525178 Thrashed: 3
Page: 525179 Thrashed: 1
Page: 525180 Thrashed: 2
Page: 525181 Thrashed: 2
Page: 525182 Thrashed: 2
Page: 525183 Thrashed: 2
Page: 525184 Thrashed: 2
Page: 525185 Thrashed: 2
Page: 525186 Thrashed: 3
Page: 525187 Thrashed: 2
Page: 525188 Thrashed: 3
Page: 525189 Thrashed: 2
Page: 525190 Thrashed: 2
Page: 525191 Thrashed: 2
Page: 525192 Thrashed: 1
Page: 525193 Thrashed: 2
Page: 525194 Thrashed: 2
Page: 525195 Thrashed: 2
Page: 525196 Thrashed: 2
Page: 525197 Thrashed: 2
Page: 525198 Thrashed: 2
Page: 525199 Thrashed: 2
Page: 525200 Thrashed: 1
Page: 525201 Thrashed: 2
Page: 525202 Thrashed: 1
Page: 525203 Thrashed: 2
Page: 525204 Thrashed: 1
Page: 525205 Thrashed: 2
Page: 525206 Thrashed: 1
Page: 525207 Thrashed: 2
Page: 525208 Thrashed: 2
Page: 525209 Thrashed: 2
Page: 525210 Thrashed: 1
Page: 525211 Thrashed: 2
Page: 525212 Thrashed: 1
Page: 525213 Thrashed: 1
Page: 525214 Thrashed: 2
Page: 525215 Thrashed: 2
Page: 525216 Thrashed: 1
Page: 525217 Thrashed: 1
Page: 525218 Thrashed: 1
Page: 525219 Thrashed: 1
Page: 525221 Thrashed: 2
Page: 525222 Thrashed: 2
Page: 525223 Thrashed: 2
Page: 525224 Thrashed: 2
Page: 525225 Thrashed: 2
Page: 525226 Thrashed: 1
Page: 525227 Thrashed: 1
Page: 525228 Thrashed: 1
Page: 525229 Thrashed: 1
Page: 525230 Thrashed: 2
Page: 525231 Thrashed: 1
Page: 525232 Thrashed: 1
Page: 525233 Thrashed: 1
Page: 525234 Thrashed: 2
Page: 525235 Thrashed: 1
Page: 525236 Thrashed: 2
Page: 525237 Thrashed: 1
Page: 525238 Thrashed: 2
Page: 525239 Thrashed: 3
Page: 525240 Thrashed: 1
Page: 525241 Thrashed: 2
Page: 525242 Thrashed: 1
Page: 525243 Thrashed: 1
Page: 525244 Thrashed: 1
Page: 525245 Thrashed: 1
Page: 525246 Thrashed: 1
Page: 525247 Thrashed: 1
Page: 525248 Thrashed: 1
Page: 525249 Thrashed: 2
Page: 525250 Thrashed: 2
Page: 525251 Thrashed: 2
Page: 525252 Thrashed: 1
Page: 525253 Thrashed: 2
Page: 525254 Thrashed: 1
Page: 525255 Thrashed: 1
Page: 525256 Thrashed: 3
Page: 525257 Thrashed: 2
Page: 525258 Thrashed: 1
Page: 525259 Thrashed: 2
Page: 525260 Thrashed: 1
Page: 525261 Thrashed: 2
Page: 525262 Thrashed: 1
Page: 525263 Thrashed: 1
Page: 525264 Thrashed: 2
Page: 525265 Thrashed: 2
Page: 525266 Thrashed: 2
Page: 525267 Thrashed: 2
Page: 525268 Thrashed: 2
Page: 525269 Thrashed: 1
Page: 525270 Thrashed: 1
Page: 525271 Thrashed: 1
Page: 525272 Thrashed: 1
Page: 525273 Thrashed: 1
Page: 525274 Thrashed: 2
Page: 525275 Thrashed: 1
Page: 525276 Thrashed: 1
Page: 525277 Thrashed: 1
Page: 525278 Thrashed: 1
Page: 525279 Thrashed: 2
Page: 525281 Thrashed: 2
Page: 525283 Thrashed: 1
Page: 525285 Thrashed: 1
Page: 525286 Thrashed: 1
Page: 525288 Thrashed: 1
Page: 525289 Thrashed: 2
Page: 525290 Thrashed: 1
Page: 525291 Thrashed: 2
Page: 525292 Thrashed: 1
Page: 525293 Thrashed: 3
Page: 525295 Thrashed: 2
Page: 525296 Thrashed: 1
Page: 525297 Thrashed: 2
Page: 525298 Thrashed: 1
Page: 525299 Thrashed: 1
Page: 525302 Thrashed: 1
Page: 525303 Thrashed: 1
Page: 525304 Thrashed: 1
Page: 525305 Thrashed: 1
Page: 525307 Thrashed: 2
Page: 525308 Thrashed: 1
Page: 525309 Thrashed: 1
Page: 525311 Thrashed: 1
Page: 525312 Thrashed: 1
Page: 525313 Thrashed: 1
Page: 525314 Thrashed: 2
Page: 525316 Thrashed: 1
Page: 525317 Thrashed: 1
Page: 525318 Thrashed: 1
Page: 525319 Thrashed: 2
Page: 525320 Thrashed: 2
Page: 525321 Thrashed: 1
Page: 525322 Thrashed: 3
Page: 525323 Thrashed: 3
Page: 525325 Thrashed: 1
Page: 525326 Thrashed: 1
Page: 525327 Thrashed: 1
Page: 525329 Thrashed: 1
Page: 525331 Thrashed: 1
Page: 525332 Thrashed: 1
Page: 525334 Thrashed: 1
Page: 525335 Thrashed: 1
Page: 525336 Thrashed: 1
Page: 525337 Thrashed: 1
Page: 525338 Thrashed: 1
Page: 525339 Thrashed: 1
Page: 525341 Thrashed: 1
Page: 525342 Thrashed: 1
Page: 525343 Thrashed: 1
Page: 525345 Thrashed: 1
Page: 525346 Thrashed: 1
Page: 525348 Thrashed: 1
Page: 525349 Thrashed: 2
Page: 525350 Thrashed: 1
Page: 525351 Thrashed: 1
Page: 525353 Thrashed: 1
Page: 525354 Thrashed: 1
Page: 525355 Thrashed: 1
Page: 525356 Thrashed: 2
Page: 525358 Thrashed: 1
Page: 525359 Thrashed: 1
Page: 525360 Thrashed: 1
Page: 525361 Thrashed: 1
Page: 525362 Thrashed: 1
Page: 525363 Thrashed: 1
Page: 525364 Thrashed: 1
Page: 525365 Thrashed: 1
Page: 525366 Thrashed: 1
Page: 525367 Thrashed: 1
Page: 525368 Thrashed: 1
Page: 525369 Thrashed: 1
Page: 525370 Thrashed: 1
Page: 525371 Thrashed: 1
Page: 525373 Thrashed: 1
Page: 525374 Thrashed: 1
Page: 525376 Thrashed: 1
Page: 525377 Thrashed: 2
Page: 525379 Thrashed: 1
Page: 525380 Thrashed: 1
Page: 525381 Thrashed: 1
Page: 525382 Thrashed: 6
Page: 525383 Thrashed: 4
Page: 525384 Thrashed: 5
Page: 525385 Thrashed: 6
Page: 525386 Thrashed: 5
Page: 525387 Thrashed: 5
Page: 525388 Thrashed: 5
Page: 525389 Thrashed: 5
Page: 525390 Thrashed: 4
Page: 525391 Thrashed: 5
Page: 525392 Thrashed: 5
Page: 525393 Thrashed: 5
Page: 525394 Thrashed: 5
Page: 525395 Thrashed: 6
Page: 525396 Thrashed: 5
Page: 525397 Thrashed: 6
Page: 525398 Thrashed: 6
Page: 525399 Thrashed: 6
Page: 525400 Thrashed: 6
Page: 525401 Thrashed: 5
Page: 525402 Thrashed: 6
Page: 525403 Thrashed: 6
Page: 525404 Thrashed: 6
Page: 525405 Thrashed: 6
Page: 525406 Thrashed: 4
Page: 525407 Thrashed: 5
Page: 525408 Thrashed: 5
Page: 525409 Thrashed: 5
Page: 525410 Thrashed: 6
Page: 525411 Thrashed: 6
Page: 525412 Thrashed: 5
Page: 525413 Thrashed: 5
Page: 525414 Thrashed: 5
Page: 525415 Thrashed: 5
Page: 525416 Thrashed: 5
Page: 525417 Thrashed: 4
Page: 525418 Thrashed: 5
Page: 525419 Thrashed: 4
Page: 525420 Thrashed: 5
Page: 525421 Thrashed: 6
Page: 525422 Thrashed: 5
Page: 525423 Thrashed: 5
Page: 525424 Thrashed: 5
Page: 525425 Thrashed: 4
Page: 525426 Thrashed: 4
Page: 525427 Thrashed: 5
Page: 525428 Thrashed: 4
Page: 525570 Thrashed: 1
Page_tot_thrash: 1145
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.287049
[0-25]: 0.882841, [26-50]: 0.000820, [51-75]: 0.005135, [76-100]: 0.111203
Pcie_write_utilization: 0.203551
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317771 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.852802)
F:   225609----T:   229039 	 St: 802c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80246000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802e9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802d9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80525000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80505000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80516000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539921----T:   541849 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.301823)
F:   541849----T:   544384 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544385----T:   546920 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769071----T:   912259 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(96.683319)
F:   769709----T:   773521 	 St: 80255000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773521----T:   779933 	 St: 8025a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779933----T:   785448 	 St: 80265000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   785448----T:   797402 	 St: 8026e000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   797402----T:   802043 	 St: 80285000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802043----T:   829945 	 St: 8028c000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829945----T:   837725 	 St: 80325000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837725----T:   840525 	 St: 80333000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840525----T:   849227 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849227----T:   855188 	 St: 80365000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855188----T:   859407 	 St: 8036f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859407----T:   867647 	 St: 80375000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867647----T:   870252 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870252----T:   874471 	 St: 803b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874471----T:   880432 	 St: 803bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880432----T:   883862 	 St: 803c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883862----T:   890727 	 St: 803c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890727----T:   894946 	 St: 80465000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894946----T:   900907 	 St: 8046b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   900907----T:   905548 	 St: 80455000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   905548----T:   911063 	 St: 8045c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1134409----T:  1135718 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1135718----T:  1138253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1138254----T:  1140789 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1362940----T:  1963192 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(405.301819)
F:  1364041----T:  1368682 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1364041----T:  1366646 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1366646----T:  1369251 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1368682----T:  1381570 	 St: 8030c000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  1369251----T:  1371856 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1371856----T:  1374461 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1374461----T:  1377066 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1377066----T:  1379671 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1379671----T:  1382276 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1381570----T:  1397733 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1382276----T:  1384881 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1384881----T:  1387486 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1387486----T:  1390091 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1390091----T:  1392696 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1392696----T:  1395301 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1395301----T:  1397906 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1397733----T:  1421405 	 St: 80385000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1397906----T:  1400511 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1400511----T:  1403116 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1403116----T:  1405721 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1405721----T:  1408326 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1408326----T:  1410931 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1410931----T:  1413536 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1413536----T:  1416141 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1416141----T:  1418746 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1418746----T:  1421351 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1421351----T:  1423956 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1423956----T:  1426561 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1426561----T:  1429166 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1429166----T:  1431771 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1431771----T:  1434376 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1434376----T:  1436981 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1436981----T:  1439586 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1439586----T:  1442191 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1442191----T:  1444796 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1444796----T:  1447401 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1447401----T:  1450006 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1450006----T:  1452611 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1452611----T:  1455216 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1455216----T:  1457821 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1457821----T:  1460426 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1460426----T:  1463031 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1463031----T:  1465636 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1465636----T:  1468241 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1468241----T:  1470846 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1470846----T:  1473451 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1473451----T:  1476056 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1476056----T:  1537363 	 St: 803d5000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1476056----T:  1478661 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1478661----T:  1481266 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1481266----T:  1483871 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1483871----T:  1486476 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1486476----T:  1489081 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1489081----T:  1491686 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1491686----T:  1494291 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1494291----T:  1496896 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1496896----T:  1499501 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1499501----T:  1502106 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1502106----T:  1504711 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1504711----T:  1507316 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1507316----T:  1509921 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1509921----T:  1512526 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1512526----T:  1515131 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1515131----T:  1517736 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1517736----T:  1520341 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1520341----T:  1522946 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1522946----T:  1525551 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1525551----T:  1528156 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1528156----T:  1530761 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1530761----T:  1533366 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1533366----T:  1535971 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1535971----T:  1538576 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1538576----T:  1541181 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1541181----T:  1543786 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1543786----T:  1546391 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1546391----T:  1548996 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1548996----T:  1551601 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1551601----T:  1554206 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1554206----T:  1556811 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1556811----T:  1559416 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1559416----T:  1562021 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1562021----T:  1564626 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1564626----T:  1567231 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1567231----T:  1569836 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1569836----T:  1572441 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1572441----T:  1575046 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1575046----T:  1577651 	 St: 802a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1577651----T:  1580256 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1580256----T:  1582861 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1582861----T:  1585466 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1585466----T:  1588071 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1588071----T:  1590676 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1590676----T:  1593281 	 St: 802ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1593281----T:  1595886 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1595886----T:  1598491 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1598491----T:  1601096 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1601096----T:  1603701 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1603701----T:  1606306 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1606306----T:  1608911 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1608911----T:  1611516 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1611516----T:  1614121 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1614121----T:  1616726 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1616726----T:  1619331 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1619331----T:  1621936 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1621936----T:  1624541 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1624541----T:  1627146 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1627146----T:  1629751 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1629751----T:  1632356 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1632356----T:  1634961 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1634961----T:  1637566 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1637566----T:  1640171 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1640171----T:  1642776 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1642776----T:  1645381 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1645381----T:  1647986 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1647986----T:  1650591 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1650591----T:  1653196 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1653196----T:  1655801 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1655801----T:  1658406 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1658406----T:  1661011 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1661011----T:  1663616 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1663616----T:  1666221 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1666221----T:  1668826 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1668826----T:  1671431 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1671431----T:  1674036 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1674036----T:  1676641 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1676641----T:  1679246 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1679246----T:  1681851 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1681851----T:  1684456 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1684456----T:  1687061 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1687061----T:  1689666 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1689666----T:  1692271 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1692271----T:  1694876 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1694876----T:  1697481 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1697481----T:  1700086 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1700086----T:  1702691 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1702691----T:  1705296 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1705296----T:  1707901 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1707901----T:  1710506 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1710506----T:  1713111 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1713111----T:  1715716 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1715716----T:  1718321 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1718321----T:  1720926 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1720926----T:  1723531 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1723531----T:  1726136 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1726136----T:  1728741 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1728741----T:  1731346 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1731346----T:  1733951 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1733951----T:  1736556 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1736556----T:  1739161 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1739161----T:  1741766 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1741766----T:  1744371 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1744371----T:  1746976 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1746976----T:  1749581 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1749581----T:  1752186 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1752186----T:  1754791 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1754791----T:  1757396 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1757396----T:  1760001 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1760001----T:  1762606 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1762606----T:  1765211 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1765211----T:  1767816 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1767816----T:  1770421 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1770421----T:  1773026 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1773026----T:  1775631 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1775631----T:  1778236 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1778236----T:  1780841 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1780841----T:  1783446 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1783446----T:  1786051 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1786051----T:  1788656 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1788656----T:  1791261 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1791261----T:  1793866 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1793866----T:  1796471 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1796471----T:  1799076 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1799076----T:  1801681 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1801681----T:  1804286 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1804286----T:  1806891 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1806891----T:  1809496 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1809496----T:  1870803 	 St: 80475000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1809496----T:  1812101 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1812101----T:  1814706 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1814706----T:  1817311 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1817311----T:  1819916 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1819916----T:  1822521 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1822521----T:  1825126 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1825126----T:  1827731 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1827731----T:  1830336 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1830336----T:  1832941 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1832941----T:  1835546 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1835546----T:  1838151 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1838151----T:  1840756 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1840756----T:  1843361 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1843361----T:  1845966 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1845966----T:  1848571 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1848571----T:  1851176 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1851176----T:  1853781 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1853781----T:  1856386 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1856386----T:  1858991 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1858991----T:  1861596 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1861596----T:  1864201 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1864201----T:  1866806 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1866806----T:  1869411 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1869411----T:  1872016 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1872016----T:  1874621 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1874621----T:  1877226 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1877226----T:  1879831 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1879831----T:  1882436 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1882436----T:  1885041 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1885041----T:  1887646 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1887646----T:  1890251 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1890251----T:  1892856 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1892856----T:  1895461 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1895461----T:  1898066 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1898066----T:  1900671 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1900671----T:  1903276 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1903276----T:  1905881 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1905881----T:  1908486 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1908486----T:  1911091 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1911091----T:  1913696 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1913696----T:  1916301 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1916301----T:  1918906 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1918906----T:  1921511 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1921511----T:  1924116 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1924116----T:  1926721 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1926721----T:  1929326 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1929326----T:  1931931 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1931931----T:  1934536 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1934536----T:  1937141 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1937141----T:  1939746 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1939746----T:  1942351 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1942351----T:  1944956 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1944956----T:  1947561 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1947561----T:  1950166 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1950166----T:  1952771 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1952771----T:  1955376 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1955376----T:  1957981 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1957981----T:  1960586 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1960586----T:  1963191 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1963193----T:  1965798 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2185342----T:  2220297 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(23.602295)
F:  2185937----T:  2188542 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2185937----T:  2188542 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2188542----T:  2191147 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2188542----T:  2191147 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2191147----T:  2193752 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2191147----T:  2193752 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2193752----T:  2196357 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2193752----T:  2196357 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2196357----T:  2198962 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2196357----T:  2198962 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2198962----T:  2201567 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2198962----T:  2201567 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2201567----T:  2204172 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2201567----T:  2204172 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2204172----T:  2206777 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2204172----T:  2206777 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2206777----T:  2209382 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2206777----T:  2209382 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2209382----T:  2211987 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2209382----T:  2211987 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2211987----T:  2214592 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2211987----T:  2214592 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2214592----T:  2217197 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2214593----T:  2217198 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2217556----T:  2220161 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2217556----T:  2220161 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2220297----T:  2222832 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2222833----T:  2225368 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2447519----T:  2889144 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(298.193787)
F:  2448030----T:  2450635 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2448030----T:  2450635 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2450635----T:  2453240 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2450635----T:  2453240 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2453240----T:  2455845 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453240----T:  2455845 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2455845----T:  2458450 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2455845----T:  2458450 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2458450----T:  2461055 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458450----T:  2461055 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2461055----T:  2463660 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2461055----T:  2463660 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2463660----T:  2466265 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2463660----T:  2466265 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2466265----T:  2468870 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466265----T:  2468870 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2468870----T:  2471475 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2468870----T:  2471475 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2471475----T:  2474080 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2471475----T:  2474080 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2474080----T:  2476685 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2474080----T:  2476685 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2476685----T:  2479290 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2476685----T:  2479290 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2479290----T:  2481895 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479290----T:  2481895 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2481895----T:  2484500 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2481895----T:  2484500 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2484500----T:  2487105 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2484500----T:  2487105 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2487105----T:  2489710 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487105----T:  2489710 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2489710----T:  2492315 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2489710----T:  2492315 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2492315----T:  2494920 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492315----T:  2494920 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2494920----T:  2497525 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2494920----T:  2497525 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2497525----T:  2500130 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2497525----T:  2500130 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2500130----T:  2502735 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2500130----T:  2502735 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2502735----T:  2505340 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2502735----T:  2505340 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2505340----T:  2507945 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2505340----T:  2507945 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2507945----T:  2510550 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2507945----T:  2510550 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2510550----T:  2513155 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2510550----T:  2513155 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2513155----T:  2515760 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2513155----T:  2515760 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2515760----T:  2518365 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2515760----T:  2518365 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2518365----T:  2520970 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2518365----T:  2520970 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2520970----T:  2523575 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2520970----T:  2523575 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2523575----T:  2526180 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2523575----T:  2526180 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2526180----T:  2528785 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2526180----T:  2528785 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2528785----T:  2531390 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2528785----T:  2531390 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2531390----T:  2533995 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531390----T:  2533995 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2533995----T:  2536600 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2533995----T:  2536600 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2536600----T:  2539205 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2536600----T:  2539205 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2539205----T:  2541810 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2539205----T:  2541810 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2541810----T:  2544415 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2541810----T:  2544415 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2544415----T:  2547020 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544415----T:  2547020 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2547020----T:  2549625 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2547020----T:  2549625 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2549625----T:  2552230 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2549625----T:  2552230 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2552230----T:  2554835 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552230----T:  2554835 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2554835----T:  2557440 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2554835----T:  2557440 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2557440----T:  2560045 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557440----T:  2560045 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2560045----T:  2562650 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2560045----T:  2562650 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2562650----T:  2565255 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562650----T:  2565255 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2565255----T:  2567860 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565255----T:  2567860 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2567860----T:  2570465 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2567860----T:  2570465 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2570465----T:  2573070 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2570465----T:  2573070 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2573070----T:  2575675 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2573070----T:  2575675 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2575675----T:  2578280 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575675----T:  2578280 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2578280----T:  2580885 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578280----T:  2580885 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2580885----T:  2583490 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2580885----T:  2583490 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2583490----T:  2586095 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2583490----T:  2586095 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2586095----T:  2588700 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2586095----T:  2588700 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2588700----T:  2591305 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588700----T:  2591305 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2591305----T:  2593910 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591305----T:  2593910 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2593910----T:  2596515 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2593910----T:  2596515 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2596515----T:  2599120 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2596515----T:  2599120 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2599120----T:  2601725 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2599120----T:  2601725 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2601725----T:  2604330 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601725----T:  2604330 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2604330----T:  2606935 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604330----T:  2606935 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2606935----T:  2609540 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606935----T:  2609540 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2609540----T:  2612145 	 St: 802ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2609540----T:  2612145 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2612145----T:  2614750 	 St: 802a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2612145----T:  2614750 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2614750----T:  2617355 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614750----T:  2617355 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2617355----T:  2619960 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617355----T:  2619960 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2619960----T:  2622565 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2619960----T:  2622565 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2622565----T:  2625170 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2622565----T:  2625170 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2625170----T:  2627775 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2625170----T:  2627775 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2627775----T:  2630380 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627775----T:  2630380 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2630380----T:  2632985 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630380----T:  2632985 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2632985----T:  2635590 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632985----T:  2635590 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2635590----T:  2638195 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635590----T:  2638195 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2638195----T:  2640800 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2638195----T:  2640800 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2640800----T:  2643405 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640800----T:  2643405 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2643405----T:  2646010 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643405----T:  2646010 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2646010----T:  2648615 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2646010----T:  2648615 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2648615----T:  2651220 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2648615----T:  2651220 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2651220----T:  2653825 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651220----T:  2653825 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2653825----T:  2656430 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2653825----T:  2656430 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2656430----T:  2659035 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2656430----T:  2659035 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2659035----T:  2661640 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2659035----T:  2661640 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2661640----T:  2664245 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2661640----T:  2664245 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2664245----T:  2666850 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664245----T:  2666850 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2666850----T:  2669455 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2666850----T:  2669455 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2669455----T:  2672060 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669455----T:  2672060 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2672060----T:  2674665 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672060----T:  2674665 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2674665----T:  2677270 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674665----T:  2677270 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2677270----T:  2679875 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677270----T:  2679875 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2679875----T:  2682480 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2679875----T:  2682480 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2682480----T:  2685085 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2682480----T:  2685085 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2685085----T:  2687690 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685085----T:  2687690 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2687690----T:  2690295 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687690----T:  2690295 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2690295----T:  2692900 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690295----T:  2692900 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2692900----T:  2695505 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692900----T:  2695505 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2695505----T:  2698110 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2695505----T:  2698110 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2698110----T:  2700715 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698110----T:  2700715 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2700715----T:  2703320 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700715----T:  2703320 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2703320----T:  2705925 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703320----T:  2705925 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2705925----T:  2708530 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2705925----T:  2708530 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2708530----T:  2711135 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2708530----T:  2711135 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2711135----T:  2713740 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711135----T:  2713740 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2713740----T:  2716345 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713740----T:  2716345 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2716345----T:  2718950 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716345----T:  2718950 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2718950----T:  2721555 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2718950----T:  2721555 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2721555----T:  2724160 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2721555----T:  2724160 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2724160----T:  2726765 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724160----T:  2726765 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2726765----T:  2729370 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726765----T:  2729370 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2729370----T:  2731975 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729370----T:  2731975 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2731975----T:  2734580 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731975----T:  2734580 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2734580----T:  2737185 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734580----T:  2737185 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2737185----T:  2739790 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737185----T:  2739790 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2739790----T:  2742395 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739790----T:  2742395 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2742395----T:  2745000 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742395----T:  2745000 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2745000----T:  2747605 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2745000----T:  2747605 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2747605----T:  2750210 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747605----T:  2750210 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2750210----T:  2752815 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750210----T:  2752815 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2752815----T:  2755420 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752815----T:  2755420 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2755420----T:  2758025 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755420----T:  2758025 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2758025----T:  2760630 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2758025----T:  2760630 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2760630----T:  2763235 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760630----T:  2763235 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2763235----T:  2765840 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763235----T:  2765840 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2765840----T:  2768445 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765840----T:  2768445 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2768445----T:  2771050 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768445----T:  2771050 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2771050----T:  2773655 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2771050----T:  2773655 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2773655----T:  2776260 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773655----T:  2776260 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2776260----T:  2778865 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2776260----T:  2778865 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2778865----T:  2781470 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2778865----T:  2781470 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2781470----T:  2784075 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2781471----T:  2784076 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2784444----T:  2787049 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2784444----T:  2787049 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2787049----T:  2789654 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2787049----T:  2789654 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2789654----T:  2792259 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2789654----T:  2792259 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2792259----T:  2794864 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2792259----T:  2794864 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2794864----T:  2797469 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2794864----T:  2797469 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2797469----T:  2800074 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2797469----T:  2800074 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2800074----T:  2802679 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2800074----T:  2802679 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2802679----T:  2805284 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2802679----T:  2805284 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2805284----T:  2807889 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2805284----T:  2807889 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2807889----T:  2810494 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2807889----T:  2810494 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2810494----T:  2813099 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2810494----T:  2813099 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2813099----T:  2815704 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2813099----T:  2815704 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2815704----T:  2818309 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2815704----T:  2818309 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2818309----T:  2820914 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2818309----T:  2820914 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2820914----T:  2823519 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2820914----T:  2823519 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2823519----T:  2826124 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2823519----T:  2826124 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2826124----T:  2828729 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2826124----T:  2828729 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2828729----T:  2831334 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2828729----T:  2831334 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2831334----T:  2833939 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2831334----T:  2833939 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2833939----T:  2836544 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2833939----T:  2836544 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2836544----T:  2839149 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2836544----T:  2839149 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2839149----T:  2841754 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2839149----T:  2841754 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2841754----T:  2844359 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2841754----T:  2844359 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2844359----T:  2846964 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2844359----T:  2846964 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2846964----T:  2849569 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2846964----T:  2849569 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2849569----T:  2852174 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2849569----T:  2852174 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2852174----T:  2854779 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2852174----T:  2854779 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2854779----T:  2857384 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2854779----T:  2857384 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2857384----T:  2859989 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2857384----T:  2859989 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2859989----T:  2862594 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2859989----T:  2862594 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2862594----T:  2865199 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2862594----T:  2865199 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2865199----T:  2867804 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2865199----T:  2867804 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2867804----T:  2870409 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2867804----T:  2870409 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2870409----T:  2873014 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2870409----T:  2873014 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2873014----T:  2875619 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2873014----T:  2875619 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2875619----T:  2878224 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2875619----T:  2878224 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2878224----T:  2880829 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2878224----T:  2880829 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2880829----T:  2883434 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2880830----T:  2883435 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3111294----T:  3114189 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.954760)
F:  3114189----T:  3116724 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3116725----T:  3119260 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3341411----T:  3974964 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(427.787292)
F:  3341952----T:  3344557 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3341952----T:  3344557 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3344557----T:  3347162 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3344557----T:  3347162 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3347162----T:  3349767 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3347162----T:  3349767 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3349767----T:  3352372 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3349767----T:  3352372 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3352372----T:  3354977 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3352372----T:  3354977 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3354977----T:  3357582 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3354977----T:  3357582 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3357582----T:  3360187 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3357582----T:  3360187 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3360187----T:  3362792 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3360187----T:  3362792 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3362792----T:  3365397 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3362792----T:  3365397 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3365397----T:  3368002 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3365397----T:  3368002 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3368002----T:  3370607 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3368002----T:  3370607 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3370607----T:  3373212 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3370607----T:  3373212 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3373212----T:  3375817 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3373212----T:  3375817 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3375817----T:  3378422 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3375817----T:  3378422 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3378422----T:  3381027 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3378422----T:  3381027 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3381027----T:  3383632 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3381027----T:  3383632 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3383632----T:  3386237 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3383632----T:  3386237 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3386237----T:  3388842 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3386237----T:  3388842 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3388842----T:  3391447 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3388842----T:  3391447 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3391447----T:  3394052 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3391447----T:  3394052 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3394052----T:  3396657 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3394052----T:  3396657 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3396657----T:  3399262 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3396657----T:  3399262 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3399262----T:  3401867 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3399262----T:  3401867 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3401867----T:  3404472 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3401867----T:  3404472 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3404472----T:  3407077 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3404472----T:  3407077 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3407077----T:  3409682 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3407077----T:  3409682 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3409682----T:  3412287 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3409682----T:  3412287 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3412287----T:  3414892 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412287----T:  3414892 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3414892----T:  3417497 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3414892----T:  3417497 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3417497----T:  3420102 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417497----T:  3420102 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3420102----T:  3422707 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420102----T:  3422707 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3422707----T:  3425312 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3422707----T:  3425312 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3425312----T:  3427917 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425312----T:  3427917 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3427917----T:  3430522 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3427917----T:  3430522 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3430522----T:  3433127 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3430522----T:  3433127 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3433127----T:  3435732 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433127----T:  3435732 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3435732----T:  3438337 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3435732----T:  3438337 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3438337----T:  3440942 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438337----T:  3440942 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3440942----T:  3443547 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3440942----T:  3443547 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3443547----T:  3446152 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443547----T:  3446152 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3446152----T:  3448757 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3446152----T:  3448757 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3448757----T:  3451362 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3448757----T:  3451362 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3451362----T:  3453967 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3451362----T:  3453967 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3453967----T:  3456572 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3453967----T:  3456572 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3456572----T:  3459177 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3456572----T:  3459177 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3459177----T:  3461782 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3459177----T:  3461782 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3461782----T:  3464387 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3461782----T:  3464387 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3464387----T:  3466992 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3464387----T:  3466992 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3466992----T:  3469597 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3466992----T:  3469597 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3469597----T:  3472202 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3469597----T:  3472202 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3472202----T:  3474807 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3472202----T:  3474807 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3474807----T:  3477412 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3474807----T:  3477412 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3477412----T:  3480017 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3477412----T:  3480017 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3480017----T:  3482622 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3480017----T:  3482622 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3482622----T:  3485227 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3482622----T:  3485227 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3485227----T:  3487832 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3485227----T:  3487832 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3487832----T:  3490437 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3487832----T:  3490437 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3490437----T:  3493042 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3490437----T:  3493042 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3493042----T:  3495647 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3493042----T:  3495647 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3495647----T:  3498252 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3495647----T:  3498252 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3498252----T:  3500857 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3498252----T:  3500857 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3500857----T:  3503462 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3500857----T:  3503462 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3503462----T:  3506067 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3503462----T:  3506067 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3506067----T:  3508672 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3506067----T:  3508672 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3508672----T:  3511277 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3508672----T:  3511277 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3511277----T:  3513882 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3511277----T:  3513882 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3513882----T:  3516487 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3513882----T:  3516487 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3516487----T:  3519092 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3516487----T:  3519092 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3519092----T:  3521697 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519092----T:  3521697 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3521697----T:  3524302 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3521697----T:  3524302 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3524302----T:  3526907 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524302----T:  3526907 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3526907----T:  3529512 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3526907----T:  3529512 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3529512----T:  3532117 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3529512----T:  3532117 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3532117----T:  3534722 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3532117----T:  3534722 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3534722----T:  3537327 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3534722----T:  3537327 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3537327----T:  3539932 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537327----T:  3539932 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3539932----T:  3542537 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3539932----T:  3542537 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3542537----T:  3545142 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3542537----T:  3545142 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3545142----T:  3547747 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3545142----T:  3547747 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3547747----T:  3550352 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3547747----T:  3550352 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3550352----T:  3552957 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3550352----T:  3552957 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3552957----T:  3555562 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3552957----T:  3555562 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3555562----T:  3558167 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3555562----T:  3558167 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3558167----T:  3560772 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3558167----T:  3560772 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3560772----T:  3563377 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3560772----T:  3563377 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3563377----T:  3565982 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3563377----T:  3565982 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3565982----T:  3568587 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3565982----T:  3568587 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3568587----T:  3571192 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3568587----T:  3571192 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3571192----T:  3573797 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3571192----T:  3573797 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3573797----T:  3576402 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3573797----T:  3576402 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3576402----T:  3579007 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3576402----T:  3579007 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3579007----T:  3581612 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579007----T:  3581612 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3581612----T:  3584217 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3581612----T:  3584217 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3584217----T:  3586822 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3584217----T:  3586822 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3586822----T:  3589427 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3586822----T:  3589427 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3589427----T:  3592032 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3589427----T:  3592032 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3592032----T:  3594637 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592032----T:  3594637 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3594637----T:  3597242 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3594637----T:  3597242 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3597242----T:  3599847 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3597242----T:  3599847 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3599847----T:  3602452 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3599847----T:  3602452 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3602452----T:  3605057 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3602452----T:  3605057 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3605057----T:  3607662 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3605057----T:  3607662 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3607662----T:  3610267 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3607662----T:  3610267 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3610267----T:  3612872 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3610267----T:  3612872 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3612872----T:  3615477 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3612872----T:  3615477 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3615477----T:  3618082 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3615477----T:  3618082 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3618082----T:  3620687 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3618082----T:  3620687 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3620687----T:  3623292 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3620687----T:  3623292 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3623292----T:  3625897 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3623292----T:  3625897 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3625897----T:  3628502 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3625897----T:  3628502 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3628502----T:  3631107 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3628502----T:  3631107 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3631107----T:  3633712 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3631107----T:  3633712 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3633712----T:  3636317 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3633712----T:  3636317 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3636317----T:  3638922 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3636317----T:  3638922 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3638922----T:  3641527 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3638922----T:  3641527 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3641527----T:  3644132 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3641527----T:  3644132 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3644132----T:  3646737 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3644132----T:  3646737 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3646737----T:  3649342 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3646737----T:  3649342 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3649342----T:  3651947 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3649342----T:  3651947 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3651947----T:  3654552 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3651947----T:  3654552 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3654552----T:  3657157 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3654552----T:  3657157 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3657157----T:  3659762 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3657157----T:  3659762 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3659762----T:  3662367 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3659762----T:  3662367 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3662367----T:  3664972 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3662367----T:  3664972 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3664972----T:  3667577 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3664972----T:  3667577 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3667577----T:  3670182 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3667577----T:  3670182 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3670182----T:  3672787 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3670182----T:  3672787 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3672787----T:  3675392 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3672787----T:  3675392 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3675392----T:  3677997 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3675392----T:  3677997 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3677997----T:  3680602 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3677997----T:  3680602 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3680602----T:  3683207 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3680602----T:  3683207 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3683207----T:  3685812 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3683207----T:  3685812 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3685812----T:  3688417 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3685812----T:  3688417 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3688417----T:  3691022 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3688417----T:  3691022 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3691022----T:  3693627 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3691022----T:  3693627 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3693627----T:  3696232 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3693627----T:  3696232 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3696232----T:  3698837 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3696232----T:  3698837 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3698837----T:  3701442 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3698837----T:  3701442 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3701442----T:  3704047 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3701442----T:  3704047 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3704047----T:  3706652 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3704047----T:  3706652 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3706652----T:  3709257 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3706652----T:  3709257 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3709257----T:  3711862 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3709257----T:  3711862 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3711862----T:  3714467 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3711862----T:  3714467 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3714467----T:  3717072 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3714467----T:  3717072 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3717072----T:  3719677 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3717072----T:  3719677 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3719677----T:  3722282 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3719677----T:  3722282 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3722282----T:  3724887 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3722282----T:  3724887 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3724887----T:  3727492 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3724887----T:  3727492 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3727492----T:  3730097 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3727492----T:  3730097 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3730097----T:  3732702 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3730097----T:  3732702 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3732702----T:  3735307 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3732702----T:  3735307 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3735307----T:  3737912 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3735307----T:  3737912 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3737912----T:  3740517 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3737912----T:  3740517 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3740517----T:  3743122 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3740517----T:  3743122 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3743122----T:  3745727 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3743122----T:  3745727 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3745727----T:  3748332 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3745727----T:  3748332 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3748332----T:  3750937 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3748332----T:  3750937 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3750937----T:  3753542 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3750937----T:  3753542 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3753542----T:  3756147 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3753542----T:  3756147 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3756147----T:  3758752 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3756147----T:  3758752 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3758752----T:  3761357 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3758752----T:  3761357 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3761357----T:  3763962 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3761357----T:  3763962 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3763962----T:  3766567 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3763962----T:  3766567 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3766567----T:  3769172 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3766567----T:  3769172 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3769172----T:  3771777 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3769172----T:  3771777 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3771777----T:  3774382 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3771777----T:  3774382 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3774382----T:  3776987 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3774382----T:  3776987 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3776987----T:  3779592 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3776987----T:  3779592 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3779592----T:  3782197 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3779592----T:  3782197 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3782197----T:  3784802 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3782197----T:  3784802 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3784802----T:  3787407 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3784802----T:  3787407 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3787407----T:  3790012 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3787407----T:  3790012 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3790012----T:  3792617 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3790012----T:  3792617 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3792617----T:  3795222 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3792617----T:  3795222 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3795222----T:  3797827 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3795223----T:  3797828 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3798020----T:  3800625 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3798020----T:  3800625 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3800625----T:  3803230 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3800626----T:  3803231 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3803230----T:  3805835 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3803231----T:  3805836 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3805835----T:  3808440 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3805836----T:  3808441 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3808440----T:  3811045 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3808441----T:  3811046 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3811045----T:  3813650 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3811046----T:  3813651 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3813650----T:  3816255 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3813651----T:  3816256 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3816255----T:  3818860 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3816256----T:  3818861 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3818860----T:  3821465 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3818861----T:  3821466 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3821465----T:  3824070 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3821466----T:  3824071 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3824070----T:  3826675 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3824071----T:  3826676 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3826675----T:  3829280 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3826676----T:  3829281 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3829280----T:  3831885 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3829281----T:  3831886 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3831885----T:  3834490 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3831886----T:  3834491 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3834490----T:  3837095 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3834491----T:  3837096 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3837095----T:  3839700 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3837096----T:  3839701 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3839700----T:  3842305 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3839701----T:  3842306 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3842305----T:  3844910 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3842306----T:  3844911 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3844910----T:  3847515 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3844911----T:  3847516 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3847515----T:  3850120 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3847516----T:  3850121 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3850120----T:  3852725 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3850121----T:  3852726 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3852725----T:  3855330 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3852726----T:  3855331 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3855330----T:  3857935 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3855331----T:  3857936 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3857935----T:  3860540 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3857936----T:  3860541 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3860540----T:  3863145 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3860541----T:  3863146 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3863145----T:  3865750 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3863146----T:  3865751 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3865750----T:  3868355 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3865751----T:  3868356 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3868355----T:  3870960 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3868356----T:  3870961 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3870960----T:  3873565 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3870961----T:  3873566 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3873565----T:  3876170 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3873566----T:  3876171 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3876170----T:  3878775 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3876171----T:  3878776 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3878775----T:  3881380 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3878776----T:  3881381 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3881380----T:  3883985 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3881381----T:  3883986 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3883985----T:  3886590 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3883986----T:  3886591 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3886590----T:  3889195 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3886591----T:  3889196 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3889195----T:  3891800 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3889196----T:  3891801 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3891800----T:  3894405 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3891801----T:  3894406 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3894405----T:  3897010 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3894406----T:  3897011 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3897010----T:  3899615 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3897011----T:  3899616 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3899615----T:  3902220 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3899616----T:  3902221 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3902220----T:  3904825 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3902221----T:  3904826 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3904825----T:  3907430 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3904826----T:  3907431 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3907430----T:  3910035 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3907431----T:  3910036 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3910035----T:  3912640 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3910036----T:  3912641 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3912640----T:  3915245 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3912641----T:  3915246 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3915245----T:  3917850 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3915246----T:  3917851 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3917850----T:  3920455 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3917851----T:  3920456 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3920455----T:  3923060 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3920456----T:  3923061 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3923060----T:  3925665 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3923061----T:  3925666 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3925665----T:  3928270 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3925666----T:  3928271 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3928270----T:  3930875 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3928271----T:  3930876 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3930875----T:  3933480 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3930876----T:  3933481 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3933480----T:  3936085 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3933481----T:  3936086 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3936085----T:  3938690 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3936086----T:  3938691 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3938690----T:  3941295 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3938691----T:  3941296 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3941295----T:  3943900 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3941296----T:  3943901 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3943900----T:  3946505 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3943901----T:  3946506 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3946505----T:  3949110 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3946506----T:  3949111 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3949110----T:  3951715 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3949111----T:  3951716 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3951715----T:  3954320 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3951716----T:  3954321 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3954320----T:  3956925 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3954321----T:  3956926 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3956925----T:  3959530 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3956926----T:  3959531 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3959530----T:  3962135 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3959531----T:  3962136 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3962135----T:  3964740 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3962136----T:  3964741 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3964740----T:  3967345 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3964741----T:  3967346 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3967345----T:  3969950 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3967347----T:  3969952 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4197114----T:  4235057 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(25.619852)
F:  4197733----T:  4200338 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4197733----T:  4200338 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4200338----T:  4202943 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4200338----T:  4202943 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4202943----T:  4205548 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4202943----T:  4205548 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4205548----T:  4208153 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4205548----T:  4208153 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4208153----T:  4210758 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4208153----T:  4210758 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4210758----T:  4213363 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4210758----T:  4213363 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4213363----T:  4215968 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4213363----T:  4215968 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4215968----T:  4218573 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4215968----T:  4218573 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4218573----T:  4221178 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4218573----T:  4221178 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4221178----T:  4223783 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4221178----T:  4223783 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4223783----T:  4226388 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4223783----T:  4226388 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4226388----T:  4228993 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4226388----T:  4228993 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4228993----T:  4231598 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4228993----T:  4231598 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4231598----T:  4234203 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4231599----T:  4234204 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4235057----T:  4237592 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4237593----T:  4240128 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4462279----T:  4920597 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(309.465240)
F:  4462985----T:  4465590 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4462985----T:  4465590 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4465590----T:  4468195 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4465590----T:  4468195 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4468195----T:  4470800 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4468195----T:  4470800 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4470800----T:  4473405 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4470800----T:  4473405 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4473405----T:  4476010 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4473405----T:  4476010 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4476010----T:  4478615 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4476010----T:  4478615 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4478615----T:  4481220 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4478615----T:  4481220 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4481220----T:  4483825 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4481220----T:  4483825 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4483825----T:  4486430 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4483825----T:  4486430 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4486430----T:  4489035 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4486430----T:  4489035 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4489035----T:  4491640 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4489035----T:  4491640 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4491640----T:  4494245 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4491640----T:  4494245 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4494245----T:  4496850 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4494245----T:  4496850 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4496850----T:  4499455 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4496850----T:  4499455 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4499455----T:  4502060 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4499455----T:  4502060 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4502060----T:  4504665 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4502060----T:  4504665 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4504665----T:  4507270 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4504665----T:  4507270 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4507270----T:  4509875 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4507270----T:  4509875 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4509875----T:  4512480 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4509875----T:  4512480 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4512480----T:  4515085 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4512480----T:  4515085 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4515085----T:  4517690 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4515085----T:  4517690 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4517690----T:  4520295 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4517690----T:  4520295 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4520295----T:  4522900 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4520295----T:  4522900 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4522900----T:  4525505 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4522900----T:  4525505 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4525505----T:  4528110 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4525505----T:  4528110 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4528110----T:  4530715 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4528110----T:  4530715 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4530715----T:  4533320 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4530715----T:  4533320 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4533320----T:  4535925 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4533320----T:  4535925 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4535925----T:  4538530 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4535925----T:  4538530 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4538530----T:  4541135 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4538530----T:  4541135 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4541135----T:  4543740 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4541135----T:  4543740 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4543740----T:  4546345 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4543740----T:  4546345 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4546345----T:  4548950 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4546345----T:  4548950 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4548950----T:  4551555 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4548950----T:  4551555 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4551555----T:  4554160 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4551555----T:  4554160 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4554160----T:  4556765 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4554160----T:  4556765 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4556765----T:  4559370 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4556765----T:  4559370 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4559370----T:  4561975 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4559370----T:  4561975 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4561975----T:  4564580 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4561975----T:  4564580 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4564580----T:  4567185 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4564580----T:  4567185 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4567185----T:  4569790 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4567185----T:  4569790 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4569790----T:  4572395 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4569790----T:  4572395 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4572395----T:  4575000 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4572395----T:  4575000 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4575000----T:  4577605 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4575000----T:  4577605 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4577605----T:  4580210 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4577605----T:  4580210 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4580210----T:  4582815 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4580210----T:  4582815 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4582815----T:  4585420 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4582815----T:  4585420 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4585420----T:  4588025 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4585420----T:  4588025 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4588025----T:  4590630 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4588025----T:  4590630 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4590630----T:  4593235 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4590630----T:  4593235 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4593235----T:  4595840 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4593235----T:  4595840 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4595840----T:  4598445 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4595840----T:  4598445 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4598445----T:  4601050 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4598445----T:  4601050 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4601050----T:  4603655 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4601050----T:  4603655 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4603655----T:  4606260 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4603655----T:  4606260 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4606260----T:  4608865 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4606260----T:  4608865 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4608865----T:  4611470 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4608865----T:  4611470 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4611470----T:  4614075 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4611470----T:  4614075 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4614075----T:  4616680 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4614075----T:  4616680 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4616680----T:  4619285 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4616680----T:  4619285 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4619285----T:  4621890 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4619285----T:  4621890 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4621890----T:  4624495 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4621890----T:  4624495 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4624495----T:  4627100 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4624495----T:  4627100 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4627100----T:  4629705 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4627100----T:  4629705 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4629705----T:  4632310 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4629705----T:  4632310 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4632310----T:  4634915 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4632310----T:  4634915 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4634915----T:  4637520 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4634915----T:  4637520 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4637520----T:  4640125 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4637520----T:  4640125 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4640125----T:  4642730 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4640125----T:  4642730 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4642730----T:  4645335 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4642730----T:  4645335 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4645335----T:  4647940 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4645335----T:  4647940 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4647940----T:  4650545 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4647940----T:  4650545 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4650545----T:  4653150 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4650545----T:  4653150 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4653150----T:  4655755 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4653150----T:  4655755 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4655755----T:  4658360 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4655755----T:  4658360 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4658360----T:  4660965 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4658360----T:  4660965 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4660965----T:  4663570 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4660965----T:  4663570 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4663570----T:  4666175 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4663570----T:  4666175 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4666175----T:  4668780 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4666175----T:  4668780 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4668780----T:  4671385 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4668780----T:  4671385 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4671385----T:  4673990 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4671385----T:  4673990 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4673990----T:  4676595 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4673990----T:  4676595 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4676595----T:  4679200 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4676595----T:  4679200 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4679200----T:  4681805 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4679200----T:  4681805 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4681805----T:  4684410 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4681805----T:  4684410 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4684410----T:  4687015 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4684410----T:  4687015 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4687015----T:  4689620 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4687015----T:  4689620 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4689620----T:  4692225 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4689620----T:  4692225 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4692225----T:  4694830 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4692225----T:  4694830 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4694830----T:  4697435 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4694830----T:  4697435 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4697435----T:  4700040 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4697435----T:  4700040 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4700040----T:  4702645 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4700040----T:  4702645 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4702645----T:  4705250 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4702645----T:  4705250 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4705250----T:  4707855 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4705250----T:  4707855 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4707855----T:  4710460 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4707855----T:  4710460 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4710460----T:  4713065 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4710460----T:  4713065 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4713065----T:  4715670 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4713065----T:  4715670 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4715670----T:  4718275 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4715670----T:  4718275 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4718275----T:  4720880 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4718275----T:  4720880 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4720880----T:  4723485 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4720880----T:  4723485 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4723485----T:  4726090 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4723485----T:  4726090 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4726090----T:  4728695 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4726090----T:  4728695 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4728695----T:  4731300 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4728695----T:  4731300 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4731300----T:  4733905 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4731300----T:  4733905 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4733905----T:  4736510 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4733905----T:  4736510 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4736510----T:  4739115 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4736510----T:  4739115 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4739115----T:  4741720 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4739116----T:  4741721 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4741913----T:  4744518 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4741913----T:  4744518 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4744518----T:  4747123 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4744519----T:  4747124 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4747123----T:  4749728 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4747124----T:  4749729 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4749728----T:  4752333 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4749729----T:  4752334 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4752333----T:  4754938 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4752334----T:  4754939 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4754938----T:  4757543 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4754939----T:  4757544 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4757543----T:  4760148 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4757544----T:  4760149 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4760148----T:  4762753 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4760149----T:  4762754 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4762753----T:  4765358 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4762754----T:  4765359 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4765358----T:  4767963 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4765359----T:  4767964 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4767963----T:  4770568 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4767964----T:  4770569 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4770568----T:  4773173 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4770569----T:  4773174 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4773173----T:  4775778 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4773174----T:  4775779 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4775778----T:  4778383 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4775779----T:  4778384 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4778383----T:  4780988 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4778384----T:  4780989 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4780988----T:  4783593 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4780989----T:  4783594 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4783593----T:  4786198 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4783594----T:  4786199 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4786198----T:  4788803 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4786199----T:  4788804 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4788803----T:  4791408 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4788804----T:  4791409 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4791408----T:  4794013 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4791409----T:  4794014 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4794013----T:  4796618 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4794014----T:  4796619 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4796618----T:  4799223 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4796619----T:  4799224 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4799223----T:  4801828 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4799224----T:  4801829 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4801828----T:  4804433 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4801829----T:  4804434 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4804433----T:  4807038 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4804434----T:  4807039 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4807038----T:  4809643 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4807039----T:  4809644 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4809643----T:  4812248 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4809644----T:  4812249 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4812248----T:  4814853 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4812249----T:  4814854 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4814853----T:  4817458 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4814854----T:  4817459 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4817458----T:  4820063 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4817459----T:  4820064 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4820063----T:  4822668 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4820064----T:  4822669 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4822668----T:  4825273 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4822669----T:  4825274 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4825273----T:  4827878 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4825274----T:  4827879 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4827878----T:  4830483 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4827879----T:  4830484 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4830483----T:  4833088 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4830484----T:  4833089 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4833088----T:  4835693 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4833089----T:  4835694 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4835693----T:  4838298 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4835694----T:  4838299 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4838298----T:  4840903 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4838299----T:  4840904 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4840903----T:  4843508 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4840904----T:  4843509 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4843508----T:  4846113 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4843509----T:  4846114 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4846113----T:  4848718 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4846114----T:  4848719 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4848718----T:  4851323 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4848719----T:  4851324 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4851323----T:  4853928 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4851324----T:  4853929 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4853928----T:  4856533 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4853929----T:  4856534 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4856533----T:  4859138 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4856534----T:  4859139 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4859138----T:  4861743 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4859139----T:  4861744 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4861743----T:  4864348 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4861744----T:  4864349 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4864348----T:  4866953 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4864349----T:  4866954 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4866953----T:  4869558 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4866954----T:  4869559 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4869558----T:  4872163 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4869559----T:  4872164 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4872163----T:  4874768 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4872164----T:  4874769 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4874768----T:  4877373 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4874769----T:  4877374 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4877373----T:  4879978 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4877374----T:  4879979 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4879978----T:  4882583 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4879979----T:  4882584 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4882583----T:  4885188 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4882584----T:  4885189 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4885188----T:  4887793 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4885189----T:  4887794 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4887793----T:  4890398 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4887794----T:  4890399 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4890398----T:  4893003 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4890399----T:  4893004 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4893003----T:  4895608 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4893004----T:  4895609 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4895608----T:  4898213 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4895609----T:  4898214 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4898213----T:  4900818 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4898214----T:  4900819 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4900818----T:  4903423 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4900819----T:  4903424 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4903423----T:  4906028 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4903424----T:  4906029 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4906028----T:  4908633 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4906029----T:  4908634 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4908633----T:  4911238 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4908635----T:  4911240 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5142747----T:  5180689 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(25.619177)
F:  5143359----T:  5145964 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5143359----T:  5145964 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5145964----T:  5148569 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5145964----T:  5148569 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5148569----T:  5151174 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5148569----T:  5151174 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5151174----T:  5153779 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5151174----T:  5153779 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5153779----T:  5156384 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5153779----T:  5156384 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5156384----T:  5158989 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5156384----T:  5158989 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5158989----T:  5161594 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5158989----T:  5161594 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5161594----T:  5164199 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5161594----T:  5164199 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5164199----T:  5166804 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5164199----T:  5166804 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5166804----T:  5169409 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5166804----T:  5169409 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5169409----T:  5172014 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5169409----T:  5172014 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5172014----T:  5174619 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5172014----T:  5174619 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5174619----T:  5177224 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5174619----T:  5177224 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5177224----T:  5179829 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5177225----T:  5179830 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5180689----T:  5183224 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5183225----T:  5185760 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5407911----T:  5871028 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(312.705597)
F:  5408518----T:  5411123 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5408518----T:  5411123 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5411123----T:  5413728 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5411123----T:  5413728 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5413728----T:  5416333 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5413728----T:  5416333 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5416333----T:  5418938 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5416333----T:  5418938 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5418938----T:  5421543 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5418938----T:  5421543 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5421543----T:  5424148 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5421543----T:  5424148 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5424148----T:  5426753 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5424148----T:  5426753 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5426753----T:  5429358 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5426753----T:  5429358 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5429358----T:  5431963 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5429358----T:  5431963 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5431963----T:  5434568 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5431963----T:  5434568 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5434568----T:  5437173 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5434568----T:  5437173 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5437173----T:  5439778 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5437173----T:  5439778 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5439778----T:  5442383 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5439778----T:  5442383 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5442383----T:  5444988 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5442383----T:  5444988 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5444988----T:  5447593 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5444988----T:  5447593 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5447593----T:  5450198 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5447593----T:  5450198 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5450198----T:  5452803 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5450198----T:  5452803 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5452803----T:  5455408 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5452803----T:  5455408 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5455408----T:  5458013 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5455408----T:  5458013 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5458013----T:  5460618 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5458013----T:  5460618 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5460618----T:  5463223 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5460618----T:  5463223 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5463223----T:  5465828 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5463223----T:  5465828 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5465828----T:  5468433 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5465828----T:  5468433 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5468433----T:  5471038 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5468433----T:  5471038 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5471038----T:  5473643 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5471038----T:  5473643 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5473643----T:  5476248 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5473643----T:  5476248 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5476248----T:  5478853 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5476248----T:  5478853 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5478853----T:  5481458 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5478853----T:  5481458 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5481458----T:  5484063 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5481458----T:  5484063 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5484063----T:  5486668 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5484063----T:  5486668 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5486668----T:  5489273 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5486668----T:  5489273 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5489273----T:  5491878 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5489273----T:  5491878 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5491878----T:  5494483 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5491878----T:  5494483 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5494483----T:  5497088 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5494483----T:  5497088 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5497088----T:  5499693 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5497088----T:  5499693 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5499693----T:  5502298 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5499693----T:  5502298 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5502298----T:  5504903 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5502298----T:  5504903 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5504903----T:  5507508 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5504903----T:  5507508 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5507508----T:  5510113 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5507508----T:  5510113 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5510113----T:  5512718 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5510113----T:  5512718 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5512718----T:  5515323 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5512718----T:  5515323 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5515323----T:  5517928 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5515323----T:  5517928 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5517928----T:  5520533 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5517928----T:  5520533 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5520533----T:  5523138 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5520533----T:  5523138 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5523138----T:  5525743 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5523138----T:  5525743 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5525743----T:  5528348 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5525743----T:  5528348 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5528348----T:  5530953 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5528348----T:  5530953 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5530953----T:  5533558 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5530953----T:  5533558 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5533558----T:  5536163 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5533558----T:  5536163 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5536163----T:  5538768 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5536163----T:  5538768 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5538768----T:  5541373 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5538768----T:  5541373 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5541373----T:  5543978 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5541373----T:  5543978 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5543978----T:  5546583 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5543978----T:  5546583 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5546583----T:  5549188 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5546583----T:  5549188 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5549188----T:  5551793 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5549188----T:  5551793 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5551793----T:  5554398 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5551793----T:  5554398 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5554398----T:  5557003 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5554398----T:  5557003 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5557003----T:  5559608 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5557003----T:  5559608 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5559608----T:  5562213 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5559608----T:  5562213 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5562213----T:  5564818 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5562213----T:  5564818 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5564818----T:  5567423 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5564818----T:  5567423 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5567423----T:  5570028 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567423----T:  5570028 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5570028----T:  5572633 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5570028----T:  5572633 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5572633----T:  5575238 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5572633----T:  5575238 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5575238----T:  5577843 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5575238----T:  5577843 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5577843----T:  5580448 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5577843----T:  5580448 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5580448----T:  5583053 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5580448----T:  5583053 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5583053----T:  5585658 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5583053----T:  5585658 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5585658----T:  5588263 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5585658----T:  5588263 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5588263----T:  5590868 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5588263----T:  5590868 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5590868----T:  5593473 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5590868----T:  5593473 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5593473----T:  5596078 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5593473----T:  5596078 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5596078----T:  5598683 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5596078----T:  5598683 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5598683----T:  5601288 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5598683----T:  5601288 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5601288----T:  5603893 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5601288----T:  5603893 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5603893----T:  5606498 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5603893----T:  5606498 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5606498----T:  5609103 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5606498----T:  5609103 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5609103----T:  5611708 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5609103----T:  5611708 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5611708----T:  5614313 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5611708----T:  5614313 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5614313----T:  5616918 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5614313----T:  5616918 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5616918----T:  5619523 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5616918----T:  5619523 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5619523----T:  5622128 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5619523----T:  5622128 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5622128----T:  5624733 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5622128----T:  5624733 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5624733----T:  5627338 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5624733----T:  5627338 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5627338----T:  5629943 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5627338----T:  5629943 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5629943----T:  5632548 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5629943----T:  5632548 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5632548----T:  5635153 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632548----T:  5635153 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5635153----T:  5637758 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5635153----T:  5637758 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5637758----T:  5640363 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5637758----T:  5640363 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5640363----T:  5642968 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5640363----T:  5642968 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5642968----T:  5645573 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5642968----T:  5645573 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5645573----T:  5648178 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5645573----T:  5648178 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5648178----T:  5650783 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5648178----T:  5650783 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5650783----T:  5653388 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5650783----T:  5653388 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5653388----T:  5655993 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653388----T:  5655993 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5655993----T:  5658598 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5655993----T:  5658598 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5658598----T:  5661203 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5658598----T:  5661203 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5661203----T:  5663808 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5661203----T:  5663808 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5663808----T:  5666413 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5663808----T:  5666413 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5666413----T:  5669018 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5666413----T:  5669018 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5669018----T:  5671623 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5669018----T:  5671623 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5671623----T:  5674228 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5671623----T:  5674228 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5674228----T:  5676833 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5674228----T:  5676833 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5676833----T:  5679438 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5676833----T:  5679438 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5679438----T:  5682043 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5679438----T:  5682043 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5682043----T:  5684648 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5682043----T:  5684648 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5684648----T:  5687253 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5684648----T:  5687253 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5687253----T:  5689858 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5687253----T:  5689858 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5689858----T:  5692463 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5689859----T:  5692464 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5692656----T:  5695261 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5692656----T:  5695261 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5695261----T:  5697866 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5695262----T:  5697867 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5697866----T:  5700471 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5697867----T:  5700472 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5700471----T:  5703076 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5700472----T:  5703077 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5703076----T:  5705681 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5703077----T:  5705682 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5705681----T:  5708286 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5705682----T:  5708287 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5708286----T:  5710891 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5708287----T:  5710892 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5710891----T:  5713496 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5710892----T:  5713497 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5713496----T:  5716101 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5713497----T:  5716102 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5716101----T:  5718706 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5716102----T:  5718707 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5718706----T:  5721311 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5718707----T:  5721312 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5721311----T:  5723916 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5721312----T:  5723917 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5723916----T:  5726521 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5723917----T:  5726522 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5726521----T:  5729126 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5726522----T:  5729127 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5729126----T:  5731731 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5729127----T:  5731732 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5731731----T:  5734336 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5731732----T:  5734337 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5734336----T:  5736941 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5734337----T:  5736942 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5736941----T:  5739546 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5736942----T:  5739547 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5739546----T:  5742151 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5739547----T:  5742152 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5742151----T:  5744756 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5742152----T:  5744757 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5744756----T:  5747361 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5744757----T:  5747362 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5747361----T:  5749966 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5747362----T:  5749967 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5749966----T:  5752571 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5749967----T:  5752572 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5752571----T:  5755176 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5752572----T:  5755177 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5755176----T:  5757781 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5755177----T:  5757782 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5757781----T:  5760386 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5757782----T:  5760387 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5760386----T:  5762991 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5760387----T:  5762992 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5762991----T:  5765596 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5762992----T:  5765597 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5765596----T:  5768201 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5765597----T:  5768202 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5768201----T:  5770806 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5768202----T:  5770807 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5770806----T:  5773411 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5770807----T:  5773412 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5773411----T:  5776016 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5773412----T:  5776017 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5776016----T:  5778621 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5776017----T:  5778622 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5778621----T:  5781226 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5778622----T:  5781227 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5781226----T:  5783831 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5781227----T:  5783832 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5783831----T:  5786436 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5783832----T:  5786437 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5786436----T:  5789041 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5786437----T:  5789042 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5789041----T:  5791646 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5789042----T:  5791647 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5791646----T:  5794251 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5791647----T:  5794252 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5794251----T:  5796856 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5794252----T:  5796857 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5796856----T:  5799461 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5796857----T:  5799462 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5799461----T:  5802066 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5799462----T:  5802067 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5802066----T:  5804671 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5802067----T:  5804672 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5804671----T:  5807276 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5804672----T:  5807277 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5807276----T:  5809881 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5807277----T:  5809882 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5809881----T:  5812486 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5809882----T:  5812487 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5812486----T:  5815091 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5812487----T:  5815092 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5815091----T:  5817696 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5815092----T:  5817697 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5817696----T:  5820301 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5817697----T:  5820302 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5820301----T:  5822906 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5820302----T:  5822907 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5822906----T:  5825511 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5822907----T:  5825512 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5825511----T:  5828116 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5825512----T:  5828117 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5828116----T:  5830721 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5828117----T:  5830722 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5830721----T:  5833326 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5830722----T:  5833327 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5833326----T:  5835931 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5833327----T:  5835932 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5835931----T:  5838536 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5835932----T:  5838537 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5838536----T:  5841141 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5838537----T:  5841142 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5841141----T:  5843746 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5841142----T:  5843747 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5843746----T:  5846351 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5843747----T:  5846352 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5846351----T:  5848956 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5846352----T:  5848957 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5848956----T:  5851561 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5848957----T:  5851562 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5851561----T:  5854166 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5851562----T:  5854167 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5854166----T:  5856771 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5854167----T:  5856772 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5856771----T:  5859376 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5856772----T:  5859377 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5859376----T:  5861981 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5859378----T:  5861983 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6093178----T:  6131121 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(25.619852)
F:  6093790----T:  6096395 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6093790----T:  6096395 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6096395----T:  6099000 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6096395----T:  6099000 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6099000----T:  6101605 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6099000----T:  6101605 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6101605----T:  6104210 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6101605----T:  6104210 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6104210----T:  6106815 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6104210----T:  6106815 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6106815----T:  6109420 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6106815----T:  6109420 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6109420----T:  6112025 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6109420----T:  6112025 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6112025----T:  6114630 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6112025----T:  6114630 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6114630----T:  6117235 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6114630----T:  6117235 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6117235----T:  6119840 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6117235----T:  6119840 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6119840----T:  6122445 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6119840----T:  6122445 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6122445----T:  6125050 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6122445----T:  6125050 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6125050----T:  6127655 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6125050----T:  6127655 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6127655----T:  6130260 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6127656----T:  6130261 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6131121----T:  6133656 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6133657----T:  6136192 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6358343----T:  6797977 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(296.849426)
F:  6358943----T:  6361548 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6358943----T:  6361548 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6361548----T:  6364153 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6361548----T:  6364153 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6364153----T:  6366758 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6364153----T:  6366758 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6366758----T:  6369363 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6366758----T:  6369363 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6369363----T:  6371968 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6369363----T:  6371968 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6371968----T:  6374573 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6371968----T:  6374573 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6374573----T:  6377178 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6374573----T:  6377178 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6377178----T:  6379783 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6377178----T:  6379783 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6379783----T:  6382388 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6379783----T:  6382388 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6382388----T:  6384993 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6382388----T:  6384993 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6384993----T:  6387598 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6384993----T:  6387598 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6387598----T:  6390203 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6387598----T:  6390203 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6390203----T:  6392808 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6390203----T:  6392808 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6392808----T:  6395413 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6392808----T:  6395413 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6395413----T:  6398018 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6395413----T:  6398018 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6398018----T:  6400623 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6398018----T:  6400623 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6400623----T:  6403228 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6400623----T:  6403228 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6403228----T:  6405833 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6403228----T:  6405833 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6405833----T:  6408438 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6405833----T:  6408438 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6408438----T:  6411043 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6408438----T:  6411043 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6411043----T:  6413648 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6411043----T:  6413648 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6413648----T:  6416253 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6413648----T:  6416253 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6416253----T:  6418858 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6416253----T:  6418858 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6418858----T:  6421463 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6418858----T:  6421463 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6421463----T:  6424068 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6421463----T:  6424068 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6424068----T:  6426673 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6424068----T:  6426673 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6426673----T:  6429278 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6426673----T:  6429278 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6429278----T:  6431883 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6429278----T:  6431883 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6431883----T:  6434488 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6431883----T:  6434488 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6434488----T:  6437093 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6434488----T:  6437093 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6437093----T:  6439698 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6437093----T:  6439698 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6439698----T:  6442303 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6439698----T:  6442303 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6442303----T:  6444908 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6442303----T:  6444908 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6444908----T:  6447513 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6444908----T:  6447513 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6447513----T:  6450118 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6447513----T:  6450118 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6450118----T:  6452723 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6450118----T:  6452723 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6452723----T:  6455328 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6452723----T:  6455328 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6455328----T:  6457933 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6455328----T:  6457933 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6457933----T:  6460538 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6457933----T:  6460538 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6460538----T:  6463143 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6460538----T:  6463143 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6463143----T:  6465748 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6463143----T:  6465748 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6465748----T:  6468353 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6465748----T:  6468353 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6468353----T:  6470958 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6468353----T:  6470958 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6470958----T:  6473563 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6470958----T:  6473563 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6473563----T:  6476168 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6473563----T:  6476168 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6476168----T:  6478773 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6476168----T:  6478773 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6478773----T:  6481378 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6478773----T:  6481378 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6481378----T:  6483983 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6481378----T:  6483983 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6483983----T:  6486588 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6483983----T:  6486588 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6486588----T:  6489193 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6486588----T:  6489193 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6489193----T:  6491798 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6489193----T:  6491798 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6491798----T:  6494403 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6491798----T:  6494403 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6494403----T:  6497008 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6494403----T:  6497008 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6497008----T:  6499613 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6497008----T:  6499613 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6499613----T:  6502218 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6499613----T:  6502218 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6502218----T:  6504823 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6502218----T:  6504823 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6504823----T:  6507428 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6504823----T:  6507428 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6507428----T:  6510033 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6507428----T:  6510033 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6510033----T:  6512638 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6510033----T:  6512638 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6512638----T:  6515243 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6512638----T:  6515243 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6515243----T:  6517848 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6515243----T:  6517848 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6517848----T:  6520453 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6517848----T:  6520453 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6520453----T:  6523058 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6520453----T:  6523058 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6523058----T:  6525663 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6523058----T:  6525663 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6525663----T:  6528268 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6525663----T:  6528268 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6528268----T:  6530873 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6528268----T:  6530873 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6530873----T:  6533478 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6530873----T:  6533478 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6533478----T:  6536083 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6533478----T:  6536083 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6536083----T:  6538688 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6536083----T:  6538688 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6538688----T:  6541293 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6538688----T:  6541293 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6541293----T:  6543898 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6541293----T:  6543898 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6543898----T:  6546503 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6543898----T:  6546503 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6546503----T:  6549108 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6546503----T:  6549108 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6549108----T:  6551713 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6549108----T:  6551713 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6551713----T:  6554318 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6551713----T:  6554318 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6554318----T:  6556923 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6554318----T:  6556923 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6556923----T:  6559528 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6556923----T:  6559528 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6559528----T:  6562133 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6559528----T:  6562133 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6562133----T:  6564738 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6562133----T:  6564738 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6564738----T:  6567343 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6564738----T:  6567343 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6567343----T:  6569948 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6567343----T:  6569948 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6569948----T:  6572553 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6569948----T:  6572553 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6572553----T:  6575158 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6572553----T:  6575158 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6575158----T:  6577763 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6575158----T:  6577763 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6577763----T:  6580368 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6577763----T:  6580368 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6580368----T:  6582973 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6580368----T:  6582973 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6582973----T:  6585578 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6582973----T:  6585578 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6585578----T:  6588183 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6585578----T:  6588183 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6588183----T:  6590788 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6588183----T:  6590788 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6590788----T:  6593393 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6590788----T:  6593393 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6593393----T:  6595998 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6593393----T:  6595998 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6595998----T:  6598603 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6595998----T:  6598603 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6598603----T:  6601208 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6598603----T:  6601208 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6601208----T:  6603813 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6601208----T:  6603813 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6603813----T:  6606418 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6603813----T:  6606418 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6606418----T:  6609023 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6606418----T:  6609023 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6609023----T:  6611628 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6609023----T:  6611628 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6611628----T:  6614233 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6611628----T:  6614233 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6614233----T:  6616838 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6614233----T:  6616838 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6616838----T:  6619443 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6616838----T:  6619443 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6619443----T:  6622048 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6619443----T:  6622048 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6622048----T:  6624653 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6622049----T:  6624654 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6624846----T:  6627451 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6624846----T:  6627451 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6627451----T:  6630056 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6627452----T:  6630057 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6630056----T:  6632661 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6630057----T:  6632662 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6632661----T:  6635266 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6632662----T:  6635267 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6635266----T:  6637871 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6635267----T:  6637872 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6637871----T:  6640476 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6637872----T:  6640477 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6640476----T:  6643081 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6640477----T:  6643082 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6643081----T:  6645686 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6643082----T:  6645687 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6645686----T:  6648291 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6645687----T:  6648292 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6648291----T:  6650896 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6648292----T:  6650897 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6650896----T:  6653501 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6650897----T:  6653502 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6653501----T:  6656106 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6653502----T:  6656107 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6656106----T:  6658711 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6656107----T:  6658712 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6658711----T:  6661316 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6658712----T:  6661317 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6661316----T:  6663921 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6661317----T:  6663922 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6663921----T:  6666526 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6663922----T:  6666527 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6666526----T:  6669131 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6666527----T:  6669132 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6669131----T:  6671736 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6669132----T:  6671737 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6671736----T:  6674341 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6671737----T:  6674342 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6674341----T:  6676946 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6674342----T:  6676947 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6676946----T:  6679551 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6676947----T:  6679552 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6679551----T:  6682156 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6679552----T:  6682157 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6682156----T:  6684761 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6682157----T:  6684762 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6684761----T:  6687366 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6684762----T:  6687367 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6687366----T:  6689971 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6687367----T:  6689972 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6689971----T:  6692576 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6689972----T:  6692577 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6692576----T:  6695181 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6692577----T:  6695182 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6695181----T:  6697786 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6695182----T:  6697787 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6697786----T:  6700391 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6697787----T:  6700392 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6700391----T:  6702996 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6700392----T:  6702997 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6702996----T:  6705601 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6702997----T:  6705602 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6705601----T:  6708206 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6705602----T:  6708207 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6708206----T:  6710811 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6708207----T:  6710812 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6710811----T:  6713416 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6710812----T:  6713417 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6713416----T:  6716021 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6713417----T:  6716022 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6716021----T:  6718626 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6716022----T:  6718627 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6718626----T:  6721231 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6718627----T:  6721232 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6721231----T:  6723836 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6721232----T:  6723837 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6723836----T:  6726441 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6723837----T:  6726442 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6726441----T:  6729046 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6726442----T:  6729047 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6729046----T:  6731651 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6729047----T:  6731652 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6731651----T:  6734256 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6731652----T:  6734257 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6734256----T:  6736861 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6734257----T:  6736862 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6736861----T:  6739466 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6736862----T:  6739467 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6739466----T:  6742071 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6739467----T:  6742072 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6742071----T:  6744676 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6742072----T:  6744677 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6744676----T:  6747281 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6744677----T:  6747282 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6747281----T:  6749886 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6747282----T:  6749887 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6749886----T:  6752491 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6749887----T:  6752492 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6752491----T:  6755096 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6752492----T:  6755097 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6755096----T:  6757701 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6755097----T:  6757702 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6757701----T:  6760306 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6757702----T:  6760307 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6760306----T:  6762911 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6760307----T:  6762912 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6762911----T:  6765516 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6762912----T:  6765517 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6765516----T:  6768121 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6765517----T:  6768122 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6768121----T:  6770726 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6768122----T:  6770727 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6770726----T:  6773331 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6770727----T:  6773332 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6773331----T:  6775936 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6773332----T:  6775937 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6775936----T:  6778541 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6775937----T:  6778542 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6778541----T:  6781146 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6778542----T:  6781147 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6781146----T:  6783751 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6781147----T:  6783752 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6783751----T:  6786356 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6783752----T:  6786357 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6786356----T:  6788961 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6786357----T:  6788962 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6788961----T:  6791566 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6788962----T:  6791567 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6791566----T:  6794171 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6791568----T:  6794173 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7020127----T:  7057792 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(25.432140)
F:  7020733----T:  7023338 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7020733----T:  7023338 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7023338----T:  7025943 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7023338----T:  7025943 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7025943----T:  7028548 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7025943----T:  7028548 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7028548----T:  7031153 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7028548----T:  7031153 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7031153----T:  7033758 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7031153----T:  7033758 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7033758----T:  7036363 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7033758----T:  7036363 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7036363----T:  7038968 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7036363----T:  7038968 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7038968----T:  7041573 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7038968----T:  7041573 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7041573----T:  7044178 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7041573----T:  7044178 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7044178----T:  7046783 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7044178----T:  7046783 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7046783----T:  7049388 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7046783----T:  7049388 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7049388----T:  7051993 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7049388----T:  7051993 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7051993----T:  7054598 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7051993----T:  7054598 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7054598----T:  7057203 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7054599----T:  7057204 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7057792----T:  7060327 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7060328----T:  7062863 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7285014----T:  7661753 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(254.381500)
F:  7285614----T:  7288219 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7285614----T:  7288219 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7288219----T:  7290824 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7288219----T:  7290824 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7290824----T:  7293429 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7290824----T:  7293429 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7293429----T:  7296034 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7293429----T:  7296034 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7296034----T:  7298639 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7296034----T:  7298639 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7298639----T:  7301244 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7298639----T:  7301244 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7301244----T:  7303849 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7301244----T:  7303849 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7303849----T:  7306454 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7303849----T:  7306454 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7306454----T:  7309059 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7306454----T:  7309059 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7309059----T:  7311664 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7309059----T:  7311664 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7311664----T:  7314269 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7311664----T:  7314269 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7314269----T:  7316874 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7314269----T:  7316874 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7316874----T:  7319479 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7316874----T:  7319479 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7319479----T:  7322084 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7319479----T:  7322084 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7322084----T:  7324689 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7322084----T:  7324689 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7324689----T:  7327294 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7324689----T:  7327294 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7327294----T:  7329899 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7327294----T:  7329899 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7329899----T:  7332504 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7329899----T:  7332504 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7332504----T:  7335109 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7332504----T:  7335109 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7335109----T:  7337714 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7335109----T:  7337714 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7337714----T:  7340319 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7337714----T:  7340319 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7340319----T:  7342924 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7340319----T:  7342924 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7342924----T:  7345529 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7342924----T:  7345529 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7345529----T:  7348134 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7345529----T:  7348134 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7348134----T:  7350739 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7348134----T:  7350739 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7350739----T:  7353344 	 St: 80296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7350739----T:  7353344 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7353344----T:  7355949 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7353344----T:  7355949 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7355949----T:  7358554 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7355949----T:  7358554 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7358554----T:  7361159 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7358554----T:  7361159 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7361159----T:  7363764 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7361159----T:  7363764 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7363764----T:  7366369 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7363764----T:  7366369 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7366369----T:  7368974 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7366369----T:  7368974 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7368974----T:  7371579 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7368974----T:  7371579 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7371579----T:  7374184 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7371579----T:  7374184 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7374184----T:  7376789 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7374184----T:  7376789 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7376789----T:  7379394 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7376789----T:  7379394 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7379394----T:  7381999 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7379394----T:  7381999 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7381999----T:  7384604 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7381999----T:  7384604 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7384604----T:  7387209 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7384604----T:  7387209 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7387209----T:  7389814 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7387209----T:  7389814 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7389814----T:  7392419 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7389814----T:  7392419 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7392419----T:  7395024 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7392419----T:  7395024 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7395024----T:  7397629 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7395024----T:  7397629 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7397629----T:  7400234 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7397629----T:  7400234 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7400234----T:  7402839 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7400234----T:  7402839 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7402839----T:  7405444 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7402839----T:  7405444 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7405444----T:  7408049 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7405444----T:  7408049 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7408049----T:  7410654 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7408049----T:  7410654 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7410654----T:  7413259 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7410654----T:  7413259 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7413259----T:  7415864 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7413259----T:  7415864 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7415864----T:  7418469 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7415864----T:  7418469 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7418469----T:  7421074 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7418469----T:  7421074 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7421074----T:  7423679 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7421074----T:  7423679 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7423679----T:  7426284 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7423679----T:  7426284 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7426284----T:  7428889 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7426284----T:  7428889 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7428889----T:  7431494 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7428889----T:  7431494 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7431494----T:  7434099 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7431494----T:  7434099 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7434099----T:  7436704 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7434099----T:  7436704 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7436704----T:  7439309 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7436704----T:  7439309 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7439309----T:  7441914 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7439309----T:  7441914 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7441914----T:  7444519 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7441914----T:  7444519 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7444519----T:  7447124 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7444519----T:  7447124 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7447124----T:  7449729 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7447124----T:  7449729 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7449729----T:  7452334 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7449729----T:  7452334 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7452334----T:  7454939 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7452334----T:  7454939 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7454939----T:  7457544 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7454939----T:  7457544 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7457544----T:  7460149 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7457544----T:  7460149 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7460149----T:  7462754 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7460149----T:  7462754 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7462754----T:  7465359 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7462754----T:  7465359 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7465359----T:  7467964 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7465359----T:  7467964 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7467964----T:  7470569 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7467964----T:  7470569 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7470569----T:  7473174 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7470569----T:  7473174 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7473174----T:  7475779 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7473174----T:  7475779 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7475779----T:  7478384 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7475779----T:  7478384 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7478384----T:  7480989 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7478384----T:  7480989 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7480989----T:  7483594 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7480989----T:  7483594 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7483594----T:  7486199 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7483594----T:  7486199 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7486199----T:  7488804 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7486199----T:  7488804 	 St: 8051c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7488804----T:  7491409 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7488804----T:  7491409 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7491409----T:  7494014 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7491409----T:  7494014 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7494014----T:  7496619 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7494014----T:  7496619 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7496619----T:  7499224 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7496619----T:  7499224 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7499224----T:  7501829 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7499224----T:  7501829 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7501829----T:  7504434 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7501829----T:  7504434 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7504434----T:  7507039 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7504434----T:  7507039 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7507039----T:  7509644 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7507039----T:  7509644 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7509644----T:  7512249 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7509644----T:  7512249 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7512249----T:  7514854 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7512249----T:  7514854 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7514854----T:  7517459 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7514854----T:  7517459 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7517459----T:  7520064 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7517459----T:  7520064 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7520064----T:  7522669 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7520064----T:  7522669 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7522669----T:  7525274 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7522669----T:  7525274 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7525274----T:  7527879 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7525274----T:  7527879 	 St: 8052b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7527879----T:  7530484 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7527879----T:  7530484 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7530484----T:  7533089 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7530484----T:  7533089 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7533089----T:  7535694 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7533089----T:  7535694 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7535694----T:  7538299 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7535694----T:  7538299 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7538299----T:  7540904 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7538299----T:  7540904 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7540904----T:  7543509 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7540904----T:  7543509 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7543509----T:  7546114 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7543509----T:  7546114 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7546114----T:  7548719 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7546114----T:  7548719 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7548719----T:  7551324 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7548719----T:  7551324 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7551324----T:  7553929 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7551324----T:  7553929 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7553929----T:  7556534 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7553929----T:  7556534 	 St: 80504000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7556534----T:  7559139 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7556535----T:  7559140 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7559504----T:  7562109 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7559504----T:  7562109 	 St: 80525000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7562109----T:  7564714 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7562109----T:  7564714 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7564714----T:  7567319 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7564714----T:  7567319 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7567319----T:  7569924 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7567319----T:  7569924 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7569924----T:  7572529 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7569924----T:  7572529 	 St: 8050d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7572529----T:  7575134 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7572529----T:  7575134 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7575134----T:  7577739 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7575134----T:  7577739 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7577739----T:  7580344 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7577739----T:  7580344 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7580344----T:  7582949 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7580344----T:  7582949 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7582949----T:  7585554 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7582949----T:  7585554 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7585554----T:  7588159 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7585554----T:  7588159 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7588159----T:  7590764 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7588159----T:  7590764 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7590764----T:  7593369 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7590764----T:  7593369 	 St: 80521000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7593369----T:  7595974 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7593369----T:  7595974 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7595974----T:  7598579 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7595974----T:  7598579 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7598579----T:  7601184 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7598579----T:  7601184 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7601184----T:  7603789 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7601184----T:  7603789 	 St: 804fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7603789----T:  7606394 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7603789----T:  7606394 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7606394----T:  7608999 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7606394----T:  7608999 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7608999----T:  7611604 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7608999----T:  7611604 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7611604----T:  7614209 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7611604----T:  7614209 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7614209----T:  7616814 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7614209----T:  7616814 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7616814----T:  7619419 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7616814----T:  7619419 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7619419----T:  7622024 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7619419----T:  7622024 	 St: 80514000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7622024----T:  7624629 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7622024----T:  7624629 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7624629----T:  7627234 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7624629----T:  7627234 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7627234----T:  7629839 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7627234----T:  7629839 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7629839----T:  7632444 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7629839----T:  7632444 	 St: 80516000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7632444----T:  7635049 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7632444----T:  7635049 	 St: 80510000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7635049----T:  7637654 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7635049----T:  7637654 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7637654----T:  7640259 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7637654----T:  7640259 	 St: 80520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7640259----T:  7642864 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7640259----T:  7642864 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7642864----T:  7645469 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7642864----T:  7645469 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7645469----T:  7648074 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7645469----T:  7648074 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7648074----T:  7650679 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7648074----T:  7650679 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7650679----T:  7653284 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7650679----T:  7653284 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7653284----T:  7655889 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7653284----T:  7655889 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7655889----T:  7658494 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7655889----T:  7658494 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7658494----T:  7661099 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7658495----T:  7661100 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7883903----T:  7908036 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(16.295071)
F:  7884221----T:  7886826 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7884221----T:  7886826 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7886826----T:  7889431 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7886826----T:  7889431 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7889431----T:  7892036 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7889431----T:  7892036 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7892036----T:  7894641 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7892036----T:  7894641 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7894641----T:  7897246 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7894641----T:  7897246 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7897246----T:  7899851 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7897246----T:  7899851 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7899851----T:  7902456 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7899851----T:  7902456 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7902456----T:  7905061 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7902457----T:  7905062 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7905253----T:  7907858 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7905253----T:  7907858 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7908036----T:  7910571 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7910572----T:  7913107 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8135258----T:  8160506 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(17.047941)
F:  8135550----T:  8138155 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8135550----T:  8138155 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8138155----T:  8140760 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8138155----T:  8140760 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8140760----T:  8143365 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8140760----T:  8143365 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8143365----T:  8145970 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8143365----T:  8145970 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8145970----T:  8148575 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8145970----T:  8148575 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8148575----T:  8151180 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8148575----T:  8151180 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8151180----T:  8153785 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8151180----T:  8153785 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8153785----T:  8156390 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8153785----T:  8156390 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8156390----T:  8158995 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8156391----T:  8158996 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8382656----T:  8383705 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.708305)
F:  8383705----T:  8386240 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8386241----T:  8388846 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8386241----T:  8394481 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8397086----T:  8399691 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8397086----T:  8405326 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8407931----T:  8410536 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8407931----T:  8423626 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8426231----T:  8428836 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8426231----T:  8456954 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8459559----T:  8462164 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8459559----T:  8486051 	 St: 0 Sz: 221184 	 Sm: 0 	 T: device_sync(17.887913)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 3892521(cycle), 2628.305908(us)
Tot_kernel_exec_time_and_fault_time: 82000461(cycle), 55368.308594(us)
Tot_memcpy_h2d_time: 3439311(cycle), 2322.289551(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 3464661(cycle), 2339.406494(us)
Tot_devicesync_time: 102415(cycle), 69.152603(us)
Tot_writeback_time: 3602715(cycle), 2432.623291(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 3730480(cycle), 2518.892578(us)
GPGPU-Sim: *** exit detected ***
