$date
	Mon Jan 27 10:58:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SignExtend_tb $end
$var wire 32 ! ImmExt [31:0] $end
$var reg 32 " Imm [31:0] $end
$var reg 2 # ImmSrc [1:0] $end
$scope module dut $end
$var wire 32 $ Imm [31:0] $end
$var wire 2 % ImmSrc [1:0] $end
$var wire 32 & ImmExt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1100100010 &
b0 %
b110010001000110000001100100010 $
b0 #
b110010001000110000001100100010 "
b1100100010 !
$end
#10
b11111111111111111111111101110101 !
b11111111111111111111111101110101 &
b11110111010100101111100000000000 "
b11110111010100101111100000000000 $
#20
b1100100110 !
b1100100110 &
b1 #
b1 %
b110010001000110000001100100010 "
b110010001000110000001100100010 $
#30
b11111111111111111111111101110000 !
b11111111111111111111111101110000 &
b11110111010100101111100000000000 "
b11110111010100101111100000000000 $
#40
b0 !
b0 &
b10 #
b10 %
b10000000000000000000000000000000 "
b10000000000000000000000000000000 $
#50
b1111 "
b1111 $
#60
