# README.md
A 5-stage pipeline that supports the RV32I extension of the RISC-V ISA with full hazard handling unit and 2-bit branch prediction
![image](https://github.com/user-attachments/assets/77a7b4a6-f045-4408-93eb-8391792f4837)

For compiling
```
make
```

For simulation
```
make sim
```

To clean
```
make clean
```
