# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition
# Date created = 16:53:23  December 21, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		pr_alternate_synth_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Arria 10"
set_global_assignment -name DEVICE 10AS066N3F40E2SG
set_global_assignment -name TOP_LEVEL_ENTITY pr_region_alternate
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:53:23  DECEMBER 21, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Pro Edition"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name POWER_AUTO_COMPUTE_TJ ON
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name REVISION_TYPE PR_SYN
set_global_assignment -name SYSTEMVERILOG_FILE RetimeShiftRegister.sv
set_global_assignment -name VERILOG_FILE SRAMVerilogAWS.v
set_global_assignment -name IP_FILE ip/pr_region_alternate/pr_region_alternate_mm_bridge_0.ip
set_global_assignment -name IP_FILE ip/pr_region_alternate/pr_region_alternate_reset_in.ip
set_global_assignment -name IP_FILE ip/pr_region_alternate/pr_region_alternate_clock_in.ip
set_global_assignment -name IP_FILE ip/pr_region_alternate/pr_region_alternate_sysid_qsys_0.ip
set_global_assignment -name QSYS_FILE pr_region_alternate.qsys
set_global_assignment -name IP_FILE ip/pr_region_default/pr_region_default_clock_in.ip
set_global_assignment -name IP_FILE ip/pr_region_default/pr_region_default_sysid_qsys_0.ip
set_global_assignment -name IP_FILE ip/pr_region_default/pr_region_default_Top_0.ip
set_global_assignment -name IP_FILE ip/pr_region_default/pr_region_default_mm_bridge_0.ip
set_global_assignment -name IP_FILE ip/pr_region_default/pr_region_default_reset_in.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_mm_bridge_0.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_ILC.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_button_pio.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_emif_hps.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_1.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_sys_id.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_avlmm_pr_freeze_bridge_0.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_dipsw_pio.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_pr_region_controller_0.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_rst_in.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_hps_m.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_clk_0.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_fpga_m.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_issp_0.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_led_pio.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram0_m.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_ocm_0.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_rst_bdg.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_f2sdram2_m.ip
set_global_assignment -name IP_FILE ip/ghrd_10as066n2/ghrd_10as066n2_pb_lwh2f.ip
set_global_assignment -name IP_FILE ip/pr_region_alternate/pr_region_alternate_Top_DUT_0.ip