$date
	Fri Aug 22 16:26:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var integer 32 $ i [31:0] $end
$var reg 1 % rst $end
$var reg 11 & stream [10:0] $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 1 ( din $end
$var wire 1 ) rst $end
$var reg 2 * next_state [1:0] $end
$var reg 2 + state [1:0] $end
$var reg 1 , y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
bx +
b0 *
1)
0(
0'
b11011011101 &
1%
bx $
0#
0"
0!
$end
#5
b0 +
1"
1'
#10
0"
0'
#15
0%
0)
1"
1'
#20
0"
0'
#25
b1 *
1#
1(
b1010 $
1"
1'
#30
0"
0'
#35
b10 *
b1 +
b1001 $
1"
1'
#40
0"
0'
#45
b11 *
b10 +
0#
0(
b1000 $
1"
1'
#50
0"
0'
#55
b1 *
1,
1!
1#
1(
b11 +
b111 $
1"
1'
#60
0"
0'
#65
b10 *
0,
0!
b1 +
b110 $
1"
1'
#70
0"
0'
#75
b11 *
0#
0(
b10 +
b101 $
1"
1'
#80
0"
0'
#85
b1 *
1,
1!
b11 +
1#
1(
b100 $
1"
1'
#90
0"
0'
#95
b10 *
0,
0!
b1 +
b11 $
1"
1'
#100
0"
0'
#105
b10 +
b10 $
1"
1'
#110
0"
0'
#115
b11 *
0#
0(
b1 $
1"
1'
#120
0"
0'
#125
b1 *
1,
1!
b11 +
1#
1(
b0 $
1"
1'
#130
0"
0'
#135
b0 *
0,
0!
0#
0(
b1 +
b11111111111111111111111111111111 $
1"
1'
#140
0"
0'
#145
b0 +
1"
1'
#150
0"
0'
#155
1"
1'
#160
0"
0'
#165
1"
1'
