INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.srcs/sources_1/new/ws2812.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ws2812
INFO: [VRFC 10-2458] undeclared symbol cnd, assumed default net type wire [/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.srcs/sources_1/new/ws2812.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/varun/coding/fpga/xylinx/zynq/ws2812/ws2812.srcs/sim_1/new/tb.v:17]
