0.7
2020.2
May 22 2025
00:13:55
C:/Users/giova/level_one_ProjectModule5.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/giova/level_one_ProjectModule5.srcs/sim_1/new/tb_CPU.v,1761211058,verilog,,,,tb_CPU,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/ALU.v,1761206619,verilog,,C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/CU.v,,ALU,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/CPU.v,1761211066,verilog,,C:/Users/giova/level_one_ProjectModule5.srcs/sim_1/new/tb_CPU.v,,CPU,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/CU.v,1761206470,verilog,,C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/DM.v,,CU,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/DM.v,1761206881,verilog,,C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/PC.v,,DM,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/PC.v,1761205202,verilog,,C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/RF.v,,PC,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/RF.v,1761206289,verilog,,C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/instruction_memory.v,,RF,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/instruction_memory.v,1761207138,verilog,,C:/Users/giova/level_one_ProjectModule5.srcs/sources_1/new/CPU.v,,instruction_memory,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
