--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml kb_monitor.twx kb_monitor.ncd -o kb_monitor.twr
kb_monitor.pcf -ucf x9.ucf

Design file:              kb_monitor.ncd
Physical constraint file: kb_monitor.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 459 paths analyzed, 202 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.890ns.
--------------------------------------------------------------------------------

Paths for end point ps2_rx_unit/b_reg_2 (SLICE_X13Y50.B1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_rx_unit/filter_reg_6 (FF)
  Destination:          ps2_rx_unit/b_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.660 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_rx_unit/filter_reg_6 to ps2_rx_unit/b_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.CQ       Tcko                  0.525   ps2_rx_unit/filter_reg<7>
                                                       ps2_rx_unit/filter_reg_6
    SLICE_X5Y48.D2       net (fanout=3)        0.912   ps2_rx_unit/filter_reg<6>
    SLICE_X5Y48.D        Tilo                  0.259   ps2_rx_unit/state_reg_FSM_FFd2
                                                       ps2_rx_unit/state_reg_FSM_FFd1-In1_SW0
    SLICE_X13Y50.B1      net (fanout=16)       1.785   N6
    SLICE_X13Y50.CLK     Tas                   0.373   ps2_rx_unit/b_reg<4>
                                                       ps2_rx_unit/b_reg_2_rstpot
                                                       ps2_rx_unit/b_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (1.157ns logic, 2.697ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_rx_unit/filter_reg_7 (FF)
  Destination:          ps2_rx_unit/b_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.850ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.660 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_rx_unit/filter_reg_7 to ps2_rx_unit/b_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.DQ       Tcko                  0.525   ps2_rx_unit/filter_reg<7>
                                                       ps2_rx_unit/filter_reg_7
    SLICE_X5Y48.D1       net (fanout=3)        0.908   ps2_rx_unit/filter_reg<7>
    SLICE_X5Y48.D        Tilo                  0.259   ps2_rx_unit/state_reg_FSM_FFd2
                                                       ps2_rx_unit/state_reg_FSM_FFd1-In1_SW0
    SLICE_X13Y50.B1      net (fanout=16)       1.785   N6
    SLICE_X13Y50.CLK     Tas                   0.373   ps2_rx_unit/b_reg<4>
                                                       ps2_rx_unit/b_reg_2_rstpot
                                                       ps2_rx_unit/b_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (1.157ns logic, 2.693ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_rx_unit/filter_reg_4 (FF)
  Destination:          ps2_rx_unit/b_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.660 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_rx_unit/filter_reg_4 to ps2_rx_unit/b_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.AQ       Tcko                  0.525   ps2_rx_unit/filter_reg<7>
                                                       ps2_rx_unit/filter_reg_4
    SLICE_X5Y48.D3       net (fanout=4)        0.632   ps2_rx_unit/filter_reg<4>
    SLICE_X5Y48.D        Tilo                  0.259   ps2_rx_unit/state_reg_FSM_FFd2
                                                       ps2_rx_unit/state_reg_FSM_FFd1-In1_SW0
    SLICE_X13Y50.B1      net (fanout=16)       1.785   N6
    SLICE_X13Y50.CLK     Tas                   0.373   ps2_rx_unit/b_reg<4>
                                                       ps2_rx_unit/b_reg_2_rstpot
                                                       ps2_rx_unit/b_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.157ns logic, 2.417ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point ps2_rx_unit/b_reg_1 (SLICE_X13Y50.A1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_rx_unit/filter_reg_0 (FF)
  Destination:          ps2_rx_unit/b_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.660 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_rx_unit/filter_reg_0 to ps2_rx_unit/b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.AMUX     Tshcko                0.576   ps2_rx_unit/filter_reg<7>
                                                       ps2_rx_unit/filter_reg_0
    SLICE_X12Y50.D2      net (fanout=15)       1.902   ps2_rx_unit/filter_reg<0>
    SLICE_X12Y50.D       Tilo                  0.254   N30
                                                       ps2_rx_unit/state_reg_FSM_FFd1-In1_SW12
    SLICE_X13Y50.A1      net (fanout=1)        0.665   N30
    SLICE_X13Y50.CLK     Tas                   0.373   ps2_rx_unit/b_reg<4>
                                                       ps2_rx_unit/b_reg_1_rstpot
                                                       ps2_rx_unit/b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (1.203ns logic, 2.567ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_rx_unit/filter_reg_1 (FF)
  Destination:          ps2_rx_unit/b_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.660 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_rx_unit/filter_reg_1 to ps2_rx_unit/b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.BMUX     Tshcko                0.576   ps2_rx_unit/filter_reg<7>
                                                       ps2_rx_unit/filter_reg_1
    SLICE_X12Y50.D5      net (fanout=16)       1.564   ps2_rx_unit/filter_reg<1>
    SLICE_X12Y50.D       Tilo                  0.254   N30
                                                       ps2_rx_unit/state_reg_FSM_FFd1-In1_SW12
    SLICE_X13Y50.A1      net (fanout=1)        0.665   N30
    SLICE_X13Y50.CLK     Tas                   0.373   ps2_rx_unit/b_reg<4>
                                                       ps2_rx_unit/b_reg_1_rstpot
                                                       ps2_rx_unit/b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (1.203ns logic, 2.229ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_rx_unit/f_ps2c_reg (FF)
  Destination:          ps2_rx_unit/b_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.660 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_rx_unit/f_ps2c_reg to ps2_rx_unit/b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.AQ       Tcko                  0.430   ps2_rx_unit/f_ps2c_reg
                                                       ps2_rx_unit/f_ps2c_reg
    SLICE_X12Y50.D3      net (fanout=14)       1.645   ps2_rx_unit/f_ps2c_reg
    SLICE_X12Y50.D       Tilo                  0.254   N30
                                                       ps2_rx_unit/state_reg_FSM_FFd1-In1_SW12
    SLICE_X13Y50.A1      net (fanout=1)        0.665   N30
    SLICE_X13Y50.CLK     Tas                   0.373   ps2_rx_unit/b_reg<4>
                                                       ps2_rx_unit/b_reg_1_rstpot
                                                       ps2_rx_unit/b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (1.057ns logic, 2.310ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point ps2_rx_unit/b_reg_4 (SLICE_X13Y50.D3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_rx_unit/filter_reg_6 (FF)
  Destination:          ps2_rx_unit/b_reg_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.660 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_rx_unit/filter_reg_6 to ps2_rx_unit/b_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.CQ       Tcko                  0.525   ps2_rx_unit/filter_reg<7>
                                                       ps2_rx_unit/filter_reg_6
    SLICE_X5Y48.D2       net (fanout=3)        0.912   ps2_rx_unit/filter_reg<6>
    SLICE_X5Y48.D        Tilo                  0.259   ps2_rx_unit/state_reg_FSM_FFd2
                                                       ps2_rx_unit/state_reg_FSM_FFd1-In1_SW0
    SLICE_X13Y50.D3      net (fanout=16)       1.655   N6
    SLICE_X13Y50.CLK     Tas                   0.373   ps2_rx_unit/b_reg<4>
                                                       ps2_rx_unit/b_reg_4_rstpot
                                                       ps2_rx_unit/b_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.157ns logic, 2.567ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_rx_unit/filter_reg_7 (FF)
  Destination:          ps2_rx_unit/b_reg_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.720ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.660 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_rx_unit/filter_reg_7 to ps2_rx_unit/b_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.DQ       Tcko                  0.525   ps2_rx_unit/filter_reg<7>
                                                       ps2_rx_unit/filter_reg_7
    SLICE_X5Y48.D1       net (fanout=3)        0.908   ps2_rx_unit/filter_reg<7>
    SLICE_X5Y48.D        Tilo                  0.259   ps2_rx_unit/state_reg_FSM_FFd2
                                                       ps2_rx_unit/state_reg_FSM_FFd1-In1_SW0
    SLICE_X13Y50.D3      net (fanout=16)       1.655   N6
    SLICE_X13Y50.CLK     Tas                   0.373   ps2_rx_unit/b_reg<4>
                                                       ps2_rx_unit/b_reg_4_rstpot
                                                       ps2_rx_unit/b_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (1.157ns logic, 2.563ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2_rx_unit/filter_reg_4 (FF)
  Destination:          ps2_rx_unit/b_reg_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.660 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ps2_rx_unit/filter_reg_4 to ps2_rx_unit/b_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.AQ       Tcko                  0.525   ps2_rx_unit/filter_reg<7>
                                                       ps2_rx_unit/filter_reg_4
    SLICE_X5Y48.D3       net (fanout=4)        0.632   ps2_rx_unit/filter_reg<4>
    SLICE_X5Y48.D        Tilo                  0.259   ps2_rx_unit/state_reg_FSM_FFd2
                                                       ps2_rx_unit/state_reg_FSM_FFd1-In1_SW0
    SLICE_X13Y50.D3      net (fanout=16)       1.655   N6
    SLICE_X13Y50.CLK     Tas                   0.373   ps2_rx_unit/b_reg<4>
                                                       ps2_rx_unit/b_reg_4_rstpot
                                                       ps2_rx_unit/b_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.157ns logic, 2.287ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_buffer/disp_data_14 (SLICE_X15Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_buffer/disp_data_6 (FF)
  Destination:          led_buffer/disp_data_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_buffer/disp_data_6 to led_buffer/disp_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y56.CQ      Tcko                  0.198   led_buffer/disp_data<7>
                                                       led_buffer/disp_data_6
    SLICE_X15Y56.C5      net (fanout=8)        0.067   led_buffer/disp_data<6>
    SLICE_X15Y56.CLK     Tah         (-Th)    -0.155   led_buffer/disp_data<7>
                                                       led_buffer/disp_data<6>_rt
                                                       led_buffer/disp_data_14
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point led_buffer/disp_data_9 (SLICE_X17Y56.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_buffer/disp_data_1 (FF)
  Destination:          led_buffer/disp_data_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_buffer/disp_data_1 to led_buffer/disp_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y56.BQ      Tcko                  0.198   led_buffer/disp_data<3>
                                                       led_buffer/disp_data_1
    SLICE_X17Y56.B5      net (fanout=5)        0.074   led_buffer/disp_data<1>
    SLICE_X17Y56.CLK     Tah         (-Th)    -0.155   led_buffer/disp_data<3>
                                                       led_buffer/disp_data<1>_rt
                                                       led_buffer/disp_data_9
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.353ns logic, 0.074ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Paths for end point led_buffer/disp_data_10 (SLICE_X17Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_buffer/disp_data_2 (FF)
  Destination:          led_buffer/disp_data_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_buffer/disp_data_2 to led_buffer/disp_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y56.CQ      Tcko                  0.198   led_buffer/disp_data<3>
                                                       led_buffer/disp_data_2
    SLICE_X17Y56.C5      net (fanout=5)        0.074   led_buffer/disp_data<2>
    SLICE_X17Y56.CLK     Tah         (-Th)    -0.155   led_buffer/disp_data<3>
                                                       led_buffer/disp_data<2>_rt
                                                       led_buffer/disp_data_10
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.353ns logic, 0.074ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ps2_rx_unit/filter_reg<7>/CLK
  Logical resource: ps2_rx_unit/filter_reg_0/CK
  Location pin: SLICE_X4Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ps2_rx_unit/filter_reg<7>/SR
  Logical resource: ps2_rx_unit/filter_reg_0/SR
  Location pin: SLICE_X4Y46.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.890|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 459 paths, 0 nets, and 269 connections

Design statistics:
   Minimum period:   3.890ns{1}   (Maximum frequency: 257.069MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May  5 15:11:27 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



