(declare-fun temp18_1 () (_ BitVec 64))
(declare-fun var68976 () (_ BitVec 64))
(declare-fun temp18_2 () (_ BitVec 64))
(declare-fun temp18_3 () (_ BitVec 64))
(declare-fun temp18_4 () (_ BitVec 64))
(declare-fun ARGNAME_w_ih_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp18_5 () (_ BitVec 64))
(declare-fun temp18_6 () (_ BitVec 64))
(declare-fun temp18_7 () (_ BitVec 64))
(declare-fun temp18_8 () (_ BitVec 64))
(declare-fun temp18_9 () (_ BitVec 64))
(declare-fun temp18_10 () (_ BitVec 64))
(declare-fun temp18_11 () (_ BitVec 64))
(declare-fun temp18_12 () (_ BitVec 64))
(declare-fun temp18_13 () (_ BitVec 64))
(declare-fun temp18_14 () (_ BitVec 64))
(declare-fun temp18_15 () (_ BitVec 64))
(declare-fun temp18_16 () (_ BitVec 64))
(declare-fun temp18_17 () (_ BitVec 64))
(declare-fun temp18_18 () (_ BitVec 64))
(declare-fun temp18_19 () (_ BitVec 64))
(declare-fun temp18_20 () (_ BitVec 64))
(declare-fun temp18_21 () (_ BitVec 64))
(declare-fun temp18_22 () (_ BitVec 64))
(declare-fun var77543 () (_ BitVec 64))
(declare-fun temp18_23 () (_ BitVec 64))
(declare-fun temp18_24 () (_ BitVec 64))
(declare-fun temp18_25 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp18_26 () (_ BitVec 64))
(declare-fun temp18_27 () (_ BitVec 64))
(declare-fun temp18_28 () (_ BitVec 64))
(declare-fun temp18_29 () (_ BitVec 64))
(declare-fun temp18_30 () (_ BitVec 64))
(declare-fun temp18_31 () (_ BitVec 64))
(declare-fun temp18_32 () (_ BitVec 64))
(declare-fun temp18_33 () (_ BitVec 64))
(declare-fun temp18_34 () (_ BitVec 64))
(declare-fun temp18_35 () (_ BitVec 64))
(declare-fun temp18_36 () (_ BitVec 64))
(declare-fun temp18_37 () (_ BitVec 64))
(declare-fun temp18_38 () (_ BitVec 64))
(declare-fun temp18_39 () (_ BitVec 64))
(declare-fun temp18_40 () (_ BitVec 64))
(declare-fun temp18_41 () (_ BitVec 64))
(declare-fun temp18_42 () (_ BitVec 64))
(declare-fun temp18_43 () (_ BitVec 64))
(declare-fun temp18_44 () (_ BitVec 64))
(declare-fun temp18_45 () (_ BitVec 64))
(declare-fun var207648 () (_ BitVec 64))
(declare-fun k!0 () Bool)
(declare-fun ARGNAME_w_ih_NAMEEND_DIM () (_ BitVec 64))
(declare-fun k!1 () (_ BitVec 64))
(declare-fun k!2 () (_ BitVec 64))
(declare-fun k!3 () Bool)
(declare-fun k!4 () Bool)
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp18_46 () (_ BitVec 64))
(declare-fun temp18_47 () (_ BitVec 64))
(declare-fun temp18_48 () (_ BitVec 64))
(declare-fun ARGNAME_w_hh_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp18_49 () (_ BitVec 64))
(declare-fun temp18_50 () (_ BitVec 64))
(declare-fun temp18_51 () (_ BitVec 64))
(declare-fun temp18_52 () (_ BitVec 64))
(declare-fun temp18_53 () (_ BitVec 64))
(declare-fun temp18_54 () (_ BitVec 64))
(declare-fun temp18_55 () (_ BitVec 64))
(declare-fun temp18_56 () (_ BitVec 64))
(declare-fun temp18_57 () (_ BitVec 64))
(declare-fun temp18_58 () (_ BitVec 64))
(declare-fun temp18_59 () (_ BitVec 64))
(declare-fun temp18_60 () (_ BitVec 64))
(declare-fun temp18_61 () (_ BitVec 64))
(declare-fun temp18_62 () (_ BitVec 64))
(declare-fun temp18_63 () (_ BitVec 64))
(declare-fun temp18_64 () (_ BitVec 64))
(declare-fun temp18_65 () (_ BitVec 64))
(declare-fun ARGNAME_w_hh_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp18_66 () (_ BitVec 64))
(declare-fun temp18_67 () (_ BitVec 64))
(declare-fun var77548 () (_ BitVec 64))
(declare-fun temp18_68 () (_ BitVec 64))
(declare-fun temp18_69 () (_ BitVec 64))
(declare-fun temp18_70 () (_ BitVec 64))
(declare-fun temp18_71 () (_ BitVec 64))
(declare-fun temp18_72 () (_ BitVec 64))
(declare-fun ARGNAME_hx_NAMEEND_DIMSIZE () (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp18_73 () (_ BitVec 64))
(declare-fun temp18_74 () (_ BitVec 64))
(declare-fun temp18_75 () (_ BitVec 64))
(declare-fun temp18_76 () (_ BitVec 64))
(declare-fun temp18_77 () (_ BitVec 64))
(declare-fun temp18_78 () (_ BitVec 64))
(declare-fun temp18_79 () (_ BitVec 64))
(declare-fun temp18_80 () (_ BitVec 64))
(declare-fun temp18_81 () (_ BitVec 64))
(declare-fun temp18_82 () (_ BitVec 64))
(declare-fun temp18_83 () (_ BitVec 64))
(declare-fun temp18_84 () (_ BitVec 64))
(declare-fun temp18_85 () (_ BitVec 64))
(declare-fun temp18_86 () (_ BitVec 64))
(declare-fun temp18_87 () (_ BitVec 64))
(declare-fun temp18_88 () (_ BitVec 64))
(declare-fun temp18_89 () (_ BitVec 64))
(declare-fun temp18_90 () (_ BitVec 64))
(declare-fun temp18_91 () (_ BitVec 64))
(declare-fun ARGNAME_hx_NAMEEND_DIM () (_ BitVec 64))
(declare-fun var469960 () (_ BitVec 64))
(declare-fun temp18_92 () (_ BitVec 64))
(declare-fun temp18_93 () (_ BitVec 64))
(declare-fun temp18_94 () (_ BitVec 64))
(declare-fun temp18_95 () (_ BitVec 64))
(declare-fun temp18_96 () (_ BitVec 64))
(declare-fun var470029 () (_ BitVec 64))
(declare-fun temp18_97 () (_ BitVec 64))
(declare-fun temp18_99 () (_ BitVec 64))
(declare-fun temp18_98 () (_ BitVec 64))
(assert (= temp18_1 #x0000000000000001))
(assert (= var68976 temp18_1))
(assert (= temp18_2 #x0000000000000000))
(assert (= temp18_3 temp18_2))
(assert (= temp18_4 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp18_3)))
(assert (= temp18_5 #x0000000000000001))
(assert (= temp18_6 temp18_5))
(assert (= temp18_7 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp18_6)))
(assert (= temp18_8 #x0000000000000002))
(assert (= temp18_9 temp18_8))
(assert (= temp18_10 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp18_9)))
(assert (= temp18_11 #x0000000000000003))
(assert (= temp18_12 temp18_11))
(assert (= temp18_13 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp18_12)))
(assert (= temp18_14 #x0000000000000004))
(assert (= temp18_15 temp18_14))
(assert (= temp18_16 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp18_15)))
(assert (= temp18_17 #x0000000000000005))
(assert (= temp18_18 temp18_17))
(assert (= temp18_19 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp18_18)))
(assert (= temp18_20 #x0000000000000000))
(assert (= temp18_21
   (ite (bvslt var68976 temp18_20)
        (bvadd ARGNAME_w_ih_NAMEEND_DIM var68976)
        var68976)))
(assert (= temp18_22 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp18_21)))
(assert (= var77543 temp18_22))
(assert (bvslt (ite (bvslt var68976 temp18_20)
            (bvadd ARGNAME_w_ih_NAMEEND_DIM var68976)
            var68976)
       ARGNAME_w_ih_NAMEEND_DIM))
(assert (= temp18_23 #x0000000000000000))
(assert (= temp18_24 temp18_23))
(assert (= temp18_25 (select ARGNAME_input_NAMEEND_DIMSIZE temp18_24)))
(assert (= temp18_26 #x0000000000000001))
(assert (= temp18_27 temp18_26))
(assert (= temp18_28 (select ARGNAME_input_NAMEEND_DIMSIZE temp18_27)))
(assert (= temp18_29 #x0000000000000002))
(assert (= temp18_30 temp18_29))
(assert (= temp18_31 (select ARGNAME_input_NAMEEND_DIMSIZE temp18_30)))
(assert (= temp18_32 #x0000000000000003))
(assert (= temp18_33 temp18_32))
(assert (= temp18_34 (select ARGNAME_input_NAMEEND_DIMSIZE temp18_33)))
(assert (= temp18_35 #x0000000000000004))
(assert (= temp18_36 temp18_35))
(assert (= temp18_37 (select ARGNAME_input_NAMEEND_DIMSIZE temp18_36)))
(assert (= temp18_38 #x0000000000000005))
(assert (= temp18_39 temp18_38))
(assert (= temp18_40 (select ARGNAME_input_NAMEEND_DIMSIZE temp18_39)))
(assert (= temp18_41 #x0000000000000001))
(assert (= temp18_42 temp18_41))
(assert (= temp18_43 (select ARGNAME_input_NAMEEND_DIMSIZE temp18_42)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp18_41))
(assert (bvsge temp18_41 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp18_44 var77543))
(assert (= var207648
   (ite (= temp18_43 temp18_44) #x0000000000000001 #x0000000000000000)))
(assert (= temp18_45 #x0000000000000001))
(assert (= var207648 temp18_45))
(assert (= temp18_46 #x0000000000000001))
(assert (= var68976 temp18_46))
(assert (= temp18_47 #x0000000000000000))
(assert (= temp18_48 temp18_47))
(assert (= temp18_49 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp18_48)))
(assert (= temp18_50 #x0000000000000001))
(assert (= temp18_51 temp18_50))
(assert (= temp18_52 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp18_51)))
(assert (= temp18_53 #x0000000000000002))
(assert (= temp18_54 temp18_53))
(assert (= temp18_55 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp18_54)))
(assert (= temp18_56 #x0000000000000003))
(assert (= temp18_57 temp18_56))
(assert (= temp18_58 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp18_57)))
(assert (= temp18_59 #x0000000000000004))
(assert (= temp18_60 temp18_59))
(assert (= temp18_61 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp18_60)))
(assert (= temp18_62 #x0000000000000005))
(assert (= temp18_63 temp18_62))
(assert (= temp18_64 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp18_63)))
(assert (= temp18_65 #x0000000000000000))
(assert (= temp18_66
   (ite (bvslt var68976 temp18_65)
        (bvadd ARGNAME_w_hh_NAMEEND_DIM var68976)
        var68976)))
(assert (= temp18_67 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp18_66)))
(assert (= var77548 temp18_67))
(assert (bvslt (ite (bvslt var68976 temp18_65)
            (bvadd ARGNAME_w_hh_NAMEEND_DIM var68976)
            var68976)
       ARGNAME_w_hh_NAMEEND_DIM))
(assert (= temp18_68 #x0000000000000000))
(assert (= temp18_69 temp18_68))
(assert (= temp18_70 (select ARGNAME_input_NAMEEND_DIMSIZE temp18_69)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp18_68))
(assert (bvsge temp18_68 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp18_71 #x0000000000000000))
(assert (= temp18_72 temp18_71))
(assert (= temp18_73 (select ARGNAME_hx_NAMEEND_DIMSIZE temp18_72)))
(assert (= temp18_74 #x0000000000000001))
(assert (= temp18_75 temp18_74))
(assert (= temp18_76 (select ARGNAME_hx_NAMEEND_DIMSIZE temp18_75)))
(assert (= temp18_77 #x0000000000000002))
(assert (= temp18_78 temp18_77))
(assert (= temp18_79 (select ARGNAME_hx_NAMEEND_DIMSIZE temp18_78)))
(assert (= temp18_80 #x0000000000000003))
(assert (= temp18_81 temp18_80))
(assert (= temp18_82 (select ARGNAME_hx_NAMEEND_DIMSIZE temp18_81)))
(assert (= temp18_83 #x0000000000000004))
(assert (= temp18_84 temp18_83))
(assert (= temp18_85 (select ARGNAME_hx_NAMEEND_DIMSIZE temp18_84)))
(assert (= temp18_86 #x0000000000000005))
(assert (= temp18_87 temp18_86))
(assert (= temp18_88 (select ARGNAME_hx_NAMEEND_DIMSIZE temp18_87)))
(assert (= temp18_89 #x0000000000000000))
(assert (= temp18_90 temp18_89))
(assert (= temp18_91 (select ARGNAME_hx_NAMEEND_DIMSIZE temp18_90)))
(assert (bvsgt ARGNAME_hx_NAMEEND_DIM temp18_89))
(assert (bvsge temp18_89 (bvneg ARGNAME_hx_NAMEEND_DIM)))
(assert (= var469960
   (ite (= temp18_70 temp18_91) #x0000000000000001 #x0000000000000000)))
(assert (= temp18_92 #x0000000000000001))
(assert (= var469960 temp18_92))
(assert (= temp18_93 #x0000000000000001))
(assert (= temp18_94 temp18_93))
(assert (= temp18_95 (select ARGNAME_hx_NAMEEND_DIMSIZE temp18_94)))
(assert (bvsgt ARGNAME_hx_NAMEEND_DIM temp18_93))
(assert (bvsge temp18_93 (bvneg ARGNAME_hx_NAMEEND_DIM)))
(assert (= temp18_96 var77548))
(assert (= var470029
   (ite (= temp18_95 temp18_96) #x0000000000000001 #x0000000000000000)))
(assert (= temp18_97 #x0000000000000001))
(assert (= var470029 temp18_97))
(assert (= temp18_99 #x0000000000000000))
(assert (= temp18_98 temp18_99))
(model-add temp18_1 () (_ BitVec 64) #x0000000000000001)
(model-add var68976 () (_ BitVec 64) #x0000000000000001)
(model-add temp18_2 () (_ BitVec 64) #x0000000000000000)
(model-add temp18_3 () (_ BitVec 64) #x0000000000000000)
(model-add temp18_4
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp18_5 () (_ BitVec 64) #x0000000000000001)
(model-add temp18_6 () (_ BitVec 64) #x0000000000000001)
(model-add temp18_7
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp18_8 () (_ BitVec 64) #x0000000000000002)
(model-add temp18_9 () (_ BitVec 64) #x0000000000000002)
(model-add temp18_10
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp18_11 () (_ BitVec 64) #x0000000000000003)
(model-add temp18_12 () (_ BitVec 64) #x0000000000000003)
(model-add temp18_13
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp18_14 () (_ BitVec 64) #x0000000000000004)
(model-add temp18_15 () (_ BitVec 64) #x0000000000000004)
(model-add temp18_16
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp18_17 () (_ BitVec 64) #x0000000000000005)
(model-add temp18_18 () (_ BitVec 64) #x0000000000000005)
(model-add temp18_19
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp18_20 () (_ BitVec 64) #x0000000000000000)
(model-add temp18_21 () (_ BitVec 64) #x0000000000000001)
(model-add temp18_22
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add var77543
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp18_23 () (_ BitVec 64) #x0000000000000000)
(model-add temp18_24 () (_ BitVec 64) #x0000000000000000)
(model-add temp18_25
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp18_26 () (_ BitVec 64) #x0000000000000001)
(model-add temp18_27 () (_ BitVec 64) #x0000000000000001)
(model-add temp18_28
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp18_29 () (_ BitVec 64) #x0000000000000002)
(model-add temp18_30 () (_ BitVec 64) #x0000000000000002)
(model-add temp18_31
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp18_32 () (_ BitVec 64) #x0000000000000003)
(model-add temp18_33 () (_ BitVec 64) #x0000000000000003)
(model-add temp18_34
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp18_35 () (_ BitVec 64) #x0000000000000004)
(model-add temp18_36 () (_ BitVec 64) #x0000000000000004)
(model-add temp18_37
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp18_38 () (_ BitVec 64) #x0000000000000005)
(model-add temp18_39 () (_ BitVec 64) #x0000000000000005)
(model-add temp18_40
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp18_41 () (_ BitVec 64) #x0000000000000001)
(model-add temp18_42 () (_ BitVec 64) #x0000000000000001)
(model-add temp18_43
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp18_44
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp18_45 () (_ BitVec 64) #x0000000000000001)
(model-add var207648 () (_ BitVec 64) #x0000000000000001)
(model-del k!0)
(model-add ARGNAME_w_ih_NAMEEND_DIM
           ()
           (_ BitVec 64)
           (ite (or k!0 (= #x0000000000000001 #x7fffffffffffffff))
                #x0000000000000001
                (bvadd #x0000000000000001 #x0000000000000001)))
(model-del k!1)
(model-add ARGNAME_input_NAMEEND_DIMSIZE
           ()
           (Array (_ BitVec 64) (_ BitVec 64))
           ((as const (Array (_ BitVec 64) (_ BitVec 64))) k!1))
(model-del k!2)
(model-add ARGNAME_w_ih_NAMEEND_DIMSIZE
           ()
           (Array (_ BitVec 64) (_ BitVec 64))
           ((as const (Array (_ BitVec 64) (_ BitVec 64))) k!2))
(model-del k!3)
(model-add k!0 () Bool (not k!3))
(model-del k!4)
(model-add k!1 () (_ BitVec 64) (ite k!4 k!2 (bvnot k!2)))






