Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 17:36:47 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_20_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.882ns (29.138%)  route 2.145ns (70.862%))
  Logic Levels:           10  (CARRY8=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 5.896 - 4.000 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.378ns (routing 0.338ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.309ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5029, routed)        1.378     2.329    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X126Y399       FDCE                                         r  Delay1No14_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y399       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.407 r  Delay1No14_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.795     3.202    Delay1No13_instance/Y_reg[33]_0[4]
    SLICE_X134Y412       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.252 r  Delay1No13_instance/geqOp_carry_i_14/O
                         net (fo=1, routed)           0.010     3.262    SumTree0_0_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X134Y412       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.417 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.443    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X134Y413       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.458 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.484    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X134Y414       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.536 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.169     3.705    Delay1No13_instance/CO[0]
    SLICE_X134Y415       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.109     3.814 r  Delay1No13_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.231     4.045    Delay1No13_instance/SumTree0_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X134Y415       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.194 r  Delay1No13_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.155     4.349    Delay1No13_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X134Y416       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.384 r  Delay1No13_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.226     4.610    Delay1No14_instance/shiftVal__5[0]
    SLICE_X133Y415       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     4.710 r  Delay1No14_instance/shiftedFracY_d1[41]_i_3/O
                         net (fo=4, routed)           0.263     4.973    Delay1No14_instance/shiftedFracY_d1_reg[38][10]
    SLICE_X132Y419       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     5.062 r  Delay1No14_instance/shiftedFracY_d1[33]_i_4/O
                         net (fo=2, routed)           0.194     5.256    Delay1No13_instance/Y_reg[26]_0[10]
    SLICE_X130Y417       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     5.306 r  Delay1No13_instance/shiftedFracY_d1[33]_i_1/O
                         net (fo=1, routed)           0.050     5.356    SumTree0_0_impl_instance/FPAddSubOp_instance/D[22]
    SLICE_X130Y417       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5029, routed)        1.236     5.896    SumTree0_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X130Y417       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/C
                         clock pessimism              0.373     6.269    
                         clock uncertainty           -0.035     6.233    
    SLICE_X130Y417       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.258    SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]
  -------------------------------------------------------------------
                         required time                          6.258    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  0.903    




