Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Oct 18 16:32:25 2023
| Host         : DESKTOP-0BPDNHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/Donghan/AppData/Roaming/Xilinx/Vivado/timing.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.174        0.000                      0                  814        0.137        0.000                      0                  814        6.000        0.000                       0                   266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.500}      13.000          76.923          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.174        0.000                      0                  549        0.137        0.000                      0                  549        6.000        0.000                       0                   266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 9.903        0.000                      0                  265        1.982        0.000                      0                  265  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 data_length_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[3]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 4.436ns (53.232%)  route 3.898ns (46.768%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_r_reg[1]/Q
                         net (fo=4, unplaced)         0.765     3.699    data_length_r[1]
                                                                      r  data_A_OBUF[4]_inst_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 r  data_A_OBUF[4]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.443    data_A_OBUF[4]_inst_i_13_n_0
                                                                      r  data_A_OBUF[4]_inst_i_12/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.567 f  data_A_OBUF[4]_inst_i_12/O
                         net (fo=1, unplaced)         0.449     5.016    data_A_OBUF[4]_inst_i_12_n_0
                                                                      f  data_A_OBUF[4]_inst_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.140 r  data_A_OBUF[4]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     5.140    data_A_OBUF[4]_inst_i_7_n_0
                                                                      r  data_A_OBUF[4]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.673 f  data_A_OBUF[4]_inst_i_2/CO[3]
                         net (fo=18, unplaced)        0.975     6.648    sm_tlast_r2
                                                                      f  data_A_OBUF[5]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.772 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     7.232    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  data_A_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.356 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.156    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.791 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.791    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.035    12.965    
                         output delay                -2.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 data_length_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[5]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 4.436ns (53.232%)  route 3.898ns (46.768%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_r_reg[1]/Q
                         net (fo=4, unplaced)         0.765     3.699    data_length_r[1]
                                                                      r  data_A_OBUF[4]_inst_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 r  data_A_OBUF[4]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.443    data_A_OBUF[4]_inst_i_13_n_0
                                                                      r  data_A_OBUF[4]_inst_i_12/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.567 f  data_A_OBUF[4]_inst_i_12/O
                         net (fo=1, unplaced)         0.449     5.016    data_A_OBUF[4]_inst_i_12_n_0
                                                                      f  data_A_OBUF[4]_inst_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.140 r  data_A_OBUF[4]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     5.140    data_A_OBUF[4]_inst_i_7_n_0
                                                                      r  data_A_OBUF[4]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.673 f  data_A_OBUF[4]_inst_i_2/CO[3]
                         net (fo=18, unplaced)        0.975     6.648    sm_tlast_r2
                                                                      f  data_A_OBUF[5]_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.772 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     7.232    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  data_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.356 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.156    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.791 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.791    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.035    12.965    
                         output delay                -2.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 data_length_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[2]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 4.312ns (55.643%)  route 3.438ns (44.357%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_r_reg[1]/Q
                         net (fo=4, unplaced)         0.765     3.699    data_length_r[1]
                                                                      r  data_A_OBUF[4]_inst_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 r  data_A_OBUF[4]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.443    data_A_OBUF[4]_inst_i_13_n_0
                                                                      r  data_A_OBUF[4]_inst_i_12/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.567 f  data_A_OBUF[4]_inst_i_12/O
                         net (fo=1, unplaced)         0.449     5.016    data_A_OBUF[4]_inst_i_12_n_0
                                                                      f  data_A_OBUF[4]_inst_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.140 r  data_A_OBUF[4]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     5.140    data_A_OBUF[4]_inst_i_7_n_0
                                                                      r  data_A_OBUF[4]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.673 f  data_A_OBUF[4]_inst_i_2/CO[3]
                         net (fo=18, unplaced)        0.975     6.648    sm_tlast_r2
                                                                      f  data_A_OBUF[2]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.772 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.572    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.207 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.207    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.035    12.965    
                         output delay                -2.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 data_length_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_A[4]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 4.312ns (55.643%)  route 3.438ns (44.357%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 13.000 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_length_r_reg[1]/Q
                         net (fo=4, unplaced)         0.765     3.699    data_length_r[1]
                                                                      r  data_A_OBUF[4]_inst_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.994 r  data_A_OBUF[4]_inst_i_13/O
                         net (fo=1, unplaced)         0.449     4.443    data_A_OBUF[4]_inst_i_13_n_0
                                                                      r  data_A_OBUF[4]_inst_i_12/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.567 f  data_A_OBUF[4]_inst_i_12/O
                         net (fo=1, unplaced)         0.449     5.016    data_A_OBUF[4]_inst_i_12_n_0
                                                                      f  data_A_OBUF[4]_inst_i_7/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.140 r  data_A_OBUF[4]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     5.140    data_A_OBUF[4]_inst_i_7_n_0
                                                                      r  data_A_OBUF[4]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.673 f  data_A_OBUF[4]_inst_i_2/CO[3]
                         net (fo=18, unplaced)        0.975     6.648    sm_tlast_r2
                                                                      f  data_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.572    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.207 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.207    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                         clock pessimism              0.000    13.000    
                         clock uncertainty           -0.035    12.965    
                         output delay                -2.000    10.965    
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 tap_Do_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 8.633ns (74.858%)  route 2.899ns (25.142%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Do_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_Do_r_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    tap_Do_r[16]
                                                                      r  product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    product__0_n_106
                                                                      r  product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    product__1_n_105
                                                                      r  accum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  accum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    accum_r[19]_i_10_n_0
                                                                      r  accum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  accum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    accum_r_reg[19]_i_7_n_0
                                                                      r  accum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  accum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    accum_r_reg[23]_i_7_n_0
                                                                      r  accum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  accum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.050    product__3[27]
                                                                      r  accum_r[27]_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    12.357 r  accum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.357    accum_r[27]_i_3_n_0
                                                                      r  accum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  accum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    accum_r_reg[27]_i_2_n_0
                                                                      r  accum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.064 r  accum_r_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.682    in11[31]
                                                                      r  accum_r[31]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    13.989 r  accum_r[31]_i_1/O
                         net (fo=2, unplaced)         0.000    13.989    accum_w[31]
                         FDCE                                         r  accum_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[31]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    accum_r_reg[31]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 tap_Do_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            y_buf_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 8.633ns (74.858%)  route 2.899ns (25.142%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Do_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_Do_r_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    tap_Do_r[16]
                                                                      r  product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    product__0_n_106
                                                                      r  product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    product__1_n_105
                                                                      r  accum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  accum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    accum_r[19]_i_10_n_0
                                                                      r  accum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  accum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    accum_r_reg[19]_i_7_n_0
                                                                      r  accum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  accum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    accum_r_reg[23]_i_7_n_0
                                                                      r  accum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  accum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.050    product__3[27]
                                                                      r  accum_r[27]_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    12.357 r  accum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.357    accum_r[27]_i_3_n_0
                                                                      r  accum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  accum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    accum_r_reg[27]_i_2_n_0
                                                                      r  accum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.064 r  accum_r_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.682    in11[31]
                                                                      r  accum_r[31]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    13.989 r  accum_r[31]_i_1/O
                         net (fo=2, unplaced)         0.000    13.989    accum_w[31]
                         FDCE                                         r  y_buf_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buf_r_reg[31]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    y_buf_r_reg[31]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 tap_Do_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 8.516ns (74.601%)  route 2.899ns (25.399%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Do_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_Do_r_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    tap_Do_r[16]
                                                                      r  product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    product__0_n_106
                                                                      r  product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    product__1_n_105
                                                                      r  accum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  accum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    accum_r[19]_i_10_n_0
                                                                      r  accum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  accum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    accum_r_reg[19]_i_7_n_0
                                                                      r  accum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  accum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.933    product__3[23]
                                                                      r  accum_r[23]_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    12.240 r  accum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    12.240    accum_r[23]_i_3_n_0
                                                                      r  accum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  accum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    accum_r_reg[23]_i_2_n_0
                                                                      r  accum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.947 r  accum_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.565    in11[27]
                                                                      r  accum_r[27]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    13.872 r  accum_r[27]_i_1/O
                         net (fo=2, unplaced)         0.000    13.872    accum_w[27]
                         FDCE                                         r  accum_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[27]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    accum_r_reg[27]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 tap_Do_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            y_buf_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.415ns  (logic 8.516ns (74.601%)  route 2.899ns (25.399%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Do_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_Do_r_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    tap_Do_r[16]
                                                                      r  product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    product__0_n_106
                                                                      r  product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    product__1_n_105
                                                                      r  accum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  accum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    accum_r[19]_i_10_n_0
                                                                      r  accum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  accum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    accum_r_reg[19]_i_7_n_0
                                                                      r  accum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  accum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.933    product__3[23]
                                                                      r  accum_r[23]_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    12.240 r  accum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    12.240    accum_r[23]_i_3_n_0
                                                                      r  accum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  accum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    accum_r_reg[23]_i_2_n_0
                                                                      r  accum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.947 r  accum_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.565    in11[27]
                                                                      r  accum_r[27]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.307    13.872 r  accum_r[27]_i_1/O
                         net (fo=2, unplaced)         0.000    13.872    accum_w[27]
                         FDCE                                         r  y_buf_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buf_r_reg[27]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    y_buf_r_reg[27]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 tap_Do_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.285ns  (logic 8.552ns (75.779%)  route 2.733ns (24.221%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Do_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_Do_r_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    tap_Do_r[16]
                                                                      r  product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    product__0_n_106
                                                                      r  product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    product__1_n_105
                                                                      r  accum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  accum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    accum_r[19]_i_10_n_0
                                                                      r  accum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  accum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    accum_r_reg[19]_i_7_n_0
                                                                      r  accum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  accum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    accum_r_reg[23]_i_7_n_0
                                                                      r  accum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  accum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.050    product__3[27]
                                                                      r  accum_r[27]_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    12.357 r  accum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.357    accum_r[27]_i_3_n_0
                                                                      r  accum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  accum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    accum_r_reg[27]_i_2_n_0
                                                                      r  accum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.989 r  accum_r_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    13.441    in11[30]
                                                                      r  accum_r[30]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301    13.742 r  accum_r[30]_i_1/O
                         net (fo=2, unplaced)         0.000    13.742    accum_w[30]
                         FDCE                                         r  accum_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[30]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    accum_r_reg[30]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 tap_Do_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            y_buf_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.285ns  (logic 8.552ns (75.779%)  route 2.733ns (24.221%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_Do_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_Do_r_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    tap_Do_r[16]
                                                                      r  product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    product__0_n_106
                                                                      r  product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    product__1_n_105
                                                                      r  accum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  accum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000    10.442    accum_r[19]_i_10_n_0
                                                                      r  accum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  accum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    accum_r_reg[19]_i_7_n_0
                                                                      r  accum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  accum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    accum_r_reg[23]_i_7_n_0
                                                                      r  accum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  accum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618    12.050    product__3[27]
                                                                      r  accum_r[27]_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    12.357 r  accum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    12.357    accum_r[27]_i_3_n_0
                                                                      r  accum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  accum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    accum_r_reg[27]_i_2_n_0
                                                                      r  accum_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.989 r  accum_r_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    13.441    in11[30]
                                                                      r  accum_r[30]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.301    13.742 r  accum_r[30]_i_1/O
                         net (fo=2, unplaced)         0.000    13.742    accum_w[30]
                         FDCE                                         r  y_buf_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buf_r_reg[30]/C
                         clock pessimism              0.184    15.311    
                         clock uncertainty           -0.035    15.276    
                         FDCE (Setup_fdce_C_D)        0.044    15.320    y_buf_r_reg[30]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                  1.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axi_lite_raddr_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            axi_lite_raddr_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_raddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_lite_raddr_r_reg[11]/Q
                         net (fo=2, unplaced)         0.136     0.960    axi_lite_raddr_r[11]
                                                                      r  axi_lite_raddr_r[11]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.058 r  axi_lite_raddr_r[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    axi_lite_raddr_r[11]_i_1_n_0
                         FDCE                                         r  axi_lite_raddr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_raddr_r_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axi_lite_raddr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 axi_lite_raddr_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            axi_lite_raddr_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_raddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_lite_raddr_r_reg[10]/Q
                         net (fo=3, unplaced)         0.139     0.963    axi_lite_raddr_r[10]
                                                                      r  axi_lite_raddr_r[10]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.061 r  axi_lite_raddr_r[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    axi_lite_raddr_r[10]_i_1_n_0
                         FDCE                                         r  axi_lite_raddr_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_raddr_r_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axi_lite_raddr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 axi_lite_raddr_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            axi_lite_raddr_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_raddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_lite_raddr_r_reg[8]/Q
                         net (fo=3, unplaced)         0.139     0.963    axi_lite_raddr_r[8]
                                                                      r  axi_lite_raddr_r[8]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.061 r  axi_lite_raddr_r[8]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    axi_lite_raddr_r[8]_i_1_n_0
                         FDCE                                         r  axi_lite_raddr_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_raddr_r_reg[8]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axi_lite_raddr_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 axi_lite_raddr_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            axi_lite_raddr_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_raddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_lite_raddr_r_reg[9]/Q
                         net (fo=3, unplaced)         0.139     0.963    axi_lite_raddr_r[9]
                                                                      r  axi_lite_raddr_r[9]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.061 r  axi_lite_raddr_r[9]_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    axi_lite_raddr_r[9]_i_1_n_0
                         FDCE                                         r  axi_lite_raddr_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_raddr_r_reg[9]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axi_lite_raddr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ap_status_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            wready_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_status_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  ap_status_r_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    p_0_in2_in
                                                                      r  wready_r_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.070 r  wready_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    wready_r0
                         FDCE                                         r  wready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  wready_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    wready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 y_buf_emp_r_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            sm_tvalid_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  y_buf_emp_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  y_buf_emp_r_reg/Q
                         net (fo=14, unplaced)        0.153     0.977    y_buf_emp_r
                                                                      f  sm_tvalid_r_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.075 r  sm_tvalid_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    sm_tvalid_r_i_1_n_0
                         FDCE                                         r  sm_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tvalid_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 axi_lite_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_length_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_lite_wdata_r_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.970    tap_Di_OBUF[0]
                         FDCE                                         r  data_length_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    data_length_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 axi_lite_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_length_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_lite_wdata_r_reg[1]/Q
                         net (fo=2, unplaced)         0.145     0.970    tap_Di_OBUF[1]
                         FDCE                                         r  data_length_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    data_length_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 axi_lite_wdata_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_length_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_wdata_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_lite_wdata_r_reg[2]/Q
                         net (fo=2, unplaced)         0.145     0.970    tap_Di_OBUF[2]
                         FDCE                                         r  data_length_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    data_length_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 axi_lite_wdata_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            data_length_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_lite_wdata_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_lite_wdata_r_reg[3]/Q
                         net (fo=2, unplaced)         0.145     0.970    tap_Di_OBUF[3]
                         FDCE                                         r  data_length_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_length_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    data_length_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.500 }
Period(ns):         13.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         13.000      10.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FSM_sequential_state_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               FSM_sequential_state_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               accum_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               accum_r_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               accum_r_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               accum_r_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               accum_r_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               accum_r_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         13.000      12.000               accum_r_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                FSM_sequential_state_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                FSM_sequential_state_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                FSM_sequential_state_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                FSM_sequential_state_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                FSM_sequential_state_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                FSM_sequential_state_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                FSM_sequential_state_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                FSM_sequential_state_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.500       6.000                accum_r_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.982ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.903ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            ap_status_r_reg[2]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.900     4.795    FSM_sequential_state_r[1]_i_2_n_0
                         FDPE                                         f  ap_status_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_status_r_reg[2]/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.035    15.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    14.698    ap_status_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  9.903    

Slack (MET) :             9.903ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            arready_r_reg/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.900     4.795    FSM_sequential_state_r[1]_i_2_n_0
                         FDPE                                         f  arready_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  arready_r_reg/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.035    15.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    14.698    arready_r_reg
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  9.903    

Slack (MET) :             9.903ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            x_buf_emp_r_reg/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.900     4.795    FSM_sequential_state_r[1]_i_2_n_0
                         FDPE                                         f  x_buf_emp_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  x_buf_emp_r_reg/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.035    15.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    14.698    x_buf_emp_r_reg
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  9.903    

Slack (MET) :             9.903ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            y_buf_emp_r_reg/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.900     4.795    FSM_sequential_state_r[1]_i_2_n_0
                         FDPE                                         f  y_buf_emp_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  y_buf_emp_r_reg/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.035    15.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    14.698    y_buf_emp_r_reg
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  9.903    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FSM_sequential_state_r_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.900     4.795    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_state_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_r_reg[0]/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.035    15.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    14.740    FSM_sequential_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FSM_sequential_state_r_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.900     4.795    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_state_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_r_reg[1]/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.035    15.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    14.740    FSM_sequential_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.900     4.795    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[0]/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.035    15.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    14.740    accum_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[10]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.900     4.795    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[10]/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.035    15.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    14.740    accum_r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[11]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.900     4.795    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[11]/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.035    15.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    14.740    accum_r_reg[11]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[12]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.000ns  (axis_clk rise@13.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 1.096ns (39.196%)  route 1.700ns (60.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 15.128 - 13.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     3.771    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.895 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.900     4.795    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     13.000    13.000 r  
                                                      0.000    13.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    13.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    13.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    14.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    14.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.439    15.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[12]/C
                         clock pessimism              0.000    15.128    
                         clock uncertainty           -0.035    15.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    14.740    accum_r_reg[12]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  9.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FSM_sequential_state_r_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.379     2.962    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_state_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_r_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_sequential_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            FSM_sequential_state_r_reg[1]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.379     2.962    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  FSM_sequential_state_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_state_r_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    FSM_sequential_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.379     2.962    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    accum_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[10]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.379     2.962    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    accum_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[11]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.379     2.962    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[11]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    accum_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[12]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.379     2.962    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[12]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    accum_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[13]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.379     2.962    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[13]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    accum_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[14]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.379     2.962    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[14]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    accum_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[15]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.379     2.962    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[15]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    accum_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Destination:            accum_r_reg[16]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.500ns period=13.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.245ns (25.517%)  route 0.716ns (74.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.538    axis_rst_n_IBUF
                                                                      r  FSM_sequential_state_r[1]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.583 f  FSM_sequential_state_r[1]_i_2/O
                         net (fo=265, unplaced)       0.379     2.962    FSM_sequential_state_r[1]_i_2_n_0
                         FDCE                                         f  accum_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=265, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  accum_r_reg[16]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    accum_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.982    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.168ns  (logic 4.941ns (68.938%)  route 2.226ns (31.062%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  arvalid (IN)
                         net (fo=0)                   0.000     2.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  arvalid_IBUF_inst/O
                         net (fo=32, unplaced)        0.800     3.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[7]_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     3.921 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.921    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     4.468 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.477    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.808 r  tap_A_OBUF[11]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     5.426    tap_A1[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.307     5.733 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.533    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.168 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.168    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.921ns  (logic 4.860ns (70.228%)  route 2.060ns (29.772%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  arvalid (IN)
                         net (fo=0)                   0.000     2.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  arvalid_IBUF_inst/O
                         net (fo=32, unplaced)        0.800     3.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[7]_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     3.921 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.921    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     4.468 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.477    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.733 r  tap_A_OBUF[11]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.452     5.185    tap_A1[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301     5.486 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.286    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.921 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.921    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 4.946ns (72.032%)  route 1.920ns (27.968%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  arvalid (IN)
                         net (fo=0)                   0.000     2.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  arvalid_IBUF_inst/O
                         net (fo=32, unplaced)        0.800     3.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[7]_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     3.921 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.921    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     4.468 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.477    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.814 r  tap_A_OBUF[11]_inst_i_3/O[1]
                         net (fo=1, unplaced)         0.312     5.126    tap_A1[9]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     5.432 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.232    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.867 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.867    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 4.830ns (71.562%)  route 1.919ns (28.438%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  arvalid (IN)
                         net (fo=0)                   0.000     2.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  arvalid_IBUF_inst/O
                         net (fo=32, unplaced)        0.800     3.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[7]_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     3.921 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.921    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     4.468 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.477    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.709 r  tap_A_OBUF[11]_inst_i_3/O[0]
                         net (fo=1, unplaced)         0.311     5.020    tap_A1[8]
                                                                      r  tap_A_OBUF[8]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     5.315 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.115    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.750 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.750    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 4.719ns (70.021%)  route 2.020ns (29.979%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  arvalid (IN)
                         net (fo=0)                   0.000     2.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  arvalid_IBUF_inst/O
                         net (fo=32, unplaced)        0.800     3.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[7]_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     3.921 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.921    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.656     4.577 r  tap_A_OBUF[7]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.421     4.998    tap_A1[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.307     5.305 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.105    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.740 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.740    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 4.463ns (66.878%)  route 2.210ns (33.122%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     2.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    araddr_IBUF[4]
                                                                      r  tap_A_OBUF[7]_inst_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  tap_A_OBUF[7]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     3.895    tap_A_OBUF[7]_inst_i_13_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.322 r  tap_A_OBUF[7]_inst_i_3/O[1]
                         net (fo=1, unplaced)         0.611     4.933    tap_A1[5]
                                                                      r  tap_A_OBUF[5]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.306     5.239 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.039    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.674 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.674    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 4.650ns (69.701%)  route 2.021ns (30.299%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  arvalid (IN)
                         net (fo=0)                   0.000     2.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  arvalid_IBUF_inst/O
                         net (fo=32, unplaced)        0.800     3.771    arvalid_IBUF
                                                                      r  tap_A_OBUF[7]_inst_i_9/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     3.921 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.921    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.593     4.514 r  tap_A_OBUF[7]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.422     4.936    tap_A1[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301     5.237 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.037    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.672 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.672    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.576ns  (logic 3.854ns (58.613%)  route 2.721ns (41.387%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     2.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    araddr_IBUF[2]
                                                                      r  axi_lite_raddr_r[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  axi_lite_raddr_r[2]_i_1/O
                         net (fo=2, unplaced)         1.122     5.017    axi_lite_raddr_r[2]_i_1_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.141 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.941    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.576 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.576    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.576ns  (logic 3.854ns (58.613%)  route 2.721ns (41.387%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     2.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    araddr_IBUF[3]
                                                                      r  axi_lite_raddr_r[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.895 r  axi_lite_raddr_r[3]_i_1/O
                         net (fo=2, unplaced)         1.122     5.017    axi_lite_raddr_r[3]_i_1_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.141 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.941    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.576 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.576    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.404ns  (logic 3.854ns (60.187%)  route 2.549ns (39.813%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     2.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[5]_inst/O
                         net (fo=6, unplaced)         0.800     3.771    araddr_IBUF[5]
                                                                      r  tap_A_OBUF[11]_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.895 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.950     4.845    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.969 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.769    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.404 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.404    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    tap_Do_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     2.583 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.071    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    tap_Do_IBUF[10]
                                                                      r  rdata_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     2.583 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.071    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    tap_Do_IBUF[11]
                                                                      r  rdata_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     2.583 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.071    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    tap_Do_IBUF[12]
                                                                      r  rdata_OBUF[12]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     2.583 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.071    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    tap_Do_IBUF[13]
                                                                      r  rdata_OBUF[13]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     2.583 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.071    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    tap_Do_IBUF[14]
                                                                      r  rdata_OBUF[14]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     2.583 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.071    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    tap_Do_IBUF[15]
                                                                      r  rdata_OBUF[15]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     2.583 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.071    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    tap_Do_IBUF[16]
                                                                      r  rdata_OBUF[16]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     2.583 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.071    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[17]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[17] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[17]
                                                                      r  tap_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  tap_Do_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    tap_Do_IBUF[17]
                                                                      r  rdata_OBUF[17]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     2.583 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.071    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[18]
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock input port clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  tap_Do[18] (IN)
                         net (fo=0)                   0.000     2.000    tap_Do[18]
                                                                      r  tap_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.200 r  tap_Do_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     2.538    tap_Do_IBUF[18]
                                                                      r  rdata_OBUF[18]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     2.583 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     2.920    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     4.071 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.071    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





