(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : BBB_CAPE_PCB_AN_V_1_1.brd                     )
(    Software Version : 16.6-2015S056                                 )
(    Date/Time        : Tue May 17 17:58:43 2016                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:\USERS\MSAHADAT3\DROPBOX\GATECH\BBB_CAPE\allegro'
Design Directory:            '.'
Old design name:             'C:/Users/msahadat3/Dropbox/GATech/BBB_CAPE/allegro/BBB_CAPE_PCB_AN_V_1_1.brd'
New design name:             'BBB_CAPE_PCB_AN_V_1_1.brd'

CmdLine: netrev.exe -y 1 -i C:\USERS\MSAHADAT3\DROPBOX\GATECH\BBB_CAPE\allegro C:\Users\msahadat3\Dropbox\GATech\BBB_CAPE\allegro\BBB_CAPE_PCB_AN_V_1_1.brd C:\USERS\MSAHADAT3\DROPBOX\GATECH\BBB_CAPE\allegro\BBB_CAPE_PCB_AN_V_1_1.brd

------ Preparing to read pst files ------

Starting to read C:/USERS/MSAHADAT3/DROPBOX/GATECH/BBB_CAPE/allegro/pstchip.dat 
   Finished reading C:/USERS/MSAHADAT3/DROPBOX/GATECH/BBB_CAPE/allegro/pstchip.dat (00:00:00.05)
Starting to read C:/USERS/MSAHADAT3/DROPBOX/GATECH/BBB_CAPE/allegro/pstxprt.dat 
   Finished reading C:/USERS/MSAHADAT3/DROPBOX/GATECH/BBB_CAPE/allegro/pstxprt.dat (00:00:00.00)
Starting to read C:/USERS/MSAHADAT3/DROPBOX/GATECH/BBB_CAPE/allegro/pstxnet.dat 
   Finished reading C:/USERS/MSAHADAT3/DROPBOX/GATECH/BBB_CAPE/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/CADENCE/SPB_16.6/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/CADENCE/SPB_16.6/share/local/pcb/symbols 
           C:/CADENCE/SPB_16.6/share/PCB/pcb_lib/symbols 
           C:/CADENCE/SPB_16.6/share/PCB/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/CADENCE/SPB_16.6/share/local/pcb/padstacks 
           C:/CADENCE/SPB_16.6/share/PCB/pcb_lib/symbols 
           C:/CADENCE/SPB_16.6/share/PCB/allegrolib/symbols 


------ Summary Statistics ------


netrev run on May 17 17:58:43 2016
   DESIGN NAME : 'BBB_CAPE_PCB_AN_V_1_1'
   PACKAGING ON Aug  3 2015 18:16:55

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:02:22
elapsed time  0:00:01

