# aclk {FREQ_HZ 333250000 CLK_DOMAIN design_1_ddr4_0_0_c0_ddr4_ui_clk PHASE 0.00}
# Clock Domain: design_1_ddr4_0_0_c0_ddr4_ui_clk
create_clock -name aclk -period 3.001 [get_ports aclk]
# Generated clocks
