$date
	Mon Jun 10 00:07:50 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cpu_tb $end
$var wire 16 ! AC [15:0] $end
$var reg 1 " CLK $end
$var reg 1 # RESET $end
$scope module cpu_UT $end
$var wire 16 $ AC [0:15] $end
$var wire 1 % AC_CLK $end
$var wire 1 & AC_CLR $end
$var wire 16 ' AC_Dataout [15:0] $end
$var wire 1 ( AC_INR $end
$var wire 1 ) AC_LD $end
$var wire 16 * ALU_A [15:0] $end
$var wire 16 + ALU_B [15:0] $end
$var wire 1 , ALU_E $end
$var wire 16 - ALU_Result [15:0] $end
$var wire 1 . ALU_Select $end
$var wire 1 / AR_CLK $end
$var wire 1 0 AR_CLR $end
$var wire 12 1 AR_Dataout [11:0] $end
$var wire 1 2 AR_INR $end
$var wire 1 3 AR_LD $end
$var wire 1 4 CLK $end
$var wire 1 5 COUN_CLK $end
$var wire 1 6 COUN_CLR $end
$var wire 4 7 COUN_coun_out [3:0] $end
$var wire 4 8 DEC_indata [3:0] $end
$var wire 16 9 DEC_outdata [15:0] $end
$var wire 1 : DR_CLK $end
$var wire 1 ; DR_CLR $end
$var wire 16 < DR_Dataout [15:0] $end
$var wire 1 = DR_INR $end
$var wire 1 > DR_LD $end
$var wire 1 ? IR_CLK $end
$var wire 1 @ IR_CLR $end
$var wire 16 A IR_Dataout [15:0] $end
$var wire 1 B IR_INR $end
$var wire 1 C IR_LD $end
$var wire 1 D MEME_clk $end
$var wire 12 E MEM_add_line [11:0] $end
$var wire 16 F MEM_data_line [15:0] $end
$var wire 1 G MEM_r_line $end
$var wire 1 H MEM_w_line $end
$var wire 1 I MRI_AC_LD $end
$var wire 1 J MRI_PC_LD $end
$var wire 1 K PC_CLK $end
$var wire 1 L PC_CLR $end
$var wire 12 M PC_Dataout [11:0] $end
$var wire 1 N PC_INR $end
$var wire 1 O PC_LD $end
$var wire 1 P RESET $end
$var wire 1 Q RRI_AC_LD $end
$var wire 1 R RRI_PC_LD $end
$var wire 1 S r $end
$var reg 16 T AC_Datain [15:0] $end
$var reg 12 U AR_Datain [11:0] $end
$var reg 16 V DR_Datain [15:0] $end
$var reg 1 W Datain_MEM $end
$var reg 1 X EXT $end
$var reg 1 Y Fetched $end
$var reg 16 Z IR_Datain [15:0] $end
$var reg 12 [ PC_Datain [11:0] $end
$scope module AR $end
$var wire 1 / CLK $end
$var wire 1 0 CLR $end
$var wire 12 \ Datain [11:0] $end
$var wire 1 2 INR $end
$var wire 1 3 LD $end
$var reg 12 ] Dataout [11:0] $end
$upscope $end
$scope module PC $end
$var wire 1 K CLK $end
$var wire 1 L CLR $end
$var wire 12 ^ Datain [11:0] $end
$var wire 1 N INR $end
$var wire 1 O LD $end
$var reg 12 _ Dataout [11:0] $end
$upscope $end
$scope module DR $end
$var wire 1 : CLK $end
$var wire 1 ; CLR $end
$var wire 16 ` Datain [15:0] $end
$var wire 1 = INR $end
$var wire 1 > LD $end
$var reg 16 a Dataout [15:0] $end
$upscope $end
$scope module IR $end
$var wire 1 ? CLK $end
$var wire 1 @ CLR $end
$var wire 16 b Datain [15:0] $end
$var wire 1 B INR $end
$var wire 1 C LD $end
$var reg 16 c Dataout [15:0] $end
$upscope $end
$scope module Accumlator $end
$var wire 1 % CLK $end
$var wire 1 & CLR $end
$var wire 16 d Datain [15:0] $end
$var wire 1 ( INR $end
$var wire 1 ) LD $end
$var reg 16 e Dataout [15:0] $end
$upscope $end
$scope module ALU $end
$var wire 16 f A [15:0] $end
$var wire 16 g B [15:0] $end
$var wire 1 . Select $end
$var reg 1 h E $end
$var reg 16 i Result [15:0] $end
$upscope $end
$scope module Counter $end
$var wire 1 5 CLK $end
$var wire 1 6 CLR $end
$var reg 4 j coun_out [3:0] $end
$upscope $end
$scope module Decoder $end
$var wire 1 k CLK $end
$var wire 1 l CLR $end
$var wire 4 m coun_out [3:0] $end
$var wire 4 n indata [3:0] $end
$var reg 16 o outdata [15:0] $end
$scope module C_D $end
$var wire 1 k CLK $end
$var wire 1 l CLR $end
$var reg 4 p coun_out [3:0] $end
$upscope $end
$upscope $end
$scope module memory $end
$var wire 12 q add_line [11:0] $end
$var wire 1 D clk $end
$var wire 16 r data_line [15:0] $end
$var wire 1 G r_line $end
$var wire 1 H w_line $end
$var reg 16 s dataout [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx s
bx r
bx q
bx p
bx o
bx n
bx m
zl
zk
bx j
bx i
xh
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
xY
xX
xW
bx V
bx U
bx T
xS
xR
xQ
1P
xO
xN
bx M
1L
0K
xJ
xI
xH
xG
bx F
bx E
0D
xC
zB
bx A
z@
0?
x>
z=
bx <
z;
0:
bx 9
bx 8
bx 7
z6
05
04
x3
z2
bx 1
z0
0/
x.
bx -
x,
bx +
bx *
x)
z(
bx '
z&
0%
bx $
1#
0"
bx !
$end
#2
16
#5
b1 o
b1 9
b0 _
b0 M
b0 j
b0 7
b0 8
b0 n
bz s
1"
1/
1K
1:
1?
1%
15
1D
14
#7
0Y
b0 U
b0 \
1N
#10
0"
0/
0K
0:
0?
0%
05
0D
04
#12
bz F
bz r
0)
0O
0R
0Q
0h
0H
1G
0>
0J
0S
13
0.
0I
1C
#15
bx F
bx r
b0 ]
b0 1
b0 E
b0 q
bx s
1"
1/
1K
1:
1?
1%
15
1D
14
#20
0"
0/
0K
0:
0?
0%
05
0D
04
#22
0#
0L
0P
#24
06
#25
b10000000001101 F
b10000000001101 r
b1 _
b1 M
b10000000001101 s
1Y
1"
1/
1K
1:
1?
1%
15
1D
14
#30
0"
0/
0K
0:
0?
0%
05
0D
04
#32
b10 o
b10 9
b1 j
b1 7
b1 8
b1 n
b10000000001101 Z
b10000000001101 b
#34
0N
#35
b10000000001101 c
b10000000001101 A
1"
1/
1K
1:
1?
1%
15
1D
14
#39
bz F
bz r
0G
0C
#40
0"
0/
0K
0:
0?
0%
05
0D
04
#42
b100 o
b100 9
b10 j
b10 7
b10 8
b10 n
b1101 U
b1101 \
#45
b1101 ]
b1101 1
b1101 E
b1101 q
bz s
1"
1/
1K
1:
1?
1%
15
1D
14
#49
03
#50
0"
0/
0K
0:
0?
0%
05
0D
04
#52
b1000 o
b1000 9
b11 j
b11 7
b11 8
b11 n
bz U
bz \
#55
1"
1/
1K
1:
1?
1%
15
1D
14
#59
1>
1G
#60
0"
0/
0K
0:
0?
0%
05
0D
04
#62
b10000 o
b10000 9
b100 j
b100 7
b100 8
b100 n
bz V
bz `
#65
b100 F
b100 r
bz a
bz <
bz +
bz g
b100 s
1"
1/
1K
1:
1?
1%
15
1D
14
#69
bz F
bz r
1)
0>
0G
1I
#70
0"
0/
0K
0:
0?
0%
05
0D
04
#72
b100000 o
b100000 9
b101 j
b101 7
b101 8
b101 n
bz T
bz d
#74
16
#75
b1 o
b1 9
bz e
bz '
bz *
bz f
bz !
bz $
b0 j
b0 7
b0 8
b0 n
bz s
1"
1/
1K
1:
1?
1%
15
1D
14
#77
06
1N
#79
0)
0I
#80
0"
0/
0K
0:
0?
0%
05
0D
04
#82
1G
13
1C
#85
b100 F
b100 r
bz ]
bz 1
bz E
bz q
b10 _
b10 M
b100 s
0Y
b1 U
b1 \
1"
1/
1K
1:
1?
1%
15
1D
14
#90
0"
0/
0K
0:
0?
0%
05
0D
04
#92
b10 o
b10 9
b1 j
b1 7
b1 8
b1 n
#94
0N
#95
bx F
bx r
b1 ]
b1 1
b1 E
b1 q
bx s
1Y
1"
1/
1K
1:
1?
1%
15
1D
14
#99
bz F
bz r
0G
0C
#100
0"
0/
0K
0:
0?
0%
05
0D
04
#102
b100 o
b100 9
b10 j
b10 7
b10 8
b10 n
b1101 U
b1101 \
#105
b1101 ]
b1101 1
b1101 E
b1101 q
bz s
1"
1/
1K
1:
1?
1%
15
1D
14
#109
03
#110
0"
0/
0K
0:
0?
0%
05
0D
04
#112
b1000 o
b1000 9
b11 j
b11 7
b11 8
b11 n
bz U
bz \
#115
1"
1/
1K
1:
1?
1%
15
1D
14
#119
1>
1G
#120
0"
0/
0K
0:
0?
0%
05
0D
04
#122
b10000 o
b10000 9
b100 j
b100 7
b100 8
b100 n
#125
b100 F
b100 r
b100 s
1"
1/
1K
1:
1?
1%
15
1D
14
#129
bz F
bz r
1)
0>
0G
1I
#130
0"
0/
0K
0:
0?
0%
05
0D
04
#132
b100000 o
b100000 9
b101 j
b101 7
b101 8
b101 n
#134
16
#135
b1 o
b1 9
b0 j
b0 7
b0 8
b0 n
bz s
1"
1/
1K
1:
1?
1%
15
1D
14
#137
06
1N
#139
0)
0I
#140
0"
0/
0K
0:
0?
0%
05
0D
04
#142
1G
13
1C
#145
b100 F
b100 r
bz ]
bz 1
bz E
bz q
b11 _
b11 M
b100 s
0Y
b10 U
b10 \
1"
1/
1K
1:
1?
1%
15
1D
14
#150
0"
0/
0K
0:
0?
0%
05
0D
04
#152
b10 o
b10 9
b1 j
b1 7
b1 8
b1 n
