{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 23:28:44 2009 " "Info: Processing started: Mon Oct 26 23:28:44 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scan_clk -c scan_clk " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off scan_clk -c scan_clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/scan_clk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/scan_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan_clk " "Info: Found entity 1: scan_clk" {  } { { "RTL/scan_clk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/RTL/scan_clk.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "scan_clk " "Info: Elaborating entity \"scan_clk\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 scan_clk.v(101) " "Warning (10230): Verilog HDL assignment warning at scan_clk.v(101): truncated value with size 32 to match size of target (12)" {  } { { "RTL/scan_clk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/RTL/scan_clk.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "ROM.v 1 1 " "Warning: Using design file ROM.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/ROM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:DDS_ROM_U0 " "Info: Elaborating entity \"ROM\" for hierarchy \"ROM:DDS_ROM_U0\"" {  } { { "RTL/scan_clk.v" "DDS_ROM_U0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/RTL/scan_clk.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:DDS_ROM_U0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ROM:DDS_ROM_U0\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/ROM.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:DDS_ROM_U0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ROM:DDS_ROM_U0\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/ROM.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q341.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q341 " "Info: Found entity 1: altsyncram_q341" {  } { { "db/altsyncram_q341.tdf" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/db/altsyncram_q341.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q341 ROM:DDS_ROM_U0\|altsyncram:altsyncram_component\|altsyncram_q341:auto_generated " "Info: Elaborating entity \"altsyncram_q341\" for hierarchy \"ROM:DDS_ROM_U0\|altsyncram:altsyncram_component\|altsyncram_q341:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/wave_file/ROM.mif " "Warning: Width of data items in D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/wave_file/ROM.mif is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/wave_file/ROM.mif" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/wave_file/ROM.mif" 23 -1 0 } }  } 0 0 "Width of data items in %1!s! is greater than the memory width. Truncating data items to fit in memory." 0 0 "" 0}
{ "Warning" "WCDB_CDB_MORE_INI_CONTENT" "256 512 " "Warning: Memory depth value (256) in design file differs from memory depth value (512) in Memory Initialization File -- truncated remaining initial content value to fit RAM" {  } { { "ROM.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/ROM.v" 74 0 0 } }  } 0 0 "Memory depth value (%1!d!) in design file differs from memory depth value (%2!d!) in Memory Initialization File -- truncated remaining initial content value to fit RAM" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address DDS_ROM_U0 12 8 " "Warning (12020): Port \"address\" on the entity instantiation of \"DDS_ROM_U0\" is connected to a signal of width 12. The formal width of the signal in the module is 8.  Extra bits will be ignored." {  } { { "RTL/scan_clk.v" "DDS_ROM_U0" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/scan_clk/RTL/scan_clk.v" 119 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_addr\[8\] " "Info: Register \"rom_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_addr\[9\] " "Info: Register \"rom_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_addr\[10\] " "Info: Register \"rom_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_addr\[11\] " "Info: Register \"rom_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Info: Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Info: Implemented 49 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Info: Implemented 10 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Allocated 150 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 23:28:45 2009 " "Info: Processing ended: Mon Oct 26 23:28:45 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
