#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x633be059c070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x633be05c1280 .scope module, "tb" "tb" 3 136;
 .timescale -12 -12;
L_0x633be05d89d0 .functor NOT 1, L_0x633be06158d0, C4<0>, C4<0>, C4<0>;
L_0x633be05d8d80 .functor XOR 256, L_0x633be06154f0, L_0x633be0615640, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x633be05da320 .functor XOR 256, L_0x633be05d8d80, L_0x633be0615760, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x633be0614780_0 .net *"_ivl_10", 255 0, L_0x633be0615760;  1 drivers
v0x633be0614880_0 .net *"_ivl_12", 255 0, L_0x633be05da320;  1 drivers
v0x633be0614960_0 .net *"_ivl_2", 255 0, L_0x633be0615430;  1 drivers
v0x633be0614a20_0 .net *"_ivl_4", 255 0, L_0x633be06154f0;  1 drivers
v0x633be0614b00_0 .net *"_ivl_6", 255 0, L_0x633be0615640;  1 drivers
v0x633be0614c30_0 .net *"_ivl_8", 255 0, L_0x633be05d8d80;  1 drivers
v0x633be0614d10_0 .var "clk", 0 0;
v0x633be0614db0_0 .net "data", 255 0, v0x633be0613920_0;  1 drivers
v0x633be0614e70_0 .net "load", 0 0, v0x633be0613a60_0;  1 drivers
v0x633be0614f10_0 .net "q_dut", 255 0, v0x633be06143f0_0;  1 drivers
v0x633be0614fd0_0 .net "q_ref", 255 0, v0x633be0612c70_0;  1 drivers
v0x633be06150e0_0 .var/2u "stats1", 159 0;
v0x633be06151c0_0 .var/2u "strobe", 0 0;
v0x633be0615280_0 .net "tb_match", 0 0, L_0x633be06158d0;  1 drivers
v0x633be0615320_0 .net "tb_mismatch", 0 0, L_0x633be05d89d0;  1 drivers
E_0x633be05b7600/0 .event negedge, v0x633be05d8f20_0;
E_0x633be05b7600/1 .event posedge, v0x633be05d8f20_0;
E_0x633be05b7600 .event/or E_0x633be05b7600/0, E_0x633be05b7600/1;
L_0x633be0615430 .concat [ 256 0 0 0], v0x633be0612c70_0;
L_0x633be06154f0 .concat [ 256 0 0 0], v0x633be0612c70_0;
L_0x633be0615640 .concat [ 256 0 0 0], v0x633be06143f0_0;
L_0x633be0615760 .concat [ 256 0 0 0], v0x633be0612c70_0;
L_0x633be06158d0 .cmp/eeq 256, L_0x633be0615430, L_0x633be05da320;
S_0x633be05cf860 .scope module, "good1" "reference_module" 3 177, 3 4 0, S_0x633be05c1280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 256 "data";
    .port_info 3 /OUTPUT 256 "q";
v0x633be05d8f20_0 .net "clk", 0 0, v0x633be0614d10_0;  1 drivers
v0x633be05da480_0 .net "data", 255 0, v0x633be0613920_0;  alias, 1 drivers
v0x633be05da8a0_0 .net "load", 0 0, v0x633be0613a60_0;  alias, 1 drivers
v0x633be0612c70_0 .var "q", 255 0;
v0x633be0612d50_0 .var "q_pad", 323 0;
E_0x633be05b7eb0 .event posedge, v0x633be05d8f20_0;
E_0x633be05b8290 .event anyedge, v0x633be0612c70_0, v0x633be0612d50_0;
S_0x633be05cfa40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 13, 3 13 0, S_0x633be05cf860;
 .timescale -12 -12;
v0x633be059ec60_0 .var/2s "i", 31 0;
S_0x633be0612530 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 18, 3 18 0, S_0x633be05cf860;
 .timescale -12 -12;
v0x633be05a1d10_0 .var/2s "i", 31 0;
S_0x633be0612770 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 25, 3 25 0, S_0x633be05cf860;
 .timescale -12 -12;
v0x633be05d8b30_0 .var/2s "i", 31 0;
S_0x633be0612950 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 26, 3 26 0, S_0x633be0612770;
 .timescale -12 -12;
v0x633be05a20d0_0 .var/2s "j", 31 0;
S_0x633be0612f00 .scope module, "stim1" "stimulus_gen" 3 172, 3 41 0, S_0x633be05c1280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /INPUT 256 "q_ref";
    .port_info 3 /INPUT 256 "q_dut";
    .port_info 4 /OUTPUT 1 "load";
    .port_info 5 /OUTPUT 256 "data";
v0x633be0613760_0 .var/2s "blinker_cycle", 31 0;
v0x633be0613860_0 .net "clk", 0 0, v0x633be0614d10_0;  alias, 1 drivers
v0x633be0613920_0 .var "data", 255 0;
v0x633be06139c0_0 .var "errored", 0 0;
v0x633be0613a60_0 .var "load", 0 0;
v0x633be0613b50_0 .net "q_dut", 255 0, v0x633be06143f0_0;  alias, 1 drivers
v0x633be0613bf0_0 .net "q_ref", 255 0, v0x633be0612c70_0;  alias, 1 drivers
v0x633be0613c90_0 .net "tb_match", 0 0, L_0x633be06158d0;  alias, 1 drivers
S_0x633be06131a0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 72, 3 72 0, S_0x633be0612f00;
 .timescale -12 -12;
v0x633be0613380_0 .var/2s "i", 31 0;
S_0x633be0613480 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 100, 3 100 0, S_0x633be0612f00;
 .timescale -12 -12;
v0x633be0613680_0 .var/2s "i", 31 0;
S_0x633be0613df0 .scope module, "top_module1" "top_module" 3 183, 4 1 0, S_0x633be05c1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 256 "data";
    .port_info 3 /OUTPUT 256 "q";
v0x633be0614020_0 .net "clk", 0 0, v0x633be0614d10_0;  alias, 1 drivers
v0x633be0614130_0 .net "data", 255 0, v0x633be0613920_0;  alias, 1 drivers
v0x633be0614240_0 .net "load", 0 0, v0x633be0613a60_0;  alias, 1 drivers
v0x633be0614330_0 .var "next_q", 255 0;
v0x633be06143f0_0 .var "q", 255 0;
E_0x633be058f820 .event anyedge, v0x633be0613b50_0;
S_0x633be0614560 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 191, 3 191 0, S_0x633be05c1280;
 .timescale -12 -12;
E_0x633be05f43f0 .event anyedge, v0x633be06151c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x633be06151c0_0;
    %nor/r;
    %assign/vec4 v0x633be06151c0_0, 0;
    %wait E_0x633be05f43f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x633be0612f00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633be06139c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633be0613760_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x633be0612f00;
T_2 ;
    %pushi/vec4 7, 0, 256;
    %assign/vec4 v0x633be0613920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x633be0613a60_0, 0;
    %wait E_0x633be05b7eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633be0613a60_0, 0;
    %pushi/vec4 15, 15, 256;
    %assign/vec4 v0x633be0613920_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633be06139c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633be0613760_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x633be05b7eb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x633be0613760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x633be0613760_0, 0, 32;
    %load/vec4 v0x633be0613c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x633be06139c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633be06139c0_0, 0, 1;
    %vpi_call/w 3 66 "$display", "Hint: The first test case is a blinker (initial state = 256'h7). First mismatch occurred at cycle %0d.\012Hint:", v0x633be0613760_0 {0 0 0};
T_2.4 ;
T_2.2 ;
    %load/vec4 v0x633be06139c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call/w 3 71 "$display", "Hint: Cycle %0d:         Your game state       Reference game state", v0x633be0613760_0 {0 0 0};
    %fork t_1, S_0x633be06131a0;
    %jmp t_0;
    .scope S_0x633be06131a0;
t_1 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x633be0613380_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x633be0613380_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.9, 5;
    %load/vec4 v0x633be0613380_0;
    %muli 16, 0, 32;
    %addi 15, 0, 32;
    %load/vec4 v0x633be0613380_0;
    %muli 16, 0, 32;
    %load/vec4 v0x633be0613b50_0;
    %load/vec4 v0x633be0613380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0x633be0613bf0_0;
    %load/vec4 v0x633be0613380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %vpi_call/w 3 73 "$display", "Hint:   q[%3d:%3d]     %016b      %016b", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,u16>, S<0,vec4,u16> {4 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x633be0613380_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x633be0613380_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
    .scope S_0x633be0612f00;
t_0 %join;
    %vpi_call/w 3 75 "$display", "Hint:\012Hint:\012" {0 0 0};
T_2.6 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 2147500033, 0, 254;
    %concati/vec4 3, 0, 2;
    %assign/vec4 v0x633be0613920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x633be0613a60_0, 0;
    %wait E_0x633be05b7eb0;
    %wait E_0x633be05b7eb0;
    %wait E_0x633be05b7eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633be0613a60_0, 0;
    %pushi/vec4 15, 15, 256;
    %assign/vec4 v0x633be0613920_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633be06139c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633be0613760_0, 0, 32;
    %pushi/vec4 100, 0, 32;
T_2.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.11, 5;
    %jmp/1 T_2.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x633be05b7eb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x633be0613760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x633be0613760_0, 0, 32;
    %load/vec4 v0x633be0613c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0x633be06139c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633be06139c0_0, 0, 1;
    %vpi_call/w 3 94 "$display", "Hint: The second test case is a glider (initial state = 256'h000200010007). First mismatch occurred at cycle %0d.\012Hint:", v0x633be0613760_0 {0 0 0};
T_2.14 ;
T_2.12 ;
    %load/vec4 v0x633be06139c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v0x633be0613760_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %vpi_call/w 3 99 "$display", "Hint: Cycle %0d:         Your game state       Reference game state", v0x633be0613760_0 {0 0 0};
    %fork t_3, S_0x633be0613480;
    %jmp t_2;
    .scope S_0x633be0613480;
t_3 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x633be0613680_0, 0, 32;
T_2.19 ;
    %load/vec4 v0x633be0613680_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.20, 5;
    %load/vec4 v0x633be0613680_0;
    %muli 16, 0, 32;
    %addi 15, 0, 32;
    %load/vec4 v0x633be0613680_0;
    %muli 16, 0, 32;
    %load/vec4 v0x633be0613b50_0;
    %load/vec4 v0x633be0613680_0;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0x633be0613bf0_0;
    %load/vec4 v0x633be0613680_0;
    %muli 16, 0, 32;
    %part/s 16;
    %vpi_call/w 3 101 "$display", "Hint:   q[%3d:%3d]     %016b      %016b", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,u16>, S<0,vec4,u16> {4 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x633be0613680_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x633be0613680_0, 0, 32;
    %jmp T_2.19;
T_2.20 ;
    %end;
    .scope S_0x633be0612f00;
t_2 %join;
    %vpi_call/w 3 103 "$display", "Hint:\012Hint:\012" {0 0 0};
T_2.16 ;
    %jmp T_2.10;
T_2.11 ;
    %pop/vec4 1;
    %pushi/vec4 2147491841, 0, 249;
    %concati/vec4 78, 0, 7;
    %assign/vec4 v0x633be0613920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x633be0613a60_0, 0;
    %wait E_0x633be05b7eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633be0613a60_0, 0;
    %pushi/vec4 2000, 0, 32;
T_2.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.22, 5;
    %jmp/1 T_2.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x633be05b7eb0;
    %jmp T_2.21;
T_2.22 ;
    %pop/vec4 1;
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 115 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x633be0613920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x633be0613a60_0, 0;
    %wait E_0x633be05b7eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633be0613a60_0, 0;
    %pushi/vec4 200, 0, 32;
T_2.23 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.24, 5;
    %jmp/1 T_2.24, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x633be05b7eb0;
    %jmp T_2.23;
T_2.24 ;
    %pop/vec4 1;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 122 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %and;
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %and;
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 124 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %and;
    %assign/vec4 v0x633be0613920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x633be0613a60_0, 0;
    %wait E_0x633be05b7eb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633be0613a60_0, 0;
    %pushi/vec4 200, 0, 32;
T_2.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.26, 5;
    %jmp/1 T_2.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x633be05b7eb0;
    %jmp T_2.25;
T_2.26 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 131 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x633be05cf860;
T_3 ;
    %wait E_0x633be05b8290;
    %fork t_5, S_0x633be05cfa40;
    %jmp t_4;
    .scope S_0x633be05cfa40;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633be059ec60_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x633be059ec60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x633be0612c70_0;
    %load/vec4 v0x633be059ec60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0x633be059ec60_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x633be0612d50_0, 4, 16;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x633be059ec60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x633be059ec60_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x633be05cf860;
t_4 %join;
    %load/vec4 v0x633be0612c70_0;
    %parti/s 16, 240, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0612d50_0, 4, 16;
    %load/vec4 v0x633be0612c70_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 307, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0612d50_0, 4, 16;
    %fork t_7, S_0x633be0612530;
    %jmp t_6;
    .scope S_0x633be0612530;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633be05a1d10_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x633be05a1d10_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x633be0612d50_0;
    %load/vec4 v0x633be05a1d10_0;
    %muli 18, 0, 32;
    %addi 16, 0, 32;
    %part/s 1;
    %load/vec4 v0x633be05a1d10_0;
    %muli 18, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x633be0612d50_0, 4, 1;
    %load/vec4 v0x633be0612d50_0;
    %load/vec4 v0x633be05a1d10_0;
    %muli 18, 0, 32;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x633be05a1d10_0;
    %muli 18, 0, 32;
    %addi 17, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x633be0612d50_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x633be05a1d10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x633be05a1d10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x633be05cf860;
t_6 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x633be05cf860;
T_4 ;
    %wait E_0x633be05b7eb0;
    %fork t_9, S_0x633be0612770;
    %jmp t_8;
    .scope S_0x633be0612770;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633be05d8b30_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x633be05d8b30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %fork t_11, S_0x633be0612950;
    %jmp t_10;
    .scope S_0x633be0612950;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633be05a20d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x633be05a20d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x633be0612d50_0;
    %load/vec4 v0x633be05d8b30_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x633be05a20d0_0;
    %add;
    %addi 18, 0, 32;
    %part/s 1;
    %pad/u 3;
    %load/vec4 v0x633be0612d50_0;
    %load/vec4 v0x633be05d8b30_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x633be05a20d0_0;
    %add;
    %addi 19, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x633be0612d50_0;
    %load/vec4 v0x633be05d8b30_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x633be05a20d0_0;
    %add;
    %addi 20, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x633be0612d50_0;
    %load/vec4 v0x633be05d8b30_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x633be05a20d0_0;
    %add;
    %subi 0, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x633be0612d50_0;
    %load/vec4 v0x633be05d8b30_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x633be05a20d0_0;
    %add;
    %addi 2, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x633be0612d50_0;
    %load/vec4 v0x633be05d8b30_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x633be05a20d0_0;
    %add;
    %subi 18, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x633be0612d50_0;
    %load/vec4 v0x633be05d8b30_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x633be05a20d0_0;
    %add;
    %subi 17, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %load/vec4 v0x633be0612d50_0;
    %load/vec4 v0x633be05d8b30_0;
    %addi 1, 0, 32;
    %muli 18, 0, 32;
    %load/vec4 v0x633be05a20d0_0;
    %add;
    %subi 16, 0, 32;
    %part/s 1;
    %pad/u 3;
    %add;
    %pushi/vec4 7, 0, 3;
    %and;
    %load/vec4 v0x633be0612c70_0;
    %load/vec4 v0x633be05d8b30_0;
    %muli 16, 0, 32;
    %load/vec4 v0x633be05a20d0_0;
    %add;
    %part/s 1;
    %pad/u 3;
    %or;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x633be05d8b30_0;
    %muli 16, 0, 32;
    %load/vec4 v0x633be05a20d0_0;
    %add;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x633be0612c70_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x633be05a20d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x633be05a20d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x633be0612770;
t_10 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x633be05d8b30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x633be05d8b30_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x633be05cf860;
t_8 %join;
    %load/vec4 v0x633be05da8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x633be05da480_0;
    %assign/vec4 v0x633be0612c70_0, 0;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x633be0613df0;
T_5 ;
    %wait E_0x633be05b7eb0;
    %load/vec4 v0x633be0614240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x633be0614130_0;
    %assign/vec4 v0x633be06143f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x633be0614330_0;
    %assign/vec4 v0x633be06143f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x633be0613df0;
T_6 ;
    %wait E_0x633be058f820;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 240, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 240, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 240, 9;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 240, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 240, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 224, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 224, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 224, 9;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 224, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 224, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 208, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 208, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 208, 9;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 208, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 208, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 192, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 192, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 192, 9;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 192, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 192, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 176, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 176, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 176, 9;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 176, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 176, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 160, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 160, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 160, 9;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 160, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 160, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 144, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 144, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 144, 9;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 144, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 144, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 128, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 128, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 128, 9;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 128, 9;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 128, 9;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 112, 8;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 112, 8;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 112, 8;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 112, 8;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 112, 8;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 96, 8;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 96, 8;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 96, 8;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 96, 8;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 96, 8;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 80, 8;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 80, 8;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 80, 8;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 80, 8;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 80, 8;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 64, 8;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 64, 8;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 64, 8;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 64, 8;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 64, 8;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 48, 7;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 48, 7;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 48, 7;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 48, 7;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 48, 7;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 32, 7;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 32, 7;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 32, 7;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 32, 7;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 16, 6;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 16, 6;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 16, 6;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 16, 6;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 0, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %and;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %load/vec4 v0x633be06143f0_0;
    %parti/s 14, 0, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %or;
    %inv;
    %and;
    %or;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be0614330_0, 4, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x633be05c1280;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633be0614d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633be06151c0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x633be05c1280;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x633be0614d10_0;
    %inv;
    %store/vec4 v0x633be0614d10_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x633be05c1280;
T_9 ;
    %vpi_call/w 3 164 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 165 "$dumpvars", 32'sb00000000000000000000000000000001, v0x633be0613860_0, v0x633be0615320_0, v0x633be0614d10_0, v0x633be0614e70_0, v0x633be0614db0_0, v0x633be0614fd0_0, v0x633be0614f10_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x633be05c1280;
T_10 ;
    %load/vec4 v0x633be06150e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x633be06150e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x633be06150e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %load/vec4 v0x633be06150e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x633be06150e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x633be06150e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x633be06150e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x633be05c1280;
T_11 ;
    %wait E_0x633be05b7600;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x633be06150e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be06150e0_0, 4, 32;
    %load/vec4 v0x633be0615280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x633be06150e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be06150e0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x633be06150e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be06150e0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x633be0614fd0_0;
    %load/vec4 v0x633be0614fd0_0;
    %load/vec4 v0x633be0614f10_0;
    %xor;
    %load/vec4 v0x633be0614fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x633be06150e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be06150e0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x633be06150e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x633be06150e0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_haiku/conwaylife/conwaylife_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/claude-3-haiku-20240307_RERUNS/conwaylife/iter7/response3/top_module.sv";
