{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633091356859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633091356859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 01 14:29:16 2021 " "Processing started: Fri Oct 01 14:29:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633091356859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633091356859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633091356859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_7_1200mv_85c_slow.vho X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_7_1200mv_85c_slow.vho in folder \"X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633091357722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_7_1200mv_0c_slow.vho X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_7_1200mv_0c_slow.vho in folder \"X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633091357842 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_min_1200mv_0c_fast.vho X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_min_1200mv_0c_fast.vho in folder \"X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633091357964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST.vho X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST.vho in folder \"X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633091358104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_7_1200mv_85c_vhd_slow.sdo X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_7_1200mv_85c_vhd_slow.sdo in folder \"X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633091358144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_7_1200mv_0c_vhd_slow.sdo X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_7_1200mv_0c_vhd_slow.sdo in folder \"X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633091358174 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_min_1200mv_0c_vhd_fast.sdo X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_min_1200mv_0c_vhd_fast.sdo in folder \"X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633091358214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_vhd.sdo X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_vhd.sdo in folder \"X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633091358254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4524 " "Peak virtual memory: 4524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633091358456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 01 14:29:18 2021 " "Processing ended: Fri Oct 01 14:29:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633091358456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633091358456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633091358456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633091358456 ""}
