Analysis & Synthesis report for part4
Sat Feb 19 11:15:07 2011
Quartus II Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. General Register Statistics
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 19 11:15:07 2011         ;
; Quartus II Version                 ; 7.1 Build 178 06/25/2007 SP 1 SJ Full Version ;
; Revision Name                      ; part4                                         ;
; Top-level Entity Name              ; part4                                         ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 33                                            ;
;     Total combinational functions  ; 33                                            ;
;     Dedicated logic registers      ; 0                                             ;
; Total registers                    ; 0                                             ;
; Total pins                         ; 100                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; part4              ; part4              ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Use smart compilation                                                          ; Off                ; Off                ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                     ;
+----------------------------------+-----------------+------------------------+------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path ;
+----------------------------------+-----------------+------------------------+------------------------------+
; part4.v                          ; yes             ; User Verilog HDL File  ; H:/eeLab2/lab2/part4/part4.v ;
+----------------------------------+-----------------+------------------------+------------------------------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 33                         ;
;                                             ;                            ;
; Total combinational functions               ; 33                         ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 15                         ;
;     -- 3 input functions                    ; 18                         ;
;     -- <=2 input functions                  ; 0                          ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 33                         ;
;     -- arithmetic mode                      ; 0                          ;
;                                             ;                            ;
; Total registers                             ; 0                          ;
;     -- Dedicated logic registers            ; 0                          ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 100                        ;
; Maximum fan-out node                        ; full_adder:comb_44|Add1~68 ;
; Maximum fan-out                             ; 10                         ;
; Total fan-out                               ; 142                        ;
; Average fan-out                             ; 1.07                       ;
+---------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                               ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name       ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------+--------------+
; |part4                     ; 33 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 100  ; 0            ; |part4                    ; work         ;
;    |char_7seg:H0|          ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part4|char_7seg:H0       ; work         ;
;    |full_adder:comb_44|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part4|full_adder:comb_44 ; work         ;
;    |full_adder:comb_45|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part4|full_adder:comb_45 ; work         ;
;    |full_adder:comb_46|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part4|full_adder:comb_46 ; work         ;
;    |full_adder:comb_47|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |part4|full_adder:comb_47 ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; char_7seg:H0|OUT[0]                                ; char_7seg:H0|Mux7   ; yes                    ;
; char_7seg:H0|OUT[1]                                ; char_7seg:H0|Mux7   ; yes                    ;
; char_7seg:H0|OUT[2]                                ; char_7seg:H0|Mux7   ; yes                    ;
; char_7seg:H0|OUT[3]                                ; char_7seg:H0|Mux7   ; yes                    ;
; char_7seg:H0|OUT[4]                                ; char_7seg:H0|Mux7   ; yes                    ;
; char_7seg:H0|OUT[5]                                ; char_7seg:H0|Mux7   ; yes                    ;
; char_7seg:H0|OUT[6]                                ; char_7seg:H0|Mux7   ; yes                    ;
; char_7seg:H0|OUT[8]                                ; char_7seg:H0|Mux7   ; yes                    ;
; char_7seg:H0|OUT[9]                                ; char_7seg:H0|Mux7   ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Feb 19 11:15:05 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4
Warning (10263): Verilog HDL Event Control warning at part4.v(33): event expression contains "|" or "||"
Info: Found 3 design units, including 3 entities, in source file part4.v
    Info: Found entity 1: part4
    Info: Found entity 2: full_adder
    Info: Found entity 3: char_7seg
Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(48): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(49): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(50): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(51): instance has no name
Info: Elaborating entity "part4" for the top level hierarchy
Warning (10034): Output port "LEDG[6]" at part4.v(13) has no driver
Warning (10034): Output port "LEDG[5]" at part4.v(13) has no driver
Warning (10034): Output port "LEDG[4]" at part4.v(13) has no driver
Warning (10034): Output port "LEDG[3]" at part4.v(13) has no driver
Warning (10034): Output port "LEDG[2]" at part4.v(13) has no driver
Warning (10034): Output port "LEDG[1]" at part4.v(13) has no driver
Warning (10034): Output port "LEDG[0]" at part4.v(13) has no driver
Info: Elaborating entity "full_adder" for hierarchy "full_adder:comb_44"
Info: Elaborating entity "char_7seg" for hierarchy "char_7seg:H0"
Warning (10235): Verilog HDL Always Construct warning at part4.v(102): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(102): variable "b0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(103): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(103): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(104): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(104): variable "b2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(105): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(105): variable "b3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(106): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(106): variable "b4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(107): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(107): variable "b5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(108): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(108): variable "b6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(109): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(109): variable "b7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(110): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(110): variable "b8" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(111): variable "BLANK" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(111): variable "b9" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(112): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(112): variable "b0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(113): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(114): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(114): variable "b2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(115): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(115): variable "b3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(116): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(116): variable "b4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(117): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(117): variable "b5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(118): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(118): variable "b6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(119): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(119): variable "b7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(120): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(120): variable "b8" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(121): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at part4.v(121): variable "b9" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at part4.v(100): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at part4.v(99): inferring latch(es) for variable "OUT", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "OUT[0]" at part4.v(99)
Info (10041): Inferred latch for "OUT[1]" at part4.v(99)
Info (10041): Inferred latch for "OUT[2]" at part4.v(99)
Info (10041): Inferred latch for "OUT[3]" at part4.v(99)
Info (10041): Inferred latch for "OUT[4]" at part4.v(99)
Info (10041): Inferred latch for "OUT[5]" at part4.v(99)
Info (10041): Inferred latch for "OUT[6]" at part4.v(99)
Info (10041): Inferred latch for "OUT[7]" at part4.v(99)
Info (10041): Inferred latch for "OUT[8]" at part4.v(99)
Info (10041): Inferred latch for "OUT[9]" at part4.v(99)
Info (10041): Inferred latch for "OUT[10]" at part4.v(99)
Info (10041): Inferred latch for "OUT[11]" at part4.v(99)
Info (10041): Inferred latch for "OUT[12]" at part4.v(99)
Info (10041): Inferred latch for "OUT[13]" at part4.v(99)
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "char_7seg:H0|OUT[9]" merged with LATCH primitive "char_7seg:H0|OUT[8]"
Warning: Latch char_7seg:H0|OUT[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[3]
Warning: Latch char_7seg:H0|OUT[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[3]
Warning: Latch char_7seg:H0|OUT[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[3]
Warning: Latch char_7seg:H0|OUT[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[1]
Warning: Latch char_7seg:H0|OUT[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[1]
Warning: Latch char_7seg:H0|OUT[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[3]
Warning: Latch char_7seg:H0|OUT[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[3]
Warning: Latch char_7seg:H0|OUT[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal SW[1]
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "LEDG[0]" stuck at GND
    Warning: Pin "LEDG[1]" stuck at GND
    Warning: Pin "LEDG[2]" stuck at GND
    Warning: Pin "LEDG[3]" stuck at GND
    Warning: Pin "LEDG[4]" stuck at GND
    Warning: Pin "LEDG[5]" stuck at GND
    Warning: Pin "LEDG[6]" stuck at GND
    Warning: Pin "HEX2[0]" stuck at VCC
    Warning: Pin "HEX2[1]" stuck at VCC
    Warning: Pin "HEX2[2]" stuck at VCC
    Warning: Pin "HEX2[3]" stuck at VCC
    Warning: Pin "HEX2[4]" stuck at VCC
    Warning: Pin "HEX2[5]" stuck at VCC
    Warning: Pin "HEX2[6]" stuck at VCC
    Warning: Pin "HEX3[0]" stuck at VCC
    Warning: Pin "HEX3[1]" stuck at VCC
    Warning: Pin "HEX3[2]" stuck at VCC
    Warning: Pin "HEX3[3]" stuck at VCC
    Warning: Pin "HEX3[4]" stuck at VCC
    Warning: Pin "HEX3[5]" stuck at VCC
    Warning: Pin "HEX3[6]" stuck at VCC
    Warning: Pin "HEX4[0]" stuck at VCC
    Warning: Pin "HEX4[1]" stuck at VCC
    Warning: Pin "HEX4[2]" stuck at VCC
    Warning: Pin "HEX4[3]" stuck at VCC
    Warning: Pin "HEX4[4]" stuck at VCC
    Warning: Pin "HEX4[5]" stuck at VCC
    Warning: Pin "HEX4[6]" stuck at VCC
    Warning: Pin "HEX5[0]" stuck at VCC
    Warning: Pin "HEX5[1]" stuck at VCC
    Warning: Pin "HEX5[2]" stuck at VCC
    Warning: Pin "HEX5[3]" stuck at VCC
    Warning: Pin "HEX5[4]" stuck at VCC
    Warning: Pin "HEX5[5]" stuck at VCC
    Warning: Pin "HEX5[6]" stuck at VCC
    Warning: Pin "HEX6[0]" stuck at VCC
    Warning: Pin "HEX6[1]" stuck at VCC
    Warning: Pin "HEX6[2]" stuck at VCC
    Warning: Pin "HEX6[3]" stuck at VCC
    Warning: Pin "HEX6[4]" stuck at VCC
    Warning: Pin "HEX6[5]" stuck at VCC
    Warning: Pin "HEX6[6]" stuck at VCC
    Warning: Pin "HEX7[0]" stuck at VCC
    Warning: Pin "HEX7[1]" stuck at VCC
    Warning: Pin "HEX7[2]" stuck at VCC
    Warning: Pin "HEX7[3]" stuck at VCC
    Warning: Pin "HEX7[4]" stuck at VCC
    Warning: Pin "HEX7[5]" stuck at VCC
    Warning: Pin "HEX7[6]" stuck at VCC
    Warning: Pin "HEX1[0]" stuck at VCC
    Warning: Pin "HEX1[3]" stuck at VCC
    Warning: Pin "HEX1[4]" stuck at VCC
    Warning: Pin "HEX1[5]" stuck at VCC
    Warning: Pin "HEX1[6]" stuck at VCC
Info: Implemented 133 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 82 output pins
    Info: Implemented 33 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 124 warnings
    Info: Allocated 135 megabytes of memory during processing
    Info: Processing ended: Sat Feb 19 11:15:07 2011
    Info: Elapsed time: 00:00:02


