# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --timing --trace --build -f ./../TopModule/flist.f -I./../TopModule -Wno-fatal -Wno-lint -Wno-style -Wno-width --Mdir ./../TopModule/Verilator/obj_dir --trace --o Vtb_FPU_unit"
T      5600  3410337  1762415150   437724670  1762415150   437724670 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit.cpp"
T      3490  3410336  1762415150   437724670  1762415150   437724670 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit.h"
T      1782  3410419  1762415150   457727808  1762415150   457727808 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit.mk"
T       894  3410321  1762415150   437724670  1762415150   437724670 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit__ConstPool_0.cpp"
T      1637  3410313  1762415150   437724670  1762415150   437724670 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit__Syms.cpp"
T      1489  3410320  1762415150   437724670  1762415150   437724670 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit__Syms.h"
T       314  3410414  1762415150   455727494  1762415150   455727494 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit__TraceDecls__0__Slow.cpp"
T    188850  3410415  1762415150   457727808  1762415150   457727808 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit__Trace__0.cpp"
T    283515  3410413  1762415150   455727494  1762415150   455727494 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit__Trace__0__Slow.cpp"
T     25431  3410398  1762415150   437724670  1762415150   437724670 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit___024root.h"
T   1027532  3410410  1762415150   450726709  1762415150   450726709 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit___024root__DepSet_h69e43522__0.cpp"
T     88453  3410408  1762415150   439724984  1762415150   439724984 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit___024root__DepSet_h69e43522__0__Slow.cpp"
T    308954  3410411  1762415150   452727023  1762415150   452727023 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit___024root__DepSet_h69e43522__1.cpp"
T     30310  3410409  1762415150   441725298  1762415150   441725298 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit___024root__DepSet_h70cef955__0.cpp"
T     30998  3410402  1762415150   438724827  1762415150   438724827 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit___024root__DepSet_h70cef955__0__Slow.cpp"
T       766  3410399  1762415150   438724827  1762415150   438724827 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit___024root__Slow.cpp"
T      1098  3410416  1762415150   457727808  1762415150   457727808 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit__main.cpp"
T       724  3410338  1762415150   437724670  1762415150   437724670 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit__pch.h"
T      3441  3410420  1762415150   457727808  1762415150   457727808 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit__ver.d"
T         0        0  1762415150   457727808  1762415150   457727808 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit__verFiles.dat"
T      1917  3410417  1762415150   457727808  1762415150   457727808 "./../TopModule/Verilator/obj_dir/Vtb_FPU_unit_classes.mk"
S      1994  3416257  1762252061   500115764  1762252061   500115764 "./../TopModule/flist.f"
S       994  3412473  1762167762   635066952  1762167762   635066952 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_28bit.sv"
S       830  3412416  1762167578   660909938  1762167578   660909938 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_4bit.sv"
S       850  3412462  1762170121   195747471  1762170121   195747471 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/CLA_8bit.sv"
S      2309  3413104  1762172879   682928130  1762172879   682928130 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_28bit.sv"
S       546  3413101  1761871637   763343742  1761871637   763343742 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_2bit.sv"
S       676  3413102  1761871637   782343533  1761871637   782343533 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv"
S       657  3413103  1762185202   342579813  1762185202   342579813 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_8bit.sv"
S      1250  3409892  1762241178   609795335  1762241178   609795335 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_adjust.sv"
S       432  3409904  1762184587    53362822  1762184587    53362822 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_sub.sv"
S       690  3413105  1761871656   718136168  1761871656   718136168 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_swap.sv"
S      6773  3409994  1762415067    98515136  1762415067    98515136 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/FPU_unit.sv"
S      1377  3413099  1762177867   538758502  1762177867   538758502 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_16bit.sv"
S      1476  3413100  1762250793    97057648  1762250793    97057648 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_24bit.sv"
S       780  3413097  1762176641   495819341  1762176641   495819341 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_4bit.sv"
S      1255  3413098  1762177803   478510751  1762177803   478510751 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/LOPD_8bit.sv"
S       964  3410180  1762184587    87363063  1762184587    87363063 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_ALU.sv"
S       925  3410191  1762184587    95363120  1762184587    95363120 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/MAN_swap.sv"
S       784  3410206  1762184587    99363149  1762184587    99363149 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/NORMALIZATION_unit.sv"
S       897  3410208  1762248557   488215550  1762248557   488215550 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/ROUNDING_unit.sv"
S       756  3411944  1762184587   103363177  1762184587   103363177 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_left_28bit.sv"
S       755  3411981  1762184587   106363198  1762184587   106363198 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SHF_right_28bit.sv"
S       397  3409998  1762413970   780700438  1762413970   780700438 "/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/SIGN_unit.sv"
S       903  3408309  1762242453    46350715  1762242453    46350715 "/home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/TopModule/single_port_rom.sv"
S      5239  3416256  1762414647    27457714  1762414647    27457714 "/home/noname/Documents/project_tiny/Floating_point/Verision1/03_verif/TopModule/tb_FPU_unit.sv"
S  15522432 12747919  1754558099   685719083  1754558099   685719083 "/usr/local/share/verilator/bin/verilator_bin"
S      4942 12747973  1754558099   784710520  1754558099   784710520 "/usr/local/share/verilator/include/verilated_std.sv"
