
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 44040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 383.113 ; gain = 96.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/verilog/hardware_exp/lab5/basic4/TOP.v:6]
	Parameter DUTY_BEST bound to: 10'b1000000000 
	Parameter LEFT_SHIFT_CODES bound to: 9'b000010010 
	Parameter RIGHT_SHIFT_CODES bound to: 9'b001011001 
	Parameter ENTER_CODES bound to: 9'b001011010 
	Parameter KEY_CODES bound to: 180'b001000101000010110000011110000100110000100101000101110000110110000111101000111110001000110001110000001101001001110010001111010001101011001110011001110100001101100001110101001111101 
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [D:/verilog/hardware_exp/lab5/basic4/TOP.v:313]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [D:/verilog/hardware_exp/lab5/basic4/basic4/basic4.runs/synth_1/.Xil/Vivado-47764-asus/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (1#1) [D:/verilog/hardware_exp/lab5/basic4/basic4/basic4.runs/synth_1/.Xil/Vivado-47764-asus/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [D:/verilog/hardware_exp/lab5/basic4/TOP.v:251]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (2#1) [D:/verilog/hardware_exp/lab5/basic4/TOP.v:251]
INFO: [Synth 8-226] default block is never used [D:/verilog/hardware_exp/lab5/basic4/TOP.v:376]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (3#1) [D:/verilog/hardware_exp/lab5/basic4/TOP.v:313]
INFO: [Synth 8-6157] synthesizing module 'PWM_gen' [D:/verilog/hardware_exp/lab5/basic4/TOP.v:188]
INFO: [Synth 8-6155] done synthesizing module 'PWM_gen' (4#1) [D:/verilog/hardware_exp/lab5/basic4/TOP.v:188]
INFO: [Synth 8-6157] synthesizing module 'PlayerCtrl' [D:/verilog/hardware_exp/lab5/basic4/TOP.v:219]
	Parameter BEATLEAGTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PlayerCtrl' (5#1) [D:/verilog/hardware_exp/lab5/basic4/TOP.v:219]
INFO: [Synth 8-6157] synthesizing module 'Music' [D:/verilog/hardware_exp/lab5/basic4/TOP.v:284]
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog/hardware_exp/lab5/basic4/TOP.v:290]
INFO: [Synth 8-6155] done synthesizing module 'Music' (6#1) [D:/verilog/hardware_exp/lab5/basic4/TOP.v:284]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (7#1) [D:/verilog/hardware_exp/lab5/basic4/TOP.v:6]
WARNING: [Synth 8-3917] design TOP has port pmod_2 driven by constant 1
WARNING: [Synth 8-3917] design TOP has port pmod_4 driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 437.359 ; gain = 150.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 437.359 ; gain = 150.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 437.359 ; gain = 150.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/verilog/hardware_exp/lab5/basic4/basic4/basic4.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Finished Parsing XDC File [d:/verilog/hardware_exp/lab5/basic4/basic4/basic4.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Parsing XDC File [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'display[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'display[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'display[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'display[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'display[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'display[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'display[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'display[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'display[4]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'display[4]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'display[5]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'display[5]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'display[6]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'display[6]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'digit[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'digit[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'digit[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'digit[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'digit[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'digit[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'digit[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'digit[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'out[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'out[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'out[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'out[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'out[4]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'out[5]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'out[6]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'out[0]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'out[1]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'out[2]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'out[3]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'out[4]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'out[5]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'out[6]'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'cancel'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'NT5'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'NT10'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'NT50'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'coffee'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'coke'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'oolong'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'water'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'cancel'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'coffee'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'coke'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'NT5'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'NT10'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'NT50'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'oolong'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'water'. [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc:87]
Finished Parsing XDC File [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog/hardware_exp/lab5/Keyboard Sample Code/Keyboard Sample Code/Keyboard Sample Code/KeyboardConstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/verilog/hardware_exp/lab5/demo2_music box/Unit9_demo2_music box/constraints.xdc]
Finished Parsing XDC File [D:/verilog/hardware_exp/lab5/demo2_music box/Unit9_demo2_music box/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog/hardware_exp/lab5/demo2_music box/Unit9_demo2_music box/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 769.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 769.508 ; gain = 482.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 769.508 ; gain = 482.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/verilog/hardware_exp/lab5/basic4/basic4/basic4.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/verilog/hardware_exp/lab5/basic4/basic4/basic4.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/verilog/hardware_exp/lab5/basic4/basic4/basic4.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/verilog/hardware_exp/lab5/basic4/basic4/basic4.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for key_de/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 769.508 ; gain = 482.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/verilog/hardware_exp/lab5/basic4/TOP.v:197]
INFO: [Synth 8-5546] ROM "tone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'BEAT_FREQ_reg' in module 'TOP'
INFO: [Synth 8-5546] ROM "dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "BEAT_FREQ" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
WARNING: [Synth 8-327] inferring latch for variable 'tone_reg' [D:/verilog/hardware_exp/lab5/basic4/TOP.v:291]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'BEAT_FREQ_reg' in module 'fsm88290865200'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 769.508 ; gain = 482.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 7     
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module OnePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module PWM_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PlayerCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module Music 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP count_duty0, operation Mode is: A*B.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: Generating DSP count_duty0, operation Mode is: A*B.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
INFO: [Synth 8-5546] ROM "dir" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design TOP has port pmod_2 driven by constant 1
WARNING: [Synth 8-3917] design TOP has port pmod_4 driven by constant 1
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[2]' (FDCE) to 'BEAT_FREQ_reg[3]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[3]' (FDCE) to 'BEAT_FREQ_reg[4]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[4]' (FDCE) to 'BEAT_FREQ_reg[5]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[5]' (FDCE) to 'BEAT_FREQ_reg[6]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[6]' (FDCE) to 'BEAT_FREQ_reg[7]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[7]' (FDCE) to 'BEAT_FREQ_reg[8]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[8]' (FDCE) to 'BEAT_FREQ_reg[9]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[9]' (FDCE) to 'BEAT_FREQ_reg[10]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[10]' (FDCE) to 'BEAT_FREQ_reg[11]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[11]' (FDCE) to 'BEAT_FREQ_reg[12]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[12]' (FDCE) to 'BEAT_FREQ_reg[13]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[13]' (FDCE) to 'BEAT_FREQ_reg[14]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[14]' (FDCE) to 'BEAT_FREQ_reg[15]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[15]' (FDCE) to 'BEAT_FREQ_reg[16]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[16]' (FDCE) to 'BEAT_FREQ_reg[17]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[17]' (FDCE) to 'BEAT_FREQ_reg[18]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[18]' (FDCE) to 'BEAT_FREQ_reg[19]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[19]' (FDCE) to 'BEAT_FREQ_reg[20]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[20]' (FDCE) to 'BEAT_FREQ_reg[21]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[21]' (FDCE) to 'BEAT_FREQ_reg[22]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[22]' (FDCE) to 'BEAT_FREQ_reg[23]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[23]' (FDCE) to 'BEAT_FREQ_reg[24]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[24]' (FDCE) to 'BEAT_FREQ_reg[25]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[25]' (FDCE) to 'BEAT_FREQ_reg[26]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[26]' (FDCE) to 'BEAT_FREQ_reg[27]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[27]' (FDCE) to 'BEAT_FREQ_reg[28]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[28]' (FDCE) to 'BEAT_FREQ_reg[29]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[29]' (FDCE) to 'BEAT_FREQ_reg[30]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[30]' (FDCE) to 'BEAT_FREQ_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BEAT_FREQ_reg[31] )
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[11]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[12]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[13]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[14]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[15]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[16]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[17]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[18]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[19]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[20]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[21]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[22]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[23]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[24]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[25]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[26]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[27]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[28]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[29]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[30]' (LD) to 'music00/tone_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (music00/\tone_reg[31] )
WARNING: [Synth 8-3332] Sequential element (tone_reg[31]) is unused and will be removed from module Music.
WARNING: [Synth 8-3332] Sequential element (BEAT_FREQ_reg[31]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 769.508 ; gain = 482.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PWM_gen     | A*B         | 25     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PWM_gen     | A*B         | 25     | 11     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 814.836 ; gain = 528.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 827.188 ; gain = 540.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 853.102 ; gain = 566.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 853.102 ; gain = 566.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 853.102 ; gain = 566.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 853.102 ; gain = 566.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 853.102 ; gain = 566.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 853.102 ; gain = 566.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 853.102 ; gain = 566.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |KeyboardCtrl_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |   338|
|4     |DSP48E1        |     2|
|5     |LUT1           |    25|
|6     |LUT2           |   878|
|7     |LUT3           |   293|
|8     |LUT4           |   642|
|9     |LUT5           |    37|
|10    |LUT6           |   152|
|11    |MUXF7          |    68|
|12    |MUXF8          |    32|
|13    |FDCE           |   603|
|14    |FDPE           |     1|
|15    |FDRE           |    10|
|16    |LD             |    11|
|17    |IBUF           |     2|
|18    |OBUF           |     3|
+------+---------------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |  3110|
|2     |  btSpeedGen    |PWM_gen         |   669|
|3     |  key_de        |KeyboardDecoder |  1379|
|4     |    op          |OnePulse        |     3|
|5     |  music00       |Music           |    22|
|6     |  playerCtrl_00 |PlayerCtrl      |    41|
|7     |  toneGen       |PWM_gen_0       |   974|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 853.102 ; gain = 566.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 853.102 ; gain = 234.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 853.102 ; gain = 566.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 853.102 ; gain = 577.938
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/verilog/hardware_exp/lab5/basic4/basic4/basic4.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 853.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 20:37:40 2018...
