
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00011144 <.init>:
   11144:	push	{r3, lr}
   11148:	bl	114ac <ftello64@plt+0x48>
   1114c:	pop	{r3, pc}

Disassembly of section .plt:

00011150 <fdopen@plt-0x14>:
   11150:	push	{lr}		; (str lr, [sp, #-4]!)
   11154:	ldr	lr, [pc, #4]	; 11160 <fdopen@plt-0x4>
   11158:	add	lr, pc, lr
   1115c:	ldr	pc, [lr, #8]!
   11160:	andeq	r9, r1, r0, lsr #29

00011164 <fdopen@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #102400	; 0x19000
   1116c:	ldr	pc, [ip, #3744]!	; 0xea0

00011170 <calloc@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #102400	; 0x19000
   11178:	ldr	pc, [ip, #3736]!	; 0xe98

0001117c <fputs_unlocked@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #102400	; 0x19000
   11184:	ldr	pc, [ip, #3728]!	; 0xe90

00011188 <raise@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #102400	; 0x19000
   11190:	ldr	pc, [ip, #3720]!	; 0xe88

00011194 <strcmp@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #102400	; 0x19000
   1119c:	ldr	pc, [ip, #3712]!	; 0xe80

000111a0 <posix_fadvise64@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #102400	; 0x19000
   111a8:	ldr	pc, [ip, #3704]!	; 0xe78

000111ac <fflush@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #102400	; 0x19000
   111b4:	ldr	pc, [ip, #3696]!	; 0xe70

000111b8 <free@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #102400	; 0x19000
   111c0:	ldr	pc, [ip, #3688]!	; 0xe68

000111c4 <ferror@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #102400	; 0x19000
   111cc:	ldr	pc, [ip, #3680]!	; 0xe60

000111d0 <_exit@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #102400	; 0x19000
   111d8:	ldr	pc, [ip, #3672]!	; 0xe58

000111dc <memcpy@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #102400	; 0x19000
   111e4:	ldr	pc, [ip, #3664]!	; 0xe50

000111e8 <__strtoull_internal@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #102400	; 0x19000
   111f0:	ldr	pc, [ip, #3656]!	; 0xe48

000111f4 <mbsinit@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #102400	; 0x19000
   111fc:	ldr	pc, [ip, #3648]!	; 0xe40

00011200 <fwrite_unlocked@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #102400	; 0x19000
   11208:	ldr	pc, [ip, #3640]!	; 0xe38

0001120c <memcmp@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #102400	; 0x19000
   11214:	ldr	pc, [ip, #3632]!	; 0xe30

00011218 <stpcpy@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #102400	; 0x19000
   11220:	ldr	pc, [ip, #3624]!	; 0xe28

00011224 <dcgettext@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #102400	; 0x19000
   1122c:	ldr	pc, [ip, #3616]!	; 0xe20

00011230 <dup2@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #102400	; 0x19000
   11238:	ldr	pc, [ip, #3608]!	; 0xe18

0001123c <realloc@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #102400	; 0x19000
   11244:	ldr	pc, [ip, #3600]!	; 0xe10

00011248 <textdomain@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #102400	; 0x19000
   11250:	ldr	pc, [ip, #3592]!	; 0xe08

00011254 <rawmemchr@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #102400	; 0x19000
   1125c:	ldr	pc, [ip, #3584]!	; 0xe00

00011260 <iswprint@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #102400	; 0x19000
   11268:	ldr	pc, [ip, #3576]!	; 0xdf8

0001126c <__fxstat64@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #102400	; 0x19000
   11274:	ldr	pc, [ip, #3568]!	; 0xdf0

00011278 <fwrite@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #102400	; 0x19000
   11280:	ldr	pc, [ip, #3560]!	; 0xde8

00011284 <lseek64@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #102400	; 0x19000
   1128c:	ldr	pc, [ip, #3552]!	; 0xde0

00011290 <__ctype_get_mb_cur_max@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #102400	; 0x19000
   11298:	ldr	pc, [ip, #3544]!	; 0xdd8

0001129c <fread@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #102400	; 0x19000
   112a4:	ldr	pc, [ip, #3536]!	; 0xdd0

000112a8 <__fpending@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #102400	; 0x19000
   112b0:	ldr	pc, [ip, #3528]!	; 0xdc8

000112b4 <mbrtowc@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #102400	; 0x19000
   112bc:	ldr	pc, [ip, #3520]!	; 0xdc0

000112c0 <error@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #102400	; 0x19000
   112c8:	ldr	pc, [ip, #3512]!	; 0xdb8

000112cc <open64@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #102400	; 0x19000
   112d4:	ldr	pc, [ip, #3504]!	; 0xdb0

000112d8 <malloc@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #102400	; 0x19000
   112e0:	ldr	pc, [ip, #3496]!	; 0xda8

000112e4 <__libc_start_main@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #102400	; 0x19000
   112ec:	ldr	pc, [ip, #3488]!	; 0xda0

000112f0 <__freading@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #102400	; 0x19000
   112f8:	ldr	pc, [ip, #3480]!	; 0xd98

000112fc <__gmon_start__@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #102400	; 0x19000
   11304:	ldr	pc, [ip, #3472]!	; 0xd90

00011308 <freopen64@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #102400	; 0x19000
   11310:	ldr	pc, [ip, #3464]!	; 0xd88

00011314 <getopt_long@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #102400	; 0x19000
   1131c:	ldr	pc, [ip, #3456]!	; 0xd80

00011320 <__ctype_b_loc@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #102400	; 0x19000
   11328:	ldr	pc, [ip, #3448]!	; 0xd78

0001132c <exit@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #102400	; 0x19000
   11334:	ldr	pc, [ip, #3440]!	; 0xd70

00011338 <strlen@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #102400	; 0x19000
   11340:	ldr	pc, [ip, #3432]!	; 0xd68

00011344 <strchr@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #102400	; 0x19000
   1134c:	ldr	pc, [ip, #3424]!	; 0xd60

00011350 <__errno_location@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #102400	; 0x19000
   11358:	ldr	pc, [ip, #3416]!	; 0xd58

0001135c <__cxa_atexit@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #102400	; 0x19000
   11364:	ldr	pc, [ip, #3408]!	; 0xd50

00011368 <setvbuf@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #102400	; 0x19000
   11370:	ldr	pc, [ip, #3400]!	; 0xd48

00011374 <memset@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #102400	; 0x19000
   1137c:	ldr	pc, [ip, #3392]!	; 0xd40

00011380 <__printf_chk@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #102400	; 0x19000
   11388:	ldr	pc, [ip, #3384]!	; 0xd38

0001138c <fileno@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #102400	; 0x19000
   11394:	ldr	pc, [ip, #3376]!	; 0xd30

00011398 <__fprintf_chk@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #102400	; 0x19000
   113a0:	ldr	pc, [ip, #3368]!	; 0xd28

000113a4 <fclose@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #102400	; 0x19000
   113ac:	ldr	pc, [ip, #3360]!	; 0xd20

000113b0 <fseeko64@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #102400	; 0x19000
   113b8:	ldr	pc, [ip, #3352]!	; 0xd18

000113bc <fcntl64@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #102400	; 0x19000
   113c4:	ldr	pc, [ip, #3344]!	; 0xd10

000113c8 <__uflow@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #102400	; 0x19000
   113d0:	ldr	pc, [ip, #3336]!	; 0xd08

000113d4 <setlocale@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #102400	; 0x19000
   113dc:	ldr	pc, [ip, #3328]!	; 0xd00

000113e0 <__explicit_bzero_chk@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #102400	; 0x19000
   113e8:	ldr	pc, [ip, #3320]!	; 0xcf8

000113ec <strrchr@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #102400	; 0x19000
   113f4:	ldr	pc, [ip, #3312]!	; 0xcf0

000113f8 <nl_langinfo@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #102400	; 0x19000
   11400:	ldr	pc, [ip, #3304]!	; 0xce8

00011404 <fopen64@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #102400	; 0x19000
   1140c:	ldr	pc, [ip, #3296]!	; 0xce0

00011410 <bindtextdomain@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #102400	; 0x19000
   11418:	ldr	pc, [ip, #3288]!	; 0xcd8

0001141c <fread_unlocked@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #102400	; 0x19000
   11424:	ldr	pc, [ip, #3280]!	; 0xcd0

00011428 <getrandom@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #102400	; 0x19000
   11430:	ldr	pc, [ip, #3272]!	; 0xcc8

00011434 <strncmp@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #102400	; 0x19000
   1143c:	ldr	pc, [ip, #3264]!	; 0xcc0

00011440 <abort@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #102400	; 0x19000
   11448:	ldr	pc, [ip, #3256]!	; 0xcb8

0001144c <close@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #102400	; 0x19000
   11454:	ldr	pc, [ip, #3248]!	; 0xcb0

00011458 <__assert_fail@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #102400	; 0x19000
   11460:	ldr	pc, [ip, #3240]!	; 0xca8

00011464 <ftello64@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #102400	; 0x19000
   1146c:	ldr	pc, [ip, #3232]!	; 0xca0

Disassembly of section .text:

00011470 <.text>:
   11470:	mov	fp, #0
   11474:	mov	lr, #0
   11478:	pop	{r1}		; (ldr r1, [sp], #4)
   1147c:	mov	r2, sp
   11480:	push	{r2}		; (str r2, [sp, #-4]!)
   11484:	push	{r0}		; (str r0, [sp, #-4]!)
   11488:	ldr	ip, [pc, #16]	; 114a0 <ftello64@plt+0x3c>
   1148c:	push	{ip}		; (str ip, [sp, #-4]!)
   11490:	ldr	r0, [pc, #12]	; 114a4 <ftello64@plt+0x40>
   11494:	ldr	r3, [pc, #12]	; 114a8 <ftello64@plt+0x44>
   11498:	bl	112e4 <__libc_start_main@plt>
   1149c:	bl	11440 <abort@plt>
   114a0:	andeq	r9, r1, r0, lsr #10
   114a4:	andeq	r1, r1, ip, lsl r8
   114a8:	andeq	r9, r1, r0, asr #9
   114ac:	ldr	r3, [pc, #20]	; 114c8 <ftello64@plt+0x64>
   114b0:	ldr	r2, [pc, #20]	; 114cc <ftello64@plt+0x68>
   114b4:	add	r3, pc, r3
   114b8:	ldr	r2, [r3, r2]
   114bc:	cmp	r2, #0
   114c0:	bxeq	lr
   114c4:	b	112fc <__gmon_start__@plt>
   114c8:	andeq	r9, r1, r4, asr #22
   114cc:	andeq	r0, r0, r0, lsl r1
   114d0:	ldr	r0, [pc, #24]	; 114f0 <ftello64@plt+0x8c>
   114d4:	ldr	r3, [pc, #24]	; 114f4 <ftello64@plt+0x90>
   114d8:	cmp	r3, r0
   114dc:	bxeq	lr
   114e0:	ldr	r3, [pc, #16]	; 114f8 <ftello64@plt+0x94>
   114e4:	cmp	r3, #0
   114e8:	bxeq	lr
   114ec:	bx	r3
   114f0:	andeq	fp, r2, r8, ror #2
   114f4:	andeq	fp, r2, r8, ror #2
   114f8:	andeq	r0, r0, r0
   114fc:	ldr	r0, [pc, #36]	; 11528 <ftello64@plt+0xc4>
   11500:	ldr	r1, [pc, #36]	; 1152c <ftello64@plt+0xc8>
   11504:	sub	r1, r1, r0
   11508:	asr	r1, r1, #2
   1150c:	add	r1, r1, r1, lsr #31
   11510:	asrs	r1, r1, #1
   11514:	bxeq	lr
   11518:	ldr	r3, [pc, #16]	; 11530 <ftello64@plt+0xcc>
   1151c:	cmp	r3, #0
   11520:	bxeq	lr
   11524:	bx	r3
   11528:	andeq	fp, r2, r8, ror #2
   1152c:	andeq	fp, r2, r8, ror #2
   11530:	andeq	r0, r0, r0
   11534:	push	{r4, lr}
   11538:	ldr	r4, [pc, #24]	; 11558 <ftello64@plt+0xf4>
   1153c:	ldrb	r3, [r4]
   11540:	cmp	r3, #0
   11544:	popne	{r4, pc}
   11548:	bl	114d0 <ftello64@plt+0x6c>
   1154c:	mov	r3, #1
   11550:	strb	r3, [r4]
   11554:	pop	{r4, pc}
   11558:	andeq	fp, r2, ip, lsl #3
   1155c:	b	114fc <ftello64@plt+0x98>
   11560:	push	{fp, lr}
   11564:	mov	fp, sp
   11568:	sub	sp, sp, #64	; 0x40
   1156c:	mov	r4, r0
   11570:	cmp	r0, #0
   11574:	bne	117d8 <ftello64@plt+0x374>
   11578:	movw	r1, #38259	; 0x9573
   1157c:	mov	r0, #0
   11580:	mov	r2, #5
   11584:	movt	r1, #1
   11588:	bl	11224 <dcgettext@plt>
   1158c:	mov	r1, r0
   11590:	movw	r0, #45464	; 0xb198
   11594:	movt	r0, #2
   11598:	ldr	r2, [r0]
   1159c:	mov	r0, #1
   115a0:	mov	r3, r2
   115a4:	str	r2, [sp]
   115a8:	bl	11380 <__printf_chk@plt>
   115ac:	movw	r1, #38354	; 0x95d2
   115b0:	mov	r0, #0
   115b4:	mov	r2, #5
   115b8:	movt	r1, #1
   115bc:	bl	11224 <dcgettext@plt>
   115c0:	movw	r7, #45444	; 0xb184
   115c4:	movt	r7, #2
   115c8:	ldr	r1, [r7]
   115cc:	bl	1117c <fputs_unlocked@plt>
   115d0:	movw	r1, #39269	; 0x9965
   115d4:	mov	r0, #0
   115d8:	mov	r2, #5
   115dc:	movt	r1, #1
   115e0:	bl	11224 <dcgettext@plt>
   115e4:	ldr	r1, [r7]
   115e8:	bl	1117c <fputs_unlocked@plt>
   115ec:	movw	r1, #39325	; 0x999d
   115f0:	mov	r0, #0
   115f4:	mov	r2, #5
   115f8:	movt	r1, #1
   115fc:	bl	11224 <dcgettext@plt>
   11600:	ldr	r1, [r7]
   11604:	bl	1117c <fputs_unlocked@plt>
   11608:	movw	r1, #38421	; 0x9615
   1160c:	mov	r0, #0
   11610:	mov	r2, #5
   11614:	movt	r1, #1
   11618:	bl	11224 <dcgettext@plt>
   1161c:	ldr	r1, [r7]
   11620:	bl	1117c <fputs_unlocked@plt>
   11624:	movw	r1, #38802	; 0x9792
   11628:	mov	r0, #0
   1162c:	mov	r2, #5
   11630:	movt	r1, #1
   11634:	bl	11224 <dcgettext@plt>
   11638:	ldr	r1, [r7]
   1163c:	bl	1117c <fputs_unlocked@plt>
   11640:	movw	r1, #38866	; 0x97d2
   11644:	mov	r0, #0
   11648:	mov	r2, #5
   1164c:	movt	r1, #1
   11650:	bl	11224 <dcgettext@plt>
   11654:	ldr	r1, [r7]
   11658:	bl	1117c <fputs_unlocked@plt>
   1165c:	movw	r1, #38911	; 0x97ff
   11660:	mov	r0, #0
   11664:	mov	r2, #5
   11668:	movt	r1, #1
   1166c:	bl	11224 <dcgettext@plt>
   11670:	ldr	r1, [r7]
   11674:	bl	1117c <fputs_unlocked@plt>
   11678:	movw	r0, #39976	; 0x9c28
   1167c:	mov	r2, #48	; 0x30
   11680:	add	r6, sp, #8
   11684:	movw	r5, #38965	; 0x9835
   11688:	movt	r0, #1
   1168c:	movt	r5, #1
   11690:	add	r1, r0, #32
   11694:	add	r3, r0, #16
   11698:	vld1.64	{d18-d19}, [r0], r2
   1169c:	vld1.64	{d16-d17}, [r1]
   116a0:	vld1.64	{d20-d21}, [r3]
   116a4:	add	r1, r6, #32
   116a8:	vldr	d22, [r0]
   116ac:	add	r0, r6, #16
   116b0:	vst1.64	{d16-d17}, [r1]
   116b4:	movw	r1, #39400	; 0x99e8
   116b8:	vst1.64	{d20-d21}, [r0]
   116bc:	mov	r0, r6
   116c0:	vst1.64	{d18-d19}, [r0], r2
   116c4:	movt	r1, #1
   116c8:	vstr	d22, [r0]
   116cc:	mov	r0, r5
   116d0:	bl	11194 <strcmp@plt>
   116d4:	cmp	r0, #0
   116d8:	ldrne	r1, [r6, #8]!
   116dc:	cmpne	r1, #0
   116e0:	bne	116cc <ftello64@plt+0x268>
   116e4:	ldr	r6, [r6, #4]
   116e8:	movw	r1, #39495	; 0x9a47
   116ec:	mov	r0, #0
   116f0:	mov	r2, #5
   116f4:	movt	r1, #1
   116f8:	bl	11224 <dcgettext@plt>
   116fc:	movw	r2, #39150	; 0x98ee
   11700:	movw	r3, #39518	; 0x9a5e
   11704:	mov	r1, r0
   11708:	mov	r0, #1
   1170c:	movt	r2, #1
   11710:	movt	r3, #1
   11714:	bl	11380 <__printf_chk@plt>
   11718:	cmp	r6, #0
   1171c:	mov	r0, #5
   11720:	mov	r1, #0
   11724:	moveq	r6, r5
   11728:	bl	113d4 <setlocale@plt>
   1172c:	cmp	r0, #0
   11730:	beq	11768 <ftello64@plt+0x304>
   11734:	movw	r1, #39558	; 0x9a86
   11738:	mov	r2, #3
   1173c:	movt	r1, #1
   11740:	bl	11434 <strncmp@plt>
   11744:	cmp	r0, #0
   11748:	beq	11768 <ftello64@plt+0x304>
   1174c:	movw	r1, #39562	; 0x9a8a
   11750:	mov	r0, #0
   11754:	mov	r2, #5
   11758:	movt	r1, #1
   1175c:	bl	11224 <dcgettext@plt>
   11760:	ldr	r1, [r7]
   11764:	bl	1117c <fputs_unlocked@plt>
   11768:	movw	r1, #39633	; 0x9ad1
   1176c:	mov	r0, #0
   11770:	mov	r2, #5
   11774:	movt	r1, #1
   11778:	bl	11224 <dcgettext@plt>
   1177c:	movw	r2, #39518	; 0x9a5e
   11780:	mov	r1, r0
   11784:	mov	r0, #1
   11788:	mov	r3, r5
   1178c:	movt	r2, #1
   11790:	bl	11380 <__printf_chk@plt>
   11794:	movw	r1, #39660	; 0x9aec
   11798:	mov	r0, #0
   1179c:	mov	r2, #5
   117a0:	movt	r1, #1
   117a4:	bl	11224 <dcgettext@plt>
   117a8:	movw	r3, #39710	; 0x9b1e
   117ac:	mov	r1, r0
   117b0:	movw	r0, #39428	; 0x9a04
   117b4:	cmp	r6, r5
   117b8:	mov	r2, r6
   117bc:	movt	r0, #1
   117c0:	movt	r3, #1
   117c4:	moveq	r3, r0
   117c8:	mov	r0, #1
   117cc:	bl	11380 <__printf_chk@plt>
   117d0:	mov	r0, r4
   117d4:	bl	1132c <exit@plt>
   117d8:	movw	r0, #45432	; 0xb178
   117dc:	movw	r1, #38220	; 0x954c
   117e0:	mov	r2, #5
   117e4:	movt	r0, #2
   117e8:	movt	r1, #1
   117ec:	ldr	r5, [r0]
   117f0:	mov	r0, #0
   117f4:	bl	11224 <dcgettext@plt>
   117f8:	mov	r2, r0
   117fc:	movw	r0, #45464	; 0xb198
   11800:	mov	r1, #1
   11804:	movt	r0, #2
   11808:	ldr	r3, [r0]
   1180c:	mov	r0, r5
   11810:	bl	11398 <__fprintf_chk@plt>
   11814:	mov	r0, r4
   11818:	bl	1132c <exit@plt>
   1181c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11820:	add	fp, sp, #28
   11824:	sub	sp, sp, #172	; 0xac
   11828:	str	r0, [sp, #60]	; 0x3c
   1182c:	ldr	r0, [r1]
   11830:	mov	r9, r1
   11834:	bl	12dcc <ftello64@plt+0x1968>
   11838:	movw	r1, #39710	; 0x9b1e
   1183c:	mov	r0, #6
   11840:	movt	r1, #1
   11844:	bl	113d4 <setlocale@plt>
   11848:	movw	r4, #39154	; 0x98f2
   1184c:	movw	r1, #38970	; 0x983a
   11850:	movt	r4, #1
   11854:	movt	r1, #1
   11858:	mov	r0, r4
   1185c:	bl	11410 <bindtextdomain@plt>
   11860:	mov	r0, r4
   11864:	bl	11248 <textdomain@plt>
   11868:	movw	r0, #9772	; 0x262c
   1186c:	movt	r0, #1
   11870:	bl	19524 <ftello64@plt+0x80c0>
   11874:	mov	r0, #10
   11878:	mov	r6, #0
   1187c:	mov	r5, #0
   11880:	str	r0, [sp, #32]
   11884:	mov	r0, #0
   11888:	str	r0, [sp, #40]	; 0x28
   1188c:	mvn	r0, #0
   11890:	str	r0, [sp, #44]	; 0x2c
   11894:	mov	r0, #0
   11898:	str	r0, [sp, #36]	; 0x24
   1189c:	mvn	r0, #0
   118a0:	str	r0, [sp, #56]	; 0x38
   118a4:	mov	r0, #0
   118a8:	str	r0, [sp, #48]	; 0x30
   118ac:	mov	r0, #0
   118b0:	b	118d0 <ftello64@plt+0x46c>
   118b4:	mov	r6, r8
   118b8:	mov	r5, sl
   118bc:	mov	r0, r7
   118c0:	b	118d0 <ftello64@plt+0x46c>
   118c4:	mov	r0, #1
   118c8:	str	r0, [sp, #40]	; 0x28
   118cc:	b	118b4 <ftello64@plt+0x450>
   118d0:	mov	r8, r0
   118d4:	mov	r0, #0
   118d8:	movw	r2, #38994	; 0x9852
   118dc:	movw	r3, #39816	; 0x9b88
   118e0:	mov	r1, r9
   118e4:	mov	sl, r5
   118e8:	str	r0, [sp]
   118ec:	ldr	r0, [sp, #60]	; 0x3c
   118f0:	movt	r2, #1
   118f4:	movt	r3, #1
   118f8:	bl	11314 <getopt_long@plt>
   118fc:	cmp	r0, #100	; 0x64
   11900:	ble	11b98 <ftello64@plt+0x734>
   11904:	sub	r1, r0, #101	; 0x65
   11908:	mov	r7, r8
   1190c:	cmp	r1, #21
   11910:	bhi	11b48 <ftello64@plt+0x6e4>
   11914:	add	r2, pc, #12
   11918:	mov	r0, #1
   1191c:	mov	r8, r6
   11920:	mov	r5, sl
   11924:	ldr	pc, [r2, r1, lsl #2]
   11928:	ldrdeq	r1, [r1], -r0
   1192c:	andeq	r2, r1, r4, asr #8
   11930:	andeq	r2, r1, r4, asr #8
   11934:	andeq	r2, r1, r4, asr #8
   11938:	andeq	r1, r1, r0, lsl #19
   1193c:	andeq	r2, r1, r4, asr #8
   11940:	andeq	r2, r1, r4, asr #8
   11944:	andeq	r2, r1, r4, asr #8
   11948:	andeq	r2, r1, r4, asr #8
   1194c:			; <UNDEFINED> instruction: 0x00011ab4
   11950:	andeq	r1, r1, ip, lsl #22
   11954:	andeq	r2, r1, r4, asr #8
   11958:	andeq	r2, r1, r4, asr #8
   1195c:	andeq	r1, r1, r4, asr #17
   11960:	andeq	r2, r1, r4, asr #8
   11964:	andeq	r2, r1, r4, asr #8
   11968:	andeq	r2, r1, r4, asr #8
   1196c:	andeq	r2, r1, r4, asr #8
   11970:	andeq	r2, r1, r4, asr #8
   11974:	andeq	r2, r1, r4, asr #8
   11978:	andeq	r2, r1, r4, asr #8
   1197c:	andeq	r1, r1, ip, lsl #23
   11980:	movw	r0, #45448	; 0xb188
   11984:	mov	r1, #45	; 0x2d
   11988:	movt	r0, #2
   1198c:	ldr	r6, [r0]
   11990:	mov	r0, r6
   11994:	bl	11344 <strchr@plt>
   11998:	mov	r5, r0
   1199c:	ldr	r0, [sp, #48]	; 0x30
   119a0:	tst	r0, #1
   119a4:	bne	1244c <ftello64@plt+0xfe8>
   119a8:	movw	r1, #39034	; 0x987a
   119ac:	cmp	r5, #0
   119b0:	mov	r4, #0
   119b4:	movt	r1, #1
   119b8:	beq	11a24 <ftello64@plt+0x5c0>
   119bc:	movw	r0, #45448	; 0xb188
   119c0:	strb	r4, [r5]
   119c4:	movw	r1, #39034	; 0x987a
   119c8:	mov	r2, #5
   119cc:	movt	r0, #2
   119d0:	movt	r1, #1
   119d4:	ldr	r6, [r0]
   119d8:	mov	r0, #0
   119dc:	bl	11224 <dcgettext@plt>
   119e0:	mvn	r1, #0
   119e4:	mov	r2, #0
   119e8:	mov	r3, #0
   119ec:	stm	sp, {r1, r4}
   119f0:	movw	r1, #39710	; 0x9b1e
   119f4:	str	r0, [sp, #12]
   119f8:	mov	r0, r6
   119fc:	str	r4, [sp, #16]
   11a00:	movt	r1, #1
   11a04:	str	r1, [sp, #8]
   11a08:	bl	16cb8 <ftello64@plt+0x5854>
   11a0c:	movw	r1, #39034	; 0x987a
   11a10:	str	r0, [sp, #56]	; 0x38
   11a14:	mov	r6, r5
   11a18:	mov	r0, #45	; 0x2d
   11a1c:	movt	r1, #1
   11a20:	strb	r0, [r6], #1
   11a24:	mov	r0, #0
   11a28:	mov	r2, #5
   11a2c:	bl	11224 <dcgettext@plt>
   11a30:	mvn	r1, #0
   11a34:	mov	r2, #0
   11a38:	mov	r3, #0
   11a3c:	stm	sp, {r1, r4}
   11a40:	movw	r1, #39710	; 0x9b1e
   11a44:	str	r0, [sp, #12]
   11a48:	mov	r0, r6
   11a4c:	str	r4, [sp, #16]
   11a50:	movt	r1, #1
   11a54:	str	r1, [sp, #8]
   11a58:	bl	16cb8 <ftello64@plt+0x5854>
   11a5c:	mov	r1, r0
   11a60:	ldr	r0, [sp, #56]	; 0x38
   11a64:	str	r1, [sp, #36]	; 0x24
   11a68:	cmp	r0, r1
   11a6c:	mov	r0, #0
   11a70:	movwls	r0, #1
   11a74:	cmp	r5, #0
   11a78:	beq	12458 <ftello64@plt+0xff4>
   11a7c:	ldr	r1, [sp, #56]	; 0x38
   11a80:	ldr	r2, [sp, #36]	; 0x24
   11a84:	mov	r6, r8
   11a88:	mov	r5, sl
   11a8c:	sub	r1, r2, r1
   11a90:	add	r1, r1, #1
   11a94:	clz	r1, r1
   11a98:	lsr	r1, r1, #5
   11a9c:	eors	r0, r0, r1
   11aa0:	mov	r0, #1
   11aa4:	str	r0, [sp, #48]	; 0x30
   11aa8:	mov	r0, r7
   11aac:	bne	118d0 <ftello64@plt+0x46c>
   11ab0:	b	12458 <ftello64@plt+0xff4>
   11ab4:	movw	r0, #45448	; 0xb188
   11ab8:	movw	r1, #39710	; 0x9b1e
   11abc:	mov	r2, #10
   11ac0:	add	r3, sp, #64	; 0x40
   11ac4:	movt	r0, #2
   11ac8:	movt	r1, #1
   11acc:	ldr	r0, [r0]
   11ad0:	str	r1, [sp]
   11ad4:	mov	r1, #0
   11ad8:	bl	16cc0 <ftello64@plt+0x585c>
   11adc:	cmp	r0, #1
   11ae0:	beq	118b4 <ftello64@plt+0x450>
   11ae4:	cmp	r0, #0
   11ae8:	bne	124a4 <ftello64@plt+0x1040>
   11aec:	ldr	r0, [sp, #64]	; 0x40
   11af0:	ldr	r3, [sp, #44]	; 0x2c
   11af4:	ldr	r1, [sp, #68]	; 0x44
   11af8:	subs	r2, r3, r0
   11afc:	rscs	r1, r1, #0
   11b00:	movcs	r3, r0
   11b04:	str	r3, [sp, #44]	; 0x2c
   11b08:	b	118b4 <ftello64@plt+0x450>
   11b0c:	movw	r0, #45448	; 0xb188
   11b10:	cmp	r8, #0
   11b14:	mov	r5, sl
   11b18:	movt	r0, #2
   11b1c:	ldr	r6, [r0]
   11b20:	mov	r0, r7
   11b24:	beq	118d0 <ftello64@plt+0x46c>
   11b28:	mov	r0, r8
   11b2c:	mov	r1, r6
   11b30:	bl	11194 <strcmp@plt>
   11b34:	cmp	r0, #0
   11b38:	mov	r5, sl
   11b3c:	mov	r0, r7
   11b40:	beq	118d0 <ftello64@plt+0x46c>
   11b44:	b	124e0 <ftello64@plt+0x107c>
   11b48:	cmp	r0, #256	; 0x100
   11b4c:	bne	12444 <ftello64@plt+0xfe0>
   11b50:	movw	r0, #45448	; 0xb188
   11b54:	mov	r4, r6
   11b58:	cmp	sl, #0
   11b5c:	movt	r0, #2
   11b60:	ldr	r5, [r0]
   11b64:	mov	r0, r7
   11b68:	beq	118d0 <ftello64@plt+0x46c>
   11b6c:	mov	r0, sl
   11b70:	mov	r1, r5
   11b74:	bl	11194 <strcmp@plt>
   11b78:	cmp	r0, #0
   11b7c:	mov	r6, r4
   11b80:	mov	r0, r7
   11b84:	beq	118d0 <ftello64@plt+0x46c>
   11b88:	b	124ec <ftello64@plt+0x1088>
   11b8c:	mov	r0, #0
   11b90:	str	r0, [sp, #32]
   11b94:	b	118b4 <ftello64@plt+0x450>
   11b98:	cmn	r0, #1
   11b9c:	str	r6, [sp, #24]
   11ba0:	bne	123e4 <ftello64@plt+0xf80>
   11ba4:	movw	r0, #45424	; 0xb170
   11ba8:	ldr	r7, [sp, #44]	; 0x2c
   11bac:	movt	r0, #2
   11bb0:	ldr	r6, [r0]
   11bb4:	ldr	r0, [sp, #48]	; 0x30
   11bb8:	eor	r5, r0, #1
   11bbc:	eor	r0, r8, #1
   11bc0:	tst	r5, #1
   11bc4:	tsteq	r0, #1
   11bc8:	beq	12524 <ftello64@plt+0x10c0>
   11bcc:	add	r1, r9, r6, lsl #2
   11bd0:	str	r1, [sp, #52]	; 0x34
   11bd4:	ldr	r1, [sp, #60]	; 0x3c
   11bd8:	sub	r4, r1, r6
   11bdc:	ldr	r1, [sp, #48]	; 0x30
   11be0:	tst	r1, #1
   11be4:	beq	11c78 <ftello64@plt+0x814>
   11be8:	cmp	r4, #0
   11bec:	bgt	11c94 <ftello64@plt+0x830>
   11bf0:	cmp	r7, #0
   11bf4:	beq	11cd8 <ftello64@plt+0x874>
   11bf8:	tst	r8, #1
   11bfc:	beq	11ce8 <ftello64@plt+0x884>
   11c00:	cmp	r4, #1
   11c04:	str	r9, [sp, #28]
   11c08:	blt	11e44 <ftello64@plt+0x9e0>
   11c0c:	ldr	r0, [sp, #60]	; 0x3c
   11c10:	str	r8, [sp, #20]
   11c14:	ldr	r8, [sp, #52]	; 0x34
   11c18:	mov	r5, r4
   11c1c:	sub	r7, r0, r6
   11c20:	ldr	r0, [r8], #4
   11c24:	bl	11338 <strlen@plt>
   11c28:	add	r5, r0, r5
   11c2c:	subs	r7, r7, #1
   11c30:	bne	11c20 <ftello64@plt+0x7bc>
   11c34:	ldr	r0, [sp, #60]	; 0x3c
   11c38:	sub	r6, r0, r6
   11c3c:	mov	r0, r5
   11c40:	bl	16620 <ftello64@plt+0x51bc>
   11c44:	ldr	r7, [sp, #52]	; 0x34
   11c48:	ldr	r9, [sp, #32]
   11c4c:	ldr	r8, [sp, #20]
   11c50:	mov	r5, r0
   11c54:	ldr	r1, [r7]
   11c58:	mov	r0, r5
   11c5c:	bl	11218 <stpcpy@plt>
   11c60:	str	r5, [r7], #4
   11c64:	strb	r9, [r0], #1
   11c68:	subs	r6, r6, #1
   11c6c:	mov	r5, r0
   11c70:	bne	11c54 <ftello64@plt+0x7f0>
   11c74:	b	11e50 <ftello64@plt+0x9ec>
   11c78:	mov	r1, #0
   11c7c:	cmp	r4, #2
   11c80:	mvn	r0, r0
   11c84:	movwlt	r1, #1
   11c88:	orr	r0, r1, r0
   11c8c:	tst	r0, #1
   11c90:	bne	11bf0 <ftello64@plt+0x78c>
   11c94:	movw	r1, #39209	; 0x9929
   11c98:	mov	r0, #0
   11c9c:	mov	r2, #5
   11ca0:	movt	r1, #1
   11ca4:	bl	11224 <dcgettext@plt>
   11ca8:	ldr	r1, [sp, #52]	; 0x34
   11cac:	mov	r4, r0
   11cb0:	and	r0, r5, #1
   11cb4:	ldr	r0, [r1, r0, lsl #2]
   11cb8:	bl	14d48 <ftello64@plt+0x38e4>
   11cbc:	mov	r3, r0
   11cc0:	mov	r0, #0
   11cc4:	mov	r1, #0
   11cc8:	mov	r2, r4
   11ccc:	bl	112c0 <error@plt>
   11cd0:	mov	r0, #1
   11cd4:	bl	11560 <ftello64@plt+0xfc>
   11cd8:	mov	r0, #0
   11cdc:	mov	r4, #0
   11ce0:	str	r0, [sp, #52]	; 0x34
   11ce4:	b	11e64 <ftello64@plt+0xa00>
   11ce8:	ldr	r0, [sp, #48]	; 0x30
   11cec:	ldr	r6, [sp, #40]	; 0x28
   11cf0:	tst	r0, #1
   11cf4:	beq	11d14 <ftello64@plt+0x8b0>
   11cf8:	ldr	r0, [sp, #36]	; 0x24
   11cfc:	ldr	r1, [sp, #56]	; 0x38
   11d00:	add	r0, r0, #1
   11d04:	sub	r4, r0, r1
   11d08:	mov	r0, #0
   11d0c:	str	r0, [sp, #52]	; 0x34
   11d10:	b	11e68 <ftello64@plt+0xa04>
   11d14:	cmp	r4, #1
   11d18:	bne	11d60 <ftello64@plt+0x8fc>
   11d1c:	ldr	r0, [sp, #52]	; 0x34
   11d20:	movw	r1, #40123	; 0x9cbb
   11d24:	movt	r1, #1
   11d28:	ldr	r4, [r0]
   11d2c:	mov	r0, r4
   11d30:	bl	11194 <strcmp@plt>
   11d34:	cmp	r0, #0
   11d38:	beq	11d60 <ftello64@plt+0x8fc>
   11d3c:	movw	r0, #45440	; 0xb180
   11d40:	movw	r1, #40340	; 0x9d94
   11d44:	movt	r0, #2
   11d48:	movt	r1, #1
   11d4c:	ldr	r2, [r0]
   11d50:	mov	r0, r4
   11d54:	bl	1285c <ftello64@plt+0x13f8>
   11d58:	cmp	r0, #0
   11d5c:	beq	125f0 <ftello64@plt+0x118c>
   11d60:	movw	r5, #45440	; 0xb180
   11d64:	mov	r1, #2
   11d68:	movt	r5, #2
   11d6c:	ldr	r0, [r5]
   11d70:	bl	1271c <ftello64@plt+0x12b8>
   11d74:	add	r0, r7, #1
   11d78:	clz	r0, r0
   11d7c:	lsr	r0, r0, #5
   11d80:	orr	r0, r6, r0
   11d84:	tst	r0, #1
   11d88:	beq	1200c <ftello64@plt+0xba8>
   11d8c:	ldr	r0, [r5]
   11d90:	add	r2, sp, #64	; 0x40
   11d94:	mov	r1, #0
   11d98:	bl	15b78 <ftello64@plt+0x4714>
   11d9c:	cmp	r0, #0
   11da0:	beq	12510 <ftello64@plt+0x10ac>
   11da4:	mov	r5, r0
   11da8:	ldr	r0, [sp, #64]	; 0x40
   11dac:	ldr	r2, [sp, #32]
   11db0:	cmp	r0, #0
   11db4:	beq	12394 <ftello64@plt+0xf30>
   11db8:	add	r1, r5, r0
   11dbc:	uxtb	r6, r2
   11dc0:	ldrb	r1, [r1, #-1]
   11dc4:	cmp	r1, r6
   11dc8:	bne	12380 <ftello64@plt+0xf1c>
   11dcc:	mov	r1, r0
   11dd0:	cmp	r1, #1
   11dd4:	blt	12394 <ftello64@plt+0xf30>
   11dd8:	add	r7, r5, r1
   11ddc:	mov	r4, #0
   11de0:	mov	r0, r5
   11de4:	mov	r1, r6
   11de8:	bl	11254 <rawmemchr@plt>
   11dec:	add	r0, r0, #1
   11df0:	add	r4, r4, #1
   11df4:	cmp	r0, r7
   11df8:	bcc	11de4 <ftello64@plt+0x980>
   11dfc:	add	r0, r4, #1
   11e00:	mov	r1, #4
   11e04:	bl	166f0 <ftello64@plt+0x528c>
   11e08:	cmp	r4, #0
   11e0c:	str	r5, [r0]
   11e10:	str	r0, [sp, #52]	; 0x34
   11e14:	beq	123b0 <ftello64@plt+0xf4c>
   11e18:	mov	r9, r0
   11e1c:	mov	r7, #1
   11e20:	mov	r0, r5
   11e24:	mov	r1, r6
   11e28:	bl	11254 <rawmemchr@plt>
   11e2c:	add	r5, r0, #1
   11e30:	str	r5, [r9, r7, lsl #2]
   11e34:	add	r7, r7, #1
   11e38:	cmp	r7, r4
   11e3c:	bls	11e20 <ftello64@plt+0x9bc>
   11e40:	b	11e60 <ftello64@plt+0x9fc>
   11e44:	mov	r0, r4
   11e48:	bl	16620 <ftello64@plt+0x51bc>
   11e4c:	ldr	r9, [sp, #32]
   11e50:	ldr	r1, [sp, #28]
   11e54:	ldr	r2, [sp, #60]	; 0x3c
   11e58:	str	r9, [sp, #32]
   11e5c:	str	r0, [r1, r2, lsl #2]
   11e60:	ldr	r7, [sp, #44]	; 0x2c
   11e64:	ldr	r6, [sp, #40]	; 0x28
   11e68:	cmp	r7, r4
   11e6c:	mov	r9, r4
   11e70:	mvn	r1, #0
   11e74:	movcc	r9, r7
   11e78:	ands	r0, r6, #1
   11e7c:	movne	r9, r7
   11e80:	beq	11e8c <ftello64@plt+0xa28>
   11e84:	mov	r9, r7
   11e88:	b	11e9c <ftello64@plt+0xa38>
   11e8c:	mov	r0, r9
   11e90:	mov	r1, r4
   11e94:	bl	15000 <ftello64@plt+0x3b9c>
   11e98:	mov	r1, r0
   11e9c:	mov	r0, #0
   11ea0:	str	r0, [sp, #28]
   11ea4:	mov	r0, sl
   11ea8:	bl	14d88 <ftello64@plt+0x3924>
   11eac:	cmp	r0, #0
   11eb0:	str	r0, [sp, #60]	; 0x3c
   11eb4:	beq	12550 <ftello64@plt+0x10ec>
   11eb8:	ldr	r0, [sp, #28]
   11ebc:	mov	r5, #0
   11ec0:	cmp	r0, #0
   11ec4:	beq	12078 <ftello64@plt+0xc14>
   11ec8:	movw	r0, #45440	; 0xb180
   11ecc:	str	r8, [sp, #20]
   11ed0:	cmp	r9, #1024	; 0x400
   11ed4:	mov	r8, r9
   11ed8:	mov	r1, #12
   11edc:	movt	r0, #2
   11ee0:	movcs	r8, #1024	; 0x400
   11ee4:	ldr	sl, [r0]
   11ee8:	mov	r0, r8
   11eec:	bl	16a34 <ftello64@plt+0x55d0>
   11ef0:	mov	r5, r0
   11ef4:	mov	r4, #0
   11ef8:	cmp	r9, #0
   11efc:	beq	11fdc <ftello64@plt+0xb78>
   11f00:	ldr	r0, [sp, #32]
   11f04:	mov	r7, #0
   11f08:	uxtb	r6, r0
   11f0c:	add	r0, r4, r4, lsl #1
   11f10:	mov	r1, sl
   11f14:	mov	r2, r6
   11f18:	add	r0, r5, r0, lsl #2
   11f1c:	bl	12ca0 <ftello64@plt+0x183c>
   11f20:	cmp	r0, #0
   11f24:	beq	11ff4 <ftello64@plt+0xb90>
   11f28:	adds	r4, r4, #1
   11f2c:	adc	r7, r7, #0
   11f30:	subs	r0, r4, r8
   11f34:	sbcs	r0, r7, #0
   11f38:	bcc	11f68 <ftello64@plt+0xb04>
   11f3c:	add	r8, r8, #1024	; 0x400
   11f40:	mov	r0, r5
   11f44:	mov	r2, #12
   11f48:	mov	r1, r8
   11f4c:	bl	165e4 <ftello64@plt+0x5180>
   11f50:	mov	r5, r0
   11f54:	add	r0, r4, r4, lsl #1
   11f58:	mov	r1, #0
   11f5c:	mov	r2, #12288	; 0x3000
   11f60:	add	r0, r5, r0, lsl #2
   11f64:	bl	11374 <memset@plt>
   11f68:	subs	r0, r4, r9
   11f6c:	sbcs	r0, r7, #0
   11f70:	bcc	11f0c <ftello64@plt+0xaa8>
   11f74:	add	r0, sp, #64	; 0x40
   11f78:	bl	12b6c <ftello64@plt+0x1708>
   11f7c:	ldr	r8, [sp, #20]
   11f80:	ldr	r0, [sp, #60]	; 0x3c
   11f84:	mov	r2, r4
   11f88:	mov	r3, r7
   11f8c:	bl	14dc8 <ftello64@plt+0x3964>
   11f90:	add	r2, r0, r0, lsl #1
   11f94:	subs	r0, r0, r9
   11f98:	sbcs	r0, r1, #0
   11f9c:	mov	r1, sl
   11fa0:	add	r0, sp, #64	; 0x40
   11fa4:	addcc	r0, r5, r2, lsl #2
   11fa8:	mov	r2, r6
   11fac:	bl	12ca0 <ftello64@plt+0x183c>
   11fb0:	cmp	r0, #0
   11fb4:	beq	12044 <ftello64@plt+0xbe0>
   11fb8:	adds	r0, r4, #1
   11fbc:	adc	r1, r7, #0
   11fc0:	orrs	r2, r4, r7
   11fc4:	mov	r4, r0
   11fc8:	mov	r7, r1
   11fcc:	bne	11f80 <ftello64@plt+0xb1c>
   11fd0:	mov	r7, #0
   11fd4:	mov	r4, #1
   11fd8:	b	1204c <ftello64@plt+0xbe8>
   11fdc:	ldr	r8, [sp, #20]
   11fe0:	mov	r7, #0
   11fe4:	ldrb	r0, [sl]
   11fe8:	tst	r0, #32
   11fec:	beq	12064 <ftello64@plt+0xc00>
   11ff0:	b	12510 <ftello64@plt+0x10ac>
   11ff4:	ldr	r6, [sp, #40]	; 0x28
   11ff8:	ldr	r8, [sp, #20]
   11ffc:	ldrb	r0, [sl]
   12000:	tst	r0, #32
   12004:	beq	12064 <ftello64@plt+0xc00>
   12008:	b	12510 <ftello64@plt+0x10ac>
   1200c:	add	r2, sp, #64	; 0x40
   12010:	mov	r0, #3
   12014:	mov	r1, #0
   12018:	bl	1126c <__fxstat64@plt>
   1201c:	cmp	r0, #0
   12020:	beq	1230c <ftello64@plt+0xea8>
   12024:	ldr	r6, [sp, #40]	; 0x28
   12028:	mov	r0, #0
   1202c:	mvn	r4, #0
   12030:	mov	r9, r7
   12034:	mvn	r1, #0
   12038:	str	r0, [sp, #52]	; 0x34
   1203c:	mov	r0, #1
   12040:	b	11ea0 <ftello64@plt+0xa3c>
   12044:	orrs	r0, r4, r7
   12048:	beq	125cc <ftello64@plt+0x1168>
   1204c:	add	r0, sp, #64	; 0x40
   12050:	bl	12dc4 <ftello64@plt+0x1960>
   12054:	ldr	r6, [sp, #40]	; 0x28
   12058:	ldrb	r0, [sl]
   1205c:	tst	r0, #32
   12060:	bne	12510 <ftello64@plt+0x10ac>
   12064:	subs	r0, r9, r4
   12068:	rscs	r0, r7, #0
   1206c:	ldr	r7, [sp, #44]	; 0x2c
   12070:	movcc	r4, r9
   12074:	mov	r9, r4
   12078:	ldr	r1, [sp, #48]	; 0x30
   1207c:	clz	r0, r7
   12080:	lsr	r0, r0, #5
   12084:	orr	r0, r0, r8
   12088:	orr	r0, r1, r0
   1208c:	tst	r0, #1
   12090:	bne	120ac <ftello64@plt+0xc48>
   12094:	movw	r0, #45440	; 0xb180
   12098:	movt	r0, #2
   1209c:	ldr	r0, [r0]
   120a0:	bl	12758 <ftello64@plt+0x12f4>
   120a4:	cmp	r0, #0
   120a8:	bne	12510 <ftello64@plt+0x10ac>
   120ac:	mov	sl, #0
   120b0:	tst	r6, #1
   120b4:	bne	120cc <ftello64@plt+0xc68>
   120b8:	ldr	r0, [sp, #60]	; 0x3c
   120bc:	mov	r1, r9
   120c0:	mov	r2, r4
   120c4:	bl	15030 <ftello64@plt+0x3bcc>
   120c8:	mov	sl, r0
   120cc:	ldr	r8, [sp, #24]
   120d0:	cmp	r8, #0
   120d4:	beq	120fc <ftello64@plt+0xc98>
   120d8:	movw	r0, #45444	; 0xb184
   120dc:	movw	r1, #39236	; 0x9944
   120e0:	movt	r0, #2
   120e4:	movt	r1, #1
   120e8:	ldr	r2, [r0]
   120ec:	mov	r0, r8
   120f0:	bl	1285c <ftello64@plt+0x13f8>
   120f4:	cmp	r0, #0
   120f8:	beq	12590 <ftello64@plt+0x112c>
   120fc:	tst	r6, #1
   12100:	beq	12198 <ftello64@plt+0xd34>
   12104:	ldr	r5, [sp, #60]	; 0x3c
   12108:	cmp	r7, #0
   1210c:	beq	12300 <ftello64@plt+0xe9c>
   12110:	cmp	r4, #0
   12114:	beq	125c0 <ftello64@plt+0x115c>
   12118:	ldr	r0, [sp, #48]	; 0x30
   1211c:	tst	r0, #1
   12120:	beq	12250 <ftello64@plt+0xdec>
   12124:	ldr	r0, [sp, #36]	; 0x24
   12128:	ldr	r1, [sp, #56]	; 0x38
   1212c:	mov	r7, #0
   12130:	add	r0, r0, #1
   12134:	sub	r0, r0, r1
   12138:	subs	sl, r0, #1
   1213c:	sbc	r4, r7, #0
   12140:	cmp	r9, #0
   12144:	beq	12300 <ftello64@plt+0xe9c>
   12148:	ldr	r0, [sp, #32]
   1214c:	movw	r8, #39810	; 0x9b82
   12150:	movt	r8, #1
   12154:	uxtb	r6, r0
   12158:	mov	r0, r5
   1215c:	mov	r2, sl
   12160:	mov	r3, r4
   12164:	bl	14dc8 <ftello64@plt+0x3964>
   12168:	ldr	r1, [sp, #56]	; 0x38
   1216c:	mov	r3, r6
   12170:	add	r2, r1, r0
   12174:	mov	r0, #1
   12178:	mov	r1, r8
   1217c:	bl	11380 <__printf_chk@plt>
   12180:	cmn	r0, #1
   12184:	ble	123b8 <ftello64@plt+0xf54>
   12188:	add	r7, r7, #1
   1218c:	cmp	r7, r9
   12190:	bcc	12158 <ftello64@plt+0xcf4>
   12194:	b	12300 <ftello64@plt+0xe9c>
   12198:	ldr	r0, [sp, #28]
   1219c:	cmp	r0, #0
   121a0:	beq	121f4 <ftello64@plt+0xd90>
   121a4:	cmp	r4, #0
   121a8:	beq	12300 <ftello64@plt+0xe9c>
   121ac:	movw	r8, #45444	; 0xb184
   121b0:	mov	r6, #0
   121b4:	movt	r8, #2
   121b8:	ldr	r0, [sl, r6, lsl #2]
   121bc:	ldr	r3, [r8]
   121c0:	mov	r1, #1
   121c4:	add	r0, r0, r0, lsl #1
   121c8:	add	r7, r5, r0, lsl #2
   121cc:	ldr	r2, [r7, #4]
   121d0:	ldr	r0, [r7, #8]
   121d4:	bl	11200 <fwrite_unlocked@plt>
   121d8:	ldr	r1, [r7, #4]
   121dc:	cmp	r0, r1
   121e0:	bne	123b8 <ftello64@plt+0xf54>
   121e4:	add	r6, r6, #1
   121e8:	cmp	r6, r4
   121ec:	bcc	121b8 <ftello64@plt+0xd54>
   121f0:	b	12300 <ftello64@plt+0xe9c>
   121f4:	ldr	r0, [sp, #48]	; 0x30
   121f8:	tst	r0, #1
   121fc:	beq	122b4 <ftello64@plt+0xe50>
   12200:	cmp	r9, #0
   12204:	beq	12300 <ftello64@plt+0xe9c>
   12208:	ldr	r0, [sp, #32]
   1220c:	movw	r5, #39810	; 0x9b82
   12210:	mov	r6, #0
   12214:	movt	r5, #1
   12218:	uxtb	r4, r0
   1221c:	ldr	r0, [sl, r6, lsl #2]
   12220:	ldr	r1, [sp, #56]	; 0x38
   12224:	mov	r3, r4
   12228:	add	r2, r0, r1
   1222c:	mov	r0, #1
   12230:	mov	r1, r5
   12234:	bl	11380 <__printf_chk@plt>
   12238:	cmn	r0, #1
   1223c:	ble	123b8 <ftello64@plt+0xf54>
   12240:	add	r6, r6, #1
   12244:	cmp	r6, r9
   12248:	bcc	1221c <ftello64@plt+0xdb8>
   1224c:	b	12300 <ftello64@plt+0xe9c>
   12250:	mov	r7, #0
   12254:	subs	sl, r4, #1
   12258:	sbc	r4, r7, #0
   1225c:	cmp	r9, #0
   12260:	beq	12300 <ftello64@plt+0xe9c>
   12264:	movw	r8, #45444	; 0xb184
   12268:	movt	r8, #2
   1226c:	mov	r0, r5
   12270:	mov	r2, sl
   12274:	mov	r3, r4
   12278:	bl	14dc8 <ftello64@plt+0x3964>
   1227c:	ldr	r1, [sp, #52]	; 0x34
   12280:	ldr	r3, [r8]
   12284:	ldr	r0, [r1, r0, lsl #2]!
   12288:	ldr	r1, [r1, #4]
   1228c:	sub	r6, r1, r0
   12290:	mov	r1, #1
   12294:	mov	r2, r6
   12298:	bl	11200 <fwrite_unlocked@plt>
   1229c:	cmp	r0, r6
   122a0:	bne	123b8 <ftello64@plt+0xf54>
   122a4:	add	r7, r7, #1
   122a8:	cmp	r7, r9
   122ac:	bcc	1226c <ftello64@plt+0xe08>
   122b0:	b	12300 <ftello64@plt+0xe9c>
   122b4:	cmp	r9, #0
   122b8:	beq	12300 <ftello64@plt+0xe9c>
   122bc:	movw	r6, #45444	; 0xb184
   122c0:	mov	r5, #0
   122c4:	movt	r6, #2
   122c8:	ldr	r0, [sl, r5, lsl #2]
   122cc:	ldr	r1, [sp, #52]	; 0x34
   122d0:	ldr	r3, [r6]
   122d4:	ldr	r0, [r1, r0, lsl #2]!
   122d8:	ldr	r1, [r1, #4]
   122dc:	sub	r4, r1, r0
   122e0:	mov	r1, #1
   122e4:	mov	r2, r4
   122e8:	bl	11200 <fwrite_unlocked@plt>
   122ec:	cmp	r0, r4
   122f0:	bne	123b8 <ftello64@plt+0xf54>
   122f4:	add	r5, r5, #1
   122f8:	cmp	r5, r9
   122fc:	bcc	122c8 <ftello64@plt+0xe64>
   12300:	mov	r0, #0
   12304:	sub	sp, fp, #28
   12308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1230c:	ldr	r0, [sp, #80]	; 0x50
   12310:	and	r0, r0, #53248	; 0xd000
   12314:	orr	r0, r0, #8192	; 0x2000
   12318:	cmp	r0, #40960	; 0xa000
   1231c:	bne	12024 <ftello64@plt+0xbc0>
   12320:	ldr	r4, [sp, #112]	; 0x70
   12324:	ldr	r6, [sp, #116]	; 0x74
   12328:	mov	r0, #1
   1232c:	mov	r1, #1
   12330:	mov	r2, #0
   12334:	mov	r3, #0
   12338:	str	r0, [sp, #28]
   1233c:	mov	r0, #0
   12340:	str	r1, [sp]
   12344:	bl	11284 <lseek64@plt>
   12348:	cmn	r1, #1
   1234c:	ble	12024 <ftello64@plt+0xbc0>
   12350:	subs	r0, r4, r0
   12354:	mvn	r4, #0
   12358:	mov	r9, r7
   1235c:	sbc	r1, r6, r1
   12360:	ldr	r6, [sp, #40]	; 0x28
   12364:	rsbs	r0, r0, #8388608	; 0x800000
   12368:	rscs	r0, r1, #0
   1236c:	mvn	r1, #0
   12370:	mov	r0, #0
   12374:	str	r0, [sp, #52]	; 0x34
   12378:	bge	11d8c <ftello64@plt+0x928>
   1237c:	b	11ea4 <ftello64@plt+0xa40>
   12380:	add	r1, r0, #1
   12384:	strb	r2, [r5, r0]
   12388:	str	r1, [sp, #64]	; 0x40
   1238c:	cmp	r1, #1
   12390:	bge	11dd8 <ftello64@plt+0x974>
   12394:	mov	r0, #1
   12398:	mov	r1, #4
   1239c:	bl	166f0 <ftello64@plt+0x528c>
   123a0:	str	r0, [sp, #52]	; 0x34
   123a4:	str	r5, [r0]
   123a8:	mov	r4, #0
   123ac:	b	11e64 <ftello64@plt+0xa00>
   123b0:	mov	r4, #0
   123b4:	b	11e60 <ftello64@plt+0x9fc>
   123b8:	bl	11350 <__errno_location@plt>
   123bc:	ldr	r4, [r0]
   123c0:	movw	r1, #39257	; 0x9959
   123c4:	movt	r1, #1
   123c8:	mov	r0, #0
   123cc:	mov	r2, #5
   123d0:	bl	11224 <dcgettext@plt>
   123d4:	mov	r2, r0
   123d8:	mov	r0, #1
   123dc:	mov	r1, r4
   123e0:	bl	112c0 <error@plt>
   123e4:	cmn	r0, #3
   123e8:	bne	12434 <ftello64@plt+0xfd0>
   123ec:	movw	r0, #45344	; 0xb120
   123f0:	movw	r2, #39164	; 0x98fc
   123f4:	mov	r1, #0
   123f8:	movt	r0, #2
   123fc:	movt	r2, #1
   12400:	str	r1, [sp, #4]
   12404:	movw	r1, #38965	; 0x9835
   12408:	ldr	r3, [r0]
   1240c:	movw	r0, #45444	; 0xb184
   12410:	str	r2, [sp]
   12414:	movw	r2, #39150	; 0x98ee
   12418:	movt	r1, #1
   1241c:	movt	r0, #2
   12420:	movt	r2, #1
   12424:	ldr	r0, [r0]
   12428:	bl	163ec <ftello64@plt+0x4f88>
   1242c:	mov	r0, #0
   12430:	bl	1132c <exit@plt>
   12434:	cmn	r0, #2
   12438:	bne	12444 <ftello64@plt+0xfe0>
   1243c:	mov	r0, #0
   12440:	bl	11560 <ftello64@plt+0xfc>
   12444:	mov	r0, #1
   12448:	bl	11560 <ftello64@plt+0xfc>
   1244c:	movw	r1, #39004	; 0x985c
   12450:	movt	r1, #1
   12454:	b	124f4 <ftello64@plt+0x1090>
   12458:	bl	11350 <__errno_location@plt>
   1245c:	ldr	r4, [r0]
   12460:	movw	r1, #39034	; 0x987a
   12464:	mov	r0, #0
   12468:	mov	r2, #5
   1246c:	movt	r1, #1
   12470:	bl	11224 <dcgettext@plt>
   12474:	mov	r5, r0
   12478:	movw	r0, #45448	; 0xb188
   1247c:	movt	r0, #2
   12480:	ldr	r0, [r0]
   12484:	bl	14d48 <ftello64@plt+0x38e4>
   12488:	movw	r2, #39054	; 0x988e
   1248c:	str	r0, [sp]
   12490:	mov	r0, #1
   12494:	mov	r1, r4
   12498:	mov	r3, r5
   1249c:	movt	r2, #1
   124a0:	bl	112c0 <error@plt>
   124a4:	movw	r1, #39061	; 0x9895
   124a8:	mov	r0, #0
   124ac:	mov	r2, #5
   124b0:	movt	r1, #1
   124b4:	bl	11224 <dcgettext@plt>
   124b8:	mov	r4, r0
   124bc:	movw	r0, #45448	; 0xb188
   124c0:	movt	r0, #2
   124c4:	ldr	r0, [r0]
   124c8:	bl	14d48 <ftello64@plt+0x38e4>
   124cc:	mov	r3, r0
   124d0:	mov	r0, #1
   124d4:	mov	r1, #0
   124d8:	mov	r2, r4
   124dc:	bl	112c0 <error@plt>
   124e0:	movw	r1, #39084	; 0x98ac
   124e4:	movt	r1, #1
   124e8:	b	124f4 <ftello64@plt+0x1090>
   124ec:	movw	r1, #39116	; 0x98cc
   124f0:	movt	r1, #1
   124f4:	mov	r0, #0
   124f8:	mov	r2, #5
   124fc:	bl	11224 <dcgettext@plt>
   12500:	mov	r2, r0
   12504:	mov	r0, #1
   12508:	mov	r1, #0
   1250c:	bl	112c0 <error@plt>
   12510:	bl	11350 <__errno_location@plt>
   12514:	ldr	r4, [r0]
   12518:	movw	r1, #40331	; 0x9d8b
   1251c:	movt	r1, #1
   12520:	b	123c8 <ftello64@plt+0xf64>
   12524:	movw	r1, #39176	; 0x9908
   12528:	mov	r0, #0
   1252c:	mov	r2, #5
   12530:	movt	r1, #1
   12534:	bl	11224 <dcgettext@plt>
   12538:	mov	r2, r0
   1253c:	mov	r0, #0
   12540:	mov	r1, #0
   12544:	bl	112c0 <error@plt>
   12548:	mov	r0, #1
   1254c:	bl	11560 <ftello64@plt+0xfc>
   12550:	movw	r4, #39226	; 0x993a
   12554:	cmp	sl, #0
   12558:	movt	r4, #1
   1255c:	movne	r4, sl
   12560:	bl	11350 <__errno_location@plt>
   12564:	ldr	r5, [r0]
   12568:	mov	r0, #0
   1256c:	mov	r1, #3
   12570:	mov	r2, r4
   12574:	bl	14a9c <ftello64@plt+0x3638>
   12578:	movw	r2, #39058	; 0x9892
   1257c:	mov	r3, r0
   12580:	mov	r0, #1
   12584:	mov	r1, r5
   12588:	movt	r2, #1
   1258c:	bl	112c0 <error@plt>
   12590:	bl	11350 <__errno_location@plt>
   12594:	ldr	r4, [r0]
   12598:	mov	r0, #0
   1259c:	mov	r1, #3
   125a0:	mov	r2, r8
   125a4:	bl	14a9c <ftello64@plt+0x3638>
   125a8:	movw	r2, #39058	; 0x9892
   125ac:	mov	r3, r0
   125b0:	mov	r0, #1
   125b4:	mov	r1, r4
   125b8:	movt	r2, #1
   125bc:	bl	112c0 <error@plt>
   125c0:	movw	r1, #39238	; 0x9946
   125c4:	movt	r1, #1
   125c8:	b	124f4 <ftello64@plt+0x1090>
   125cc:	movw	r1, #39789	; 0x9b6d
   125d0:	mov	r0, #0
   125d4:	mov	r2, #5
   125d8:	movt	r1, #1
   125dc:	bl	11224 <dcgettext@plt>
   125e0:	mov	r2, r0
   125e4:	mov	r0, #1
   125e8:	mov	r1, #75	; 0x4b
   125ec:	bl	112c0 <error@plt>
   125f0:	bl	11350 <__errno_location@plt>
   125f4:	ldr	r4, [r0]
   125f8:	ldr	r0, [sp, #52]	; 0x34
   125fc:	mov	r1, #3
   12600:	ldr	r2, [r0]
   12604:	mov	r0, #0
   12608:	b	125a4 <ftello64@plt+0x1140>
   1260c:	movw	r1, #45456	; 0xb190
   12610:	movt	r1, #2
   12614:	str	r0, [r1, #4]
   12618:	bx	lr
   1261c:	movw	r1, #45456	; 0xb190
   12620:	movt	r1, #2
   12624:	strb	r0, [r1]
   12628:	bx	lr
   1262c:	push	{r4, r5, r6, sl, fp, lr}
   12630:	add	fp, sp, #16
   12634:	sub	sp, sp, #8
   12638:	movw	r0, #45444	; 0xb184
   1263c:	movt	r0, #2
   12640:	ldr	r0, [r0]
   12644:	bl	17a4c <ftello64@plt+0x65e8>
   12648:	cmp	r0, #0
   1264c:	beq	12674 <ftello64@plt+0x1210>
   12650:	movw	r5, #45456	; 0xb190
   12654:	movt	r5, #2
   12658:	ldrb	r0, [r5]
   1265c:	cmp	r0, #0
   12660:	beq	126a0 <ftello64@plt+0x123c>
   12664:	bl	11350 <__errno_location@plt>
   12668:	ldr	r0, [r0]
   1266c:	cmp	r0, #32
   12670:	bne	126a0 <ftello64@plt+0x123c>
   12674:	movw	r0, #45432	; 0xb178
   12678:	movt	r0, #2
   1267c:	ldr	r0, [r0]
   12680:	bl	17a4c <ftello64@plt+0x65e8>
   12684:	cmp	r0, #0
   12688:	subeq	sp, fp, #16
   1268c:	popeq	{r4, r5, r6, sl, fp, pc}
   12690:	movw	r0, #45348	; 0xb124
   12694:	movt	r0, #2
   12698:	ldr	r0, [r0]
   1269c:	bl	111d0 <_exit@plt>
   126a0:	movw	r1, #39257	; 0x9959
   126a4:	mov	r0, #0
   126a8:	mov	r2, #5
   126ac:	movt	r1, #1
   126b0:	bl	11224 <dcgettext@plt>
   126b4:	ldr	r6, [r5, #4]
   126b8:	mov	r4, r0
   126bc:	bl	11350 <__errno_location@plt>
   126c0:	ldr	r5, [r0]
   126c4:	cmp	r6, #0
   126c8:	bne	126e4 <ftello64@plt+0x1280>
   126cc:	movw	r2, #39058	; 0x9892
   126d0:	mov	r0, #0
   126d4:	mov	r1, r5
   126d8:	mov	r3, r4
   126dc:	movt	r2, #1
   126e0:	b	12704 <ftello64@plt+0x12a0>
   126e4:	mov	r0, r6
   126e8:	bl	149c0 <ftello64@plt+0x355c>
   126ec:	movw	r2, #39054	; 0x988e
   126f0:	mov	r3, r0
   126f4:	str	r4, [sp]
   126f8:	mov	r0, #0
   126fc:	mov	r1, r5
   12700:	movt	r2, #1
   12704:	bl	112c0 <error@plt>
   12708:	movw	r0, #45348	; 0xb124
   1270c:	movt	r0, #2
   12710:	ldr	r0, [r0]
   12714:	bl	111d0 <_exit@plt>
   12718:	b	111a0 <posix_fadvise64@plt>
   1271c:	cmp	r0, #0
   12720:	bxeq	lr
   12724:	push	{r4, sl, fp, lr}
   12728:	add	fp, sp, #8
   1272c:	sub	sp, sp, #16
   12730:	mov	r4, r1
   12734:	bl	1138c <fileno@plt>
   12738:	mov	r1, #0
   1273c:	mov	r2, #0
   12740:	mov	r3, #0
   12744:	str	r1, [sp]
   12748:	stmib	sp, {r1, r4}
   1274c:	bl	111a0 <posix_fadvise64@plt>
   12750:	sub	sp, fp, #8
   12754:	pop	{r4, sl, fp, pc}
   12758:	push	{r4, r5, r6, sl, fp, lr}
   1275c:	add	fp, sp, #16
   12760:	sub	sp, sp, #8
   12764:	mov	r4, r0
   12768:	bl	1138c <fileno@plt>
   1276c:	cmn	r0, #1
   12770:	ble	127e4 <ftello64@plt+0x1380>
   12774:	mov	r0, r4
   12778:	bl	112f0 <__freading@plt>
   1277c:	cmp	r0, #0
   12780:	beq	127ac <ftello64@plt+0x1348>
   12784:	mov	r0, r4
   12788:	bl	1138c <fileno@plt>
   1278c:	mov	r1, #1
   12790:	mov	r2, #0
   12794:	mov	r3, #0
   12798:	str	r1, [sp]
   1279c:	bl	11284 <lseek64@plt>
   127a0:	and	r0, r0, r1
   127a4:	cmn	r0, #1
   127a8:	beq	127e4 <ftello64@plt+0x1380>
   127ac:	mov	r0, r4
   127b0:	bl	127f4 <ftello64@plt+0x1390>
   127b4:	cmp	r0, #0
   127b8:	beq	127e4 <ftello64@plt+0x1380>
   127bc:	bl	11350 <__errno_location@plt>
   127c0:	ldr	r6, [r0]
   127c4:	mov	r5, r0
   127c8:	mov	r0, r4
   127cc:	bl	113a4 <fclose@plt>
   127d0:	cmp	r6, #0
   127d4:	strne	r6, [r5]
   127d8:	mvnne	r0, #0
   127dc:	sub	sp, fp, #16
   127e0:	pop	{r4, r5, r6, sl, fp, pc}
   127e4:	mov	r0, r4
   127e8:	sub	sp, fp, #16
   127ec:	pop	{r4, r5, r6, sl, fp, lr}
   127f0:	b	113a4 <fclose@plt>
   127f4:	push	{r4, sl, fp, lr}
   127f8:	add	fp, sp, #8
   127fc:	sub	sp, sp, #8
   12800:	mov	r4, r0
   12804:	cmp	r0, #0
   12808:	beq	12824 <ftello64@plt+0x13c0>
   1280c:	mov	r0, r4
   12810:	bl	112f0 <__freading@plt>
   12814:	cmp	r0, #0
   12818:	ldrbne	r0, [r4, #1]
   1281c:	tstne	r0, #1
   12820:	bne	12834 <ftello64@plt+0x13d0>
   12824:	mov	r0, r4
   12828:	sub	sp, fp, #8
   1282c:	pop	{r4, sl, fp, lr}
   12830:	b	111ac <fflush@plt>
   12834:	mov	r0, #1
   12838:	mov	r2, #0
   1283c:	mov	r3, #0
   12840:	str	r0, [sp]
   12844:	mov	r0, r4
   12848:	bl	12ac8 <ftello64@plt+0x1664>
   1284c:	mov	r0, r4
   12850:	sub	sp, fp, #8
   12854:	pop	{r4, sl, fp, lr}
   12858:	b	111ac <fflush@plt>
   1285c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12860:	add	fp, sp, #28
   12864:	sub	sp, sp, #4
   12868:	mov	r5, r0
   1286c:	mov	r0, r2
   12870:	mov	r4, r2
   12874:	mov	r9, r1
   12878:	bl	1138c <fileno@plt>
   1287c:	mov	r7, #0
   12880:	cmp	r0, #0
   12884:	beq	128c4 <ftello64@plt+0x1460>
   12888:	cmp	r0, #1
   1288c:	beq	128d0 <ftello64@plt+0x146c>
   12890:	cmp	r0, #2
   12894:	beq	128ac <ftello64@plt+0x1448>
   12898:	mov	r0, #2
   1289c:	mov	r1, #2
   128a0:	bl	11230 <dup2@plt>
   128a4:	subs	r7, r0, #2
   128a8:	movwne	r7, #1
   128ac:	mov	r0, #1
   128b0:	mov	r1, #1
   128b4:	bl	11230 <dup2@plt>
   128b8:	subs	r6, r0, #1
   128bc:	movwne	r6, #1
   128c0:	b	128d4 <ftello64@plt+0x1470>
   128c4:	mov	r6, #0
   128c8:	mov	r8, #0
   128cc:	b	1299c <ftello64@plt+0x1538>
   128d0:	mov	r6, #0
   128d4:	mov	r0, #0
   128d8:	mov	r1, #0
   128dc:	mov	sl, #0
   128e0:	bl	11230 <dup2@plt>
   128e4:	cmp	r0, #0
   128e8:	mov	r8, #0
   128ec:	beq	1292c <ftello64@plt+0x14c8>
   128f0:	movw	r0, #40047	; 0x9c6f
   128f4:	mov	r1, #0
   128f8:	movt	r0, #1
   128fc:	bl	112cc <open64@plt>
   12900:	cmp	r0, #0
   12904:	beq	12928 <ftello64@plt+0x14c4>
   12908:	cmn	r0, #1
   1290c:	ble	12a4c <ftello64@plt+0x15e8>
   12910:	bl	1144c <close@plt>
   12914:	bl	11350 <__errno_location@plt>
   12918:	mov	r4, r0
   1291c:	mov	r0, #9
   12920:	str	r0, [r4]
   12924:	b	12a54 <ftello64@plt+0x15f0>
   12928:	mov	r8, #1
   1292c:	cmp	r6, #0
   12930:	beq	12950 <ftello64@plt+0x14ec>
   12934:	movw	r0, #40047	; 0x9c6f
   12938:	mov	r1, #0
   1293c:	movt	r0, #1
   12940:	bl	112cc <open64@plt>
   12944:	mov	sl, #1
   12948:	cmp	r0, #1
   1294c:	bne	12a1c <ftello64@plt+0x15b8>
   12950:	cmp	r7, #0
   12954:	beq	12994 <ftello64@plt+0x1530>
   12958:	movw	r0, #40047	; 0x9c6f
   1295c:	mov	r1, #0
   12960:	movt	r0, #1
   12964:	bl	112cc <open64@plt>
   12968:	mov	r7, #1
   1296c:	cmp	r0, #2
   12970:	beq	12998 <ftello64@plt+0x1534>
   12974:	cmn	r0, #1
   12978:	ble	12aa4 <ftello64@plt+0x1640>
   1297c:	bl	1144c <close@plt>
   12980:	bl	11350 <__errno_location@plt>
   12984:	mov	r4, r0
   12988:	mov	r0, #9
   1298c:	str	r0, [r4]
   12990:	b	12aac <ftello64@plt+0x1648>
   12994:	mov	r7, #0
   12998:	mov	r6, sl
   1299c:	mov	r0, r5
   129a0:	mov	r1, r9
   129a4:	mov	r2, r4
   129a8:	bl	11308 <freopen64@plt>
   129ac:	mov	r5, r0
   129b0:	bl	11350 <__errno_location@plt>
   129b4:	ldr	r9, [r0]
   129b8:	mov	r4, r0
   129bc:	cmp	r7, #0
   129c0:	beq	129cc <ftello64@plt+0x1568>
   129c4:	mov	r0, #2
   129c8:	bl	1144c <close@plt>
   129cc:	cmp	r6, #0
   129d0:	beq	129dc <ftello64@plt+0x1578>
   129d4:	mov	r0, #1
   129d8:	bl	1144c <close@plt>
   129dc:	cmp	r8, #0
   129e0:	beq	12a00 <ftello64@plt+0x159c>
   129e4:	mov	r0, #0
   129e8:	bl	1144c <close@plt>
   129ec:	cmp	r5, #0
   129f0:	beq	12a08 <ftello64@plt+0x15a4>
   129f4:	mov	r0, r5
   129f8:	sub	sp, fp, #28
   129fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a00:	cmp	r5, #0
   12a04:	bne	129f4 <ftello64@plt+0x1590>
   12a08:	mov	r5, #0
   12a0c:	str	r9, [r4]
   12a10:	mov	r0, r5
   12a14:	sub	sp, fp, #28
   12a18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a1c:	cmn	r0, #1
   12a20:	ble	12a6c <ftello64@plt+0x1608>
   12a24:	bl	1144c <close@plt>
   12a28:	bl	11350 <__errno_location@plt>
   12a2c:	mov	r4, r0
   12a30:	mov	r0, #9
   12a34:	str	r0, [r4]
   12a38:	ldr	r9, [r4]
   12a3c:	mov	r5, #0
   12a40:	cmp	r7, #0
   12a44:	beq	129d4 <ftello64@plt+0x1570>
   12a48:	b	12a84 <ftello64@plt+0x1620>
   12a4c:	bl	11350 <__errno_location@plt>
   12a50:	mov	r4, r0
   12a54:	ldr	r9, [r4]
   12a58:	mov	r8, #1
   12a5c:	mov	r5, #0
   12a60:	cmp	r7, #0
   12a64:	bne	129c4 <ftello64@plt+0x1560>
   12a68:	b	129cc <ftello64@plt+0x1568>
   12a6c:	bl	11350 <__errno_location@plt>
   12a70:	mov	r4, r0
   12a74:	ldr	r9, [r4]
   12a78:	mov	r5, #0
   12a7c:	cmp	r7, #0
   12a80:	beq	129d4 <ftello64@plt+0x1570>
   12a84:	mov	r0, #2
   12a88:	bl	1144c <close@plt>
   12a8c:	mov	r0, #1
   12a90:	bl	1144c <close@plt>
   12a94:	mov	r5, #0
   12a98:	cmp	r8, #0
   12a9c:	beq	12a08 <ftello64@plt+0x15a4>
   12aa0:	b	129e4 <ftello64@plt+0x1580>
   12aa4:	bl	11350 <__errno_location@plt>
   12aa8:	mov	r4, r0
   12aac:	ldr	r9, [r4]
   12ab0:	mov	r0, #2
   12ab4:	bl	1144c <close@plt>
   12ab8:	mov	r5, #0
   12abc:	cmp	sl, #0
   12ac0:	bne	129d4 <ftello64@plt+0x1570>
   12ac4:	b	129dc <ftello64@plt+0x1578>
   12ac8:	push	{r4, r5, r6, r7, fp, lr}
   12acc:	add	fp, sp, #16
   12ad0:	sub	sp, sp, #8
   12ad4:	mov	r4, r0
   12ad8:	ldr	r0, [r0, #4]
   12adc:	mov	r5, r3
   12ae0:	mov	r6, r2
   12ae4:	ldr	r1, [r4, #8]
   12ae8:	cmp	r1, r0
   12aec:	bne	12b08 <ftello64@plt+0x16a4>
   12af0:	ldrd	r0, [r4, #16]
   12af4:	cmp	r1, r0
   12af8:	bne	12b08 <ftello64@plt+0x16a4>
   12afc:	ldr	r0, [r4, #36]	; 0x24
   12b00:	cmp	r0, #0
   12b04:	beq	12b20 <ftello64@plt+0x16bc>
   12b08:	mov	r0, r4
   12b0c:	mov	r2, r6
   12b10:	mov	r3, r5
   12b14:	sub	sp, fp, #16
   12b18:	pop	{r4, r5, r6, r7, fp, lr}
   12b1c:	b	113b0 <fseeko64@plt>
   12b20:	ldr	r7, [fp, #8]
   12b24:	mov	r0, r4
   12b28:	bl	1138c <fileno@plt>
   12b2c:	mov	r2, r6
   12b30:	mov	r3, r5
   12b34:	str	r7, [sp]
   12b38:	bl	11284 <lseek64@plt>
   12b3c:	and	r2, r0, r1
   12b40:	cmn	r2, #1
   12b44:	mvneq	r0, #0
   12b48:	subeq	sp, fp, #16
   12b4c:	popeq	{r4, r5, r6, r7, fp, pc}
   12b50:	strd	r0, [r4, #80]	; 0x50
   12b54:	ldr	r0, [r4]
   12b58:	bic	r0, r0, #16
   12b5c:	str	r0, [r4]
   12b60:	mov	r0, #0
   12b64:	sub	sp, fp, #16
   12b68:	pop	{r4, r5, r6, r7, fp, pc}
   12b6c:	mov	r1, #0
   12b70:	str	r1, [r0]
   12b74:	str	r1, [r0, #4]
   12b78:	str	r1, [r0, #8]
   12b7c:	bx	lr
   12b80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b84:	add	fp, sp, #28
   12b88:	sub	sp, sp, #4
   12b8c:	mov	r9, r0
   12b90:	ldrb	r0, [r1]
   12b94:	tst	r0, #16
   12b98:	bne	12c70 <ftello64@plt+0x180c>
   12b9c:	ldr	r4, [r9, #8]
   12ba0:	ldr	r0, [r9]
   12ba4:	mov	r5, r1
   12ba8:	mov	r8, #1
   12bac:	add	sl, r4, r0
   12bb0:	mov	r6, r4
   12bb4:	ldmib	r5, {r0, r1}
   12bb8:	cmp	r0, r1
   12bbc:	bcs	12c24 <ftello64@plt+0x17c0>
   12bc0:	add	r1, r0, #1
   12bc4:	str	r1, [r5, #4]
   12bc8:	ldrb	r7, [r0]
   12bcc:	cmp	r6, sl
   12bd0:	beq	12be4 <ftello64@plt+0x1780>
   12bd4:	strb	r7, [r6], #1
   12bd8:	cmp	r7, #10
   12bdc:	bne	12bb4 <ftello64@plt+0x1750>
   12be0:	b	12c5c <ftello64@plt+0x17f8>
   12be4:	ldr	r6, [r9]
   12be8:	mov	r0, r4
   12bec:	mov	r1, r9
   12bf0:	mov	r2, #1
   12bf4:	mvn	r3, #0
   12bf8:	str	r8, [sp]
   12bfc:	bl	16850 <ftello64@plt+0x53ec>
   12c00:	str	r0, [r9, #8]
   12c04:	mov	r4, r0
   12c08:	add	r6, r0, r6
   12c0c:	ldr	r0, [r9]
   12c10:	add	sl, r4, r0
   12c14:	strb	r7, [r6], #1
   12c18:	cmp	r7, #10
   12c1c:	bne	12bb4 <ftello64@plt+0x1750>
   12c20:	b	12c5c <ftello64@plt+0x17f8>
   12c24:	mov	r0, r5
   12c28:	bl	113c8 <__uflow@plt>
   12c2c:	mov	r7, r0
   12c30:	cmn	r0, #1
   12c34:	bne	12bcc <ftello64@plt+0x1768>
   12c38:	cmp	r6, r4
   12c3c:	beq	12c80 <ftello64@plt+0x181c>
   12c40:	ldrb	r0, [r5]
   12c44:	tst	r0, #32
   12c48:	bne	12c90 <ftello64@plt+0x182c>
   12c4c:	ldrb	r0, [r6, #-1]
   12c50:	mov	r7, #10
   12c54:	cmp	r0, #10
   12c58:	bne	12bcc <ftello64@plt+0x1768>
   12c5c:	sub	r0, r6, r4
   12c60:	str	r0, [r9, #4]
   12c64:	mov	r0, r9
   12c68:	sub	sp, fp, #28
   12c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c70:	mov	r9, #0
   12c74:	mov	r0, r9
   12c78:	sub	sp, fp, #28
   12c7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c80:	mov	r9, #0
   12c84:	mov	r0, r9
   12c88:	sub	sp, fp, #28
   12c8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c90:	mov	r9, #0
   12c94:	mov	r0, r9
   12c98:	sub	sp, fp, #28
   12c9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ca0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ca4:	add	fp, sp, #28
   12ca8:	sub	sp, sp, #4
   12cac:	mov	sl, r0
   12cb0:	ldrb	r0, [r1]
   12cb4:	tst	r0, #16
   12cb8:	bne	12d94 <ftello64@plt+0x1930>
   12cbc:	ldr	r4, [sl, #8]
   12cc0:	ldr	r0, [sl]
   12cc4:	mov	r8, r2
   12cc8:	mov	r6, r1
   12ccc:	add	r9, r4, r0
   12cd0:	mov	r7, r4
   12cd4:	ldmib	r6, {r0, r1}
   12cd8:	cmp	r0, r1
   12cdc:	bcs	12d48 <ftello64@plt+0x18e4>
   12ce0:	add	r1, r0, #1
   12ce4:	str	r1, [r6, #4]
   12ce8:	ldrb	r5, [r0]
   12cec:	cmp	r7, r9
   12cf0:	beq	12d04 <ftello64@plt+0x18a0>
   12cf4:	strb	r5, [r7], #1
   12cf8:	cmp	r5, r8
   12cfc:	bne	12cd4 <ftello64@plt+0x1870>
   12d00:	b	12d80 <ftello64@plt+0x191c>
   12d04:	ldr	r7, [sl]
   12d08:	mov	r0, #1
   12d0c:	mov	r1, sl
   12d10:	mov	r2, #1
   12d14:	mvn	r3, #0
   12d18:	str	r0, [sp]
   12d1c:	mov	r0, r4
   12d20:	bl	16850 <ftello64@plt+0x53ec>
   12d24:	str	r0, [sl, #8]
   12d28:	mov	r4, r0
   12d2c:	add	r7, r0, r7
   12d30:	ldr	r0, [sl]
   12d34:	add	r9, r4, r0
   12d38:	strb	r5, [r7], #1
   12d3c:	cmp	r5, r8
   12d40:	bne	12cd4 <ftello64@plt+0x1870>
   12d44:	b	12d80 <ftello64@plt+0x191c>
   12d48:	mov	r0, r6
   12d4c:	bl	113c8 <__uflow@plt>
   12d50:	mov	r5, r0
   12d54:	cmn	r0, #1
   12d58:	bne	12cec <ftello64@plt+0x1888>
   12d5c:	cmp	r7, r4
   12d60:	beq	12da4 <ftello64@plt+0x1940>
   12d64:	ldrb	r0, [r6]
   12d68:	tst	r0, #32
   12d6c:	bne	12db4 <ftello64@plt+0x1950>
   12d70:	ldrb	r0, [r7, #-1]
   12d74:	mov	r5, r8
   12d78:	cmp	r0, r8
   12d7c:	bne	12cec <ftello64@plt+0x1888>
   12d80:	sub	r0, r7, r4
   12d84:	str	r0, [sl, #4]
   12d88:	mov	r0, sl
   12d8c:	sub	sp, fp, #28
   12d90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d94:	mov	sl, #0
   12d98:	mov	r0, sl
   12d9c:	sub	sp, fp, #28
   12da0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12da4:	mov	sl, #0
   12da8:	mov	r0, sl
   12dac:	sub	sp, fp, #28
   12db0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12db4:	mov	sl, #0
   12db8:	mov	r0, sl
   12dbc:	sub	sp, fp, #28
   12dc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12dc4:	ldr	r0, [r0, #8]
   12dc8:	b	17b84 <ftello64@plt+0x6720>
   12dcc:	push	{r4, r5, fp, lr}
   12dd0:	add	fp, sp, #8
   12dd4:	cmp	r0, #0
   12dd8:	beq	12e6c <ftello64@plt+0x1a08>
   12ddc:	mov	r1, #47	; 0x2f
   12de0:	mov	r4, r0
   12de4:	bl	113ec <strrchr@plt>
   12de8:	cmp	r0, #0
   12dec:	mov	r5, r4
   12df0:	addne	r5, r0, #1
   12df4:	sub	r0, r5, r4
   12df8:	cmp	r0, #7
   12dfc:	blt	12e50 <ftello64@plt+0x19ec>
   12e00:	movw	r1, #40113	; 0x9cb1
   12e04:	sub	r0, r5, #7
   12e08:	mov	r2, #7
   12e0c:	movt	r1, #1
   12e10:	bl	11434 <strncmp@plt>
   12e14:	cmp	r0, #0
   12e18:	bne	12e50 <ftello64@plt+0x19ec>
   12e1c:	movw	r1, #40121	; 0x9cb9
   12e20:	mov	r0, r5
   12e24:	mov	r2, #3
   12e28:	movt	r1, #1
   12e2c:	bl	11434 <strncmp@plt>
   12e30:	cmp	r0, #0
   12e34:	beq	12e40 <ftello64@plt+0x19dc>
   12e38:	mov	r4, r5
   12e3c:	b	12e50 <ftello64@plt+0x19ec>
   12e40:	movw	r0, #45416	; 0xb168
   12e44:	add	r4, r5, #3
   12e48:	movt	r0, #2
   12e4c:	str	r4, [r0]
   12e50:	movw	r0, #45420	; 0xb16c
   12e54:	movt	r0, #2
   12e58:	str	r4, [r0]
   12e5c:	movw	r0, #45464	; 0xb198
   12e60:	movt	r0, #2
   12e64:	str	r4, [r0]
   12e68:	pop	{r4, r5, fp, pc}
   12e6c:	movw	r0, #45432	; 0xb178
   12e70:	mov	r1, #55	; 0x37
   12e74:	mov	r2, #1
   12e78:	movt	r0, #2
   12e7c:	ldr	r3, [r0]
   12e80:	movw	r0, #40057	; 0x9c79
   12e84:	movt	r0, #1
   12e88:	bl	11278 <fwrite@plt>
   12e8c:	bl	11440 <abort@plt>
   12e90:	push	{r4, r5, r6, sl, fp, lr}
   12e94:	add	fp, sp, #16
   12e98:	mov	r4, r0
   12e9c:	movw	r0, #45472	; 0xb1a0
   12ea0:	movt	r0, #2
   12ea4:	cmp	r4, #0
   12ea8:	moveq	r4, r0
   12eac:	bl	11350 <__errno_location@plt>
   12eb0:	ldr	r6, [r0]
   12eb4:	mov	r5, r0
   12eb8:	mov	r0, r4
   12ebc:	mov	r1, #48	; 0x30
   12ec0:	bl	16a80 <ftello64@plt+0x561c>
   12ec4:	str	r6, [r5]
   12ec8:	pop	{r4, r5, r6, sl, fp, pc}
   12ecc:	movw	r1, #45472	; 0xb1a0
   12ed0:	cmp	r0, #0
   12ed4:	movt	r1, #2
   12ed8:	movne	r1, r0
   12edc:	ldr	r0, [r1]
   12ee0:	bx	lr
   12ee4:	movw	r2, #45472	; 0xb1a0
   12ee8:	cmp	r0, #0
   12eec:	movt	r2, #2
   12ef0:	movne	r2, r0
   12ef4:	str	r1, [r2]
   12ef8:	bx	lr
   12efc:	movw	r3, #45472	; 0xb1a0
   12f00:	cmp	r0, #0
   12f04:	movt	r3, #2
   12f08:	movne	r3, r0
   12f0c:	ubfx	r0, r1, #5, #3
   12f10:	and	r1, r1, #31
   12f14:	add	r0, r3, r0, lsl #2
   12f18:	ldr	r3, [r0, #8]
   12f1c:	eor	r2, r2, r3, lsr r1
   12f20:	and	r2, r2, #1
   12f24:	eor	r2, r3, r2, lsl r1
   12f28:	str	r2, [r0, #8]
   12f2c:	mov	r0, #1
   12f30:	and	r0, r0, r3, lsr r1
   12f34:	bx	lr
   12f38:	movw	r2, #45472	; 0xb1a0
   12f3c:	cmp	r0, #0
   12f40:	movt	r2, #2
   12f44:	movne	r2, r0
   12f48:	ldr	r0, [r2, #4]
   12f4c:	str	r1, [r2, #4]
   12f50:	bx	lr
   12f54:	movw	r3, #45472	; 0xb1a0
   12f58:	cmp	r0, #0
   12f5c:	movt	r3, #2
   12f60:	movne	r3, r0
   12f64:	cmp	r1, #0
   12f68:	mov	r0, #10
   12f6c:	cmpne	r2, #0
   12f70:	str	r0, [r3]
   12f74:	bne	12f84 <ftello64@plt+0x1b20>
   12f78:	push	{fp, lr}
   12f7c:	mov	fp, sp
   12f80:	bl	11440 <abort@plt>
   12f84:	str	r1, [r3, #40]	; 0x28
   12f88:	str	r2, [r3, #44]	; 0x2c
   12f8c:	bx	lr
   12f90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f94:	add	fp, sp, #28
   12f98:	sub	sp, sp, #20
   12f9c:	mov	r7, r0
   12fa0:	ldr	r0, [fp, #8]
   12fa4:	movw	r5, #45472	; 0xb1a0
   12fa8:	mov	r8, r3
   12fac:	mov	r9, r2
   12fb0:	mov	sl, r1
   12fb4:	movt	r5, #2
   12fb8:	cmp	r0, #0
   12fbc:	movne	r5, r0
   12fc0:	bl	11350 <__errno_location@plt>
   12fc4:	mov	r4, r0
   12fc8:	ldm	r5, {r0, r1}
   12fcc:	ldr	r2, [r5, #40]	; 0x28
   12fd0:	ldr	r3, [r5, #44]	; 0x2c
   12fd4:	add	r5, r5, #8
   12fd8:	ldr	r6, [r4]
   12fdc:	stm	sp, {r0, r1, r5}
   12fe0:	str	r2, [sp, #12]
   12fe4:	str	r3, [sp, #16]
   12fe8:	mov	r0, r7
   12fec:	mov	r1, sl
   12ff0:	mov	r2, r9
   12ff4:	mov	r3, r8
   12ff8:	bl	13008 <ftello64@plt+0x1ba4>
   12ffc:	str	r6, [r4]
   13000:	sub	sp, fp, #28
   13004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1300c:	add	fp, sp, #28
   13010:	sub	sp, sp, #156	; 0x9c
   13014:	str	r0, [sp, #76]	; 0x4c
   13018:	ldr	r0, [fp, #12]
   1301c:	mov	r6, r1
   13020:	str	r3, [sp, #84]	; 0x54
   13024:	str	r2, [fp, #-84]	; 0xffffffac
   13028:	and	r1, r0, #4
   1302c:	str	r1, [sp, #24]
   13030:	and	r1, r0, #1
   13034:	str	r1, [sp, #28]
   13038:	ubfx	r8, r0, #1, #1
   1303c:	bl	11290 <__ctype_get_mb_cur_max@plt>
   13040:	str	r0, [sp, #32]
   13044:	ldr	r0, [fp, #24]
   13048:	ldr	r7, [fp, #8]
   1304c:	mov	r1, #0
   13050:	mov	r2, #0
   13054:	mov	r4, #1
   13058:	str	r1, [sp, #52]	; 0x34
   1305c:	str	r0, [sp, #72]	; 0x48
   13060:	ldr	r0, [fp, #20]
   13064:	str	r0, [sp, #68]	; 0x44
   13068:	mov	r0, #0
   1306c:	str	r0, [sp, #48]	; 0x30
   13070:	mov	r0, #0
   13074:	str	r0, [sp, #92]	; 0x5c
   13078:	mov	r0, #0
   1307c:	str	r0, [fp, #-76]	; 0xffffffb4
   13080:	mov	r0, #0
   13084:	cmp	r7, #10
   13088:	bhi	14370 <ftello64@plt+0x2f0c>
   1308c:	add	r1, pc, #28
   13090:	mov	sl, r6
   13094:	ldr	r6, [sp, #76]	; 0x4c
   13098:	ldr	ip, [fp, #-84]	; 0xffffffac
   1309c:	ldr	lr, [sp, #84]	; 0x54
   130a0:	mov	r9, #0
   130a4:	mov	r3, #1
   130a8:	mov	r5, #0
   130ac:	ldr	pc, [r1, r7, lsl #2]
   130b0:	andeq	r3, r1, r0, lsl #3
   130b4:			; <UNDEFINED> instruction: 0x000131bc
   130b8:	muleq	r1, r0, r1
   130bc:	andeq	r3, r1, r8, ror r1
   130c0:			; <UNDEFINED> instruction: 0x000131b0
   130c4:	andeq	r3, r1, r4, ror #3
   130c8:	andeq	r3, r1, r0, lsr #3
   130cc:	strdeq	r3, [r1], -r0
   130d0:	ldrdeq	r3, [r1], -ip
   130d4:	ldrdeq	r3, [r1], -ip
   130d8:	andeq	r3, r1, r4, lsl #7
   130dc:	mov	r9, r4
   130e0:	movw	r4, #40203	; 0x9d0b
   130e4:	mov	r5, r8
   130e8:	mov	r8, r2
   130ec:	mov	r0, #0
   130f0:	mov	r2, #5
   130f4:	movt	r4, #1
   130f8:	mov	r1, r4
   130fc:	bl	11224 <dcgettext@plt>
   13100:	cmp	r0, r4
   13104:	str	r0, [sp, #68]	; 0x44
   13108:	bne	13298 <ftello64@plt+0x1e34>
   1310c:	bl	18f84 <ftello64@plt+0x7b20>
   13110:	ldrb	r1, [r0]
   13114:	and	r1, r1, #223	; 0xdf
   13118:	cmp	r1, #71	; 0x47
   1311c:	beq	13264 <ftello64@plt+0x1e00>
   13120:	cmp	r1, #85	; 0x55
   13124:	bne	1327c <ftello64@plt+0x1e18>
   13128:	ldrb	r1, [r0, #1]
   1312c:	and	r1, r1, #223	; 0xdf
   13130:	cmp	r1, #84	; 0x54
   13134:	bne	1327c <ftello64@plt+0x1e18>
   13138:	ldrb	r1, [r0, #2]
   1313c:	and	r1, r1, #223	; 0xdf
   13140:	cmp	r1, #70	; 0x46
   13144:	bne	1327c <ftello64@plt+0x1e18>
   13148:	ldrb	r1, [r0, #3]
   1314c:	cmp	r1, #45	; 0x2d
   13150:	ldrbeq	r1, [r0, #4]
   13154:	cmpeq	r1, #56	; 0x38
   13158:	bne	1327c <ftello64@plt+0x1e18>
   1315c:	ldrb	r0, [r0, #5]
   13160:	cmp	r0, #0
   13164:	movw	r0, #40207	; 0x9d0f
   13168:	movt	r0, #1
   1316c:	str	r0, [sp, #68]	; 0x44
   13170:	bne	1327c <ftello64@plt+0x1e18>
   13174:	b	13298 <ftello64@plt+0x1e34>
   13178:	mov	r0, #1
   1317c:	b	131bc <ftello64@plt+0x1d58>
   13180:	mov	r7, #0
   13184:	mov	r9, #0
   13188:	mov	r3, r0
   1318c:	b	1325c <ftello64@plt+0x1df8>
   13190:	tst	r8, #1
   13194:	bne	131bc <ftello64@plt+0x1d58>
   13198:	mov	r3, r0
   1319c:	b	13214 <ftello64@plt+0x1db0>
   131a0:	mov	r0, #1
   131a4:	mov	r9, #0
   131a8:	mov	r7, #5
   131ac:	b	131f8 <ftello64@plt+0x1d94>
   131b0:	mov	r3, #1
   131b4:	tst	r8, #1
   131b8:	beq	13214 <ftello64@plt+0x1db0>
   131bc:	mov	r1, #1
   131c0:	mov	r9, #0
   131c4:	mov	r7, #2
   131c8:	mov	r3, r0
   131cc:	mov	r5, #1
   131d0:	str	r1, [fp, #-76]	; 0xffffffb4
   131d4:	movw	r1, #40205	; 0x9d0d
   131d8:	movt	r1, #1
   131dc:	str	r1, [sp, #92]	; 0x5c
   131e0:	b	133f0 <ftello64@plt+0x1f8c>
   131e4:	mov	r7, #5
   131e8:	tst	r8, #1
   131ec:	beq	13234 <ftello64@plt+0x1dd0>
   131f0:	mov	r0, #1
   131f4:	mov	r9, #0
   131f8:	str	r0, [fp, #-76]	; 0xffffffb4
   131fc:	movw	r0, #40201	; 0x9d09
   13200:	mov	r3, #1
   13204:	mov	r5, #1
   13208:	movt	r0, #1
   1320c:	str	r0, [sp, #92]	; 0x5c
   13210:	b	133f0 <ftello64@plt+0x1f8c>
   13214:	cmp	sl, #0
   13218:	mov	r9, #1
   1321c:	mov	r7, #2
   13220:	movne	r0, #39	; 0x27
   13224:	strbne	r0, [r6]
   13228:	movw	r0, #40205	; 0x9d0d
   1322c:	movt	r0, #1
   13230:	b	13250 <ftello64@plt+0x1dec>
   13234:	cmp	sl, #0
   13238:	mov	r9, #1
   1323c:	mov	r3, #1
   13240:	movne	r0, #34	; 0x22
   13244:	strbne	r0, [r6]
   13248:	movw	r0, #40201	; 0x9d09
   1324c:	movt	r0, #1
   13250:	str	r0, [sp, #92]	; 0x5c
   13254:	mov	r0, #1
   13258:	str	r0, [fp, #-76]	; 0xffffffb4
   1325c:	mov	r5, #0
   13260:	b	133f0 <ftello64@plt+0x1f8c>
   13264:	ldrb	r1, [r0, #1]
   13268:	and	r1, r1, #223	; 0xdf
   1326c:	cmp	r1, #66	; 0x42
   13270:	ldrbeq	r1, [r0, #2]
   13274:	cmpeq	r1, #49	; 0x31
   13278:	beq	14198 <ftello64@plt+0x2d34>
   1327c:	movw	r0, #40205	; 0x9d0d
   13280:	movw	r1, #40201	; 0x9d09
   13284:	cmp	r7, #9
   13288:	movt	r0, #1
   1328c:	movt	r1, #1
   13290:	moveq	r0, r1
   13294:	str	r0, [sp, #68]	; 0x44
   13298:	movw	r4, #40205	; 0x9d0d
   1329c:	mov	r0, #0
   132a0:	mov	r2, #5
   132a4:	movt	r4, #1
   132a8:	mov	r1, r4
   132ac:	bl	11224 <dcgettext@plt>
   132b0:	cmp	r0, r4
   132b4:	str	r0, [sp, #72]	; 0x48
   132b8:	beq	132c8 <ftello64@plt+0x1e64>
   132bc:	mov	r4, r9
   132c0:	mov	r2, r8
   132c4:	b	13380 <ftello64@plt+0x1f1c>
   132c8:	bl	18f84 <ftello64@plt+0x7b20>
   132cc:	ldrb	r1, [r0]
   132d0:	mov	r4, r9
   132d4:	and	r1, r1, #223	; 0xdf
   132d8:	cmp	r1, #71	; 0x47
   132dc:	beq	13338 <ftello64@plt+0x1ed4>
   132e0:	cmp	r1, #85	; 0x55
   132e4:	mov	r2, r8
   132e8:	bne	13360 <ftello64@plt+0x1efc>
   132ec:	ldrb	r1, [r0, #1]
   132f0:	and	r1, r1, #223	; 0xdf
   132f4:	cmp	r1, #84	; 0x54
   132f8:	bne	13360 <ftello64@plt+0x1efc>
   132fc:	ldrb	r1, [r0, #2]
   13300:	and	r1, r1, #223	; 0xdf
   13304:	cmp	r1, #70	; 0x46
   13308:	ldrbeq	r1, [r0, #3]
   1330c:	cmpeq	r1, #45	; 0x2d
   13310:	bne	13360 <ftello64@plt+0x1efc>
   13314:	ldrb	r1, [r0, #4]
   13318:	cmp	r1, #56	; 0x38
   1331c:	ldrbeq	r0, [r0, #5]
   13320:	cmpeq	r0, #0
   13324:	bne	13360 <ftello64@plt+0x1efc>
   13328:	movw	r0, #40211	; 0x9d13
   1332c:	movt	r0, #1
   13330:	str	r0, [sp, #72]	; 0x48
   13334:	b	13380 <ftello64@plt+0x1f1c>
   13338:	ldrb	r1, [r0, #1]
   1333c:	mov	r2, r8
   13340:	and	r1, r1, #223	; 0xdf
   13344:	cmp	r1, #66	; 0x42
   13348:	bne	13360 <ftello64@plt+0x1efc>
   1334c:	ldrb	r1, [r0, #2]
   13350:	cmp	r1, #49	; 0x31
   13354:	ldrbeq	r1, [r0, #3]
   13358:	cmpeq	r1, #56	; 0x38
   1335c:	beq	141dc <ftello64@plt+0x2d78>
   13360:	movw	r0, #40205	; 0x9d0d
   13364:	cmp	r7, #9
   13368:	movt	r0, #1
   1336c:	mov	r1, r0
   13370:	movw	r0, #40201	; 0x9d09
   13374:	movt	r0, #1
   13378:	moveq	r1, r0
   1337c:	str	r1, [sp, #72]	; 0x48
   13380:	mov	r8, r5
   13384:	mov	r9, #0
   13388:	tst	r8, #1
   1338c:	mov	r5, r8
   13390:	str	r2, [fp, #-48]	; 0xffffffd0
   13394:	bne	133cc <ftello64@plt+0x1f68>
   13398:	ldr	r0, [sp, #68]	; 0x44
   1339c:	ldrb	r0, [r0]
   133a0:	cmp	r0, #0
   133a4:	beq	133cc <ftello64@plt+0x1f68>
   133a8:	ldr	r1, [sp, #68]	; 0x44
   133ac:	mov	r9, #0
   133b0:	add	r1, r1, #1
   133b4:	cmp	r9, sl
   133b8:	strbcc	r0, [r6, r9]
   133bc:	ldrb	r0, [r1, r9]
   133c0:	add	r9, r9, #1
   133c4:	cmp	r0, #0
   133c8:	bne	133b4 <ftello64@plt+0x1f50>
   133cc:	ldr	r8, [sp, #72]	; 0x48
   133d0:	mov	r0, r8
   133d4:	bl	11338 <strlen@plt>
   133d8:	ldr	ip, [fp, #-84]	; 0xffffffac
   133dc:	ldr	lr, [sp, #84]	; 0x54
   133e0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   133e4:	str	r0, [fp, #-76]	; 0xffffffb4
   133e8:	str	r8, [sp, #92]	; 0x5c
   133ec:	mov	r3, #1
   133f0:	ldr	r0, [fp, #16]
   133f4:	str	r7, [fp, #-64]	; 0xffffffc0
   133f8:	str	r5, [fp, #-72]	; 0xffffffb8
   133fc:	str	r3, [sp, #80]	; 0x50
   13400:	cmp	r0, #0
   13404:	movwne	r0, #1
   13408:	and	r0, r0, r5
   1340c:	str	r0, [fp, #-88]	; 0xffffffa8
   13410:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13414:	cmp	r0, #0
   13418:	movwne	r0, #1
   1341c:	subs	r7, r7, #2
   13420:	and	r1, r0, r5
   13424:	str	r7, [fp, #-80]	; 0xffffffb0
   13428:	and	r1, r3, r1
   1342c:	str	r1, [sp, #40]	; 0x28
   13430:	clz	r1, r7
   13434:	lsr	r1, r1, #5
   13438:	and	r1, r1, r5
   1343c:	eor	r5, r5, #1
   13440:	str	r1, [sp, #36]	; 0x24
   13444:	mov	r1, r7
   13448:	str	r5, [sp, #88]	; 0x58
   1344c:	mov	r7, #0
   13450:	movwne	r1, #1
   13454:	orr	r5, r1, r5
   13458:	and	r1, r1, r3
   1345c:	and	r0, r0, r1
   13460:	str	r5, [sp, #60]	; 0x3c
   13464:	str	r1, [fp, #-68]	; 0xffffffbc
   13468:	str	r0, [fp, #-60]	; 0xffffffc4
   1346c:	eor	r0, r3, #1
   13470:	str	r0, [sp, #44]	; 0x2c
   13474:	cmn	lr, #1
   13478:	beq	13488 <ftello64@plt+0x2024>
   1347c:	cmp	r7, lr
   13480:	bne	13494 <ftello64@plt+0x2030>
   13484:	b	1410c <ftello64@plt+0x2ca8>
   13488:	ldrb	r0, [ip, r7]
   1348c:	cmp	r0, #0
   13490:	beq	14114 <ftello64@plt+0x2cb0>
   13494:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13498:	mov	r8, #0
   1349c:	str	r4, [fp, #-52]	; 0xffffffcc
   134a0:	str	r2, [fp, #-48]	; 0xffffffd0
   134a4:	cmp	r0, #0
   134a8:	beq	134dc <ftello64@plt+0x2078>
   134ac:	ldr	r0, [fp, #-76]	; 0xffffffb4
   134b0:	add	r4, r7, r0
   134b4:	cmp	r0, #2
   134b8:	bcc	134d4 <ftello64@plt+0x2070>
   134bc:	cmn	lr, #1
   134c0:	bne	134d4 <ftello64@plt+0x2070>
   134c4:	mov	r0, ip
   134c8:	bl	11338 <strlen@plt>
   134cc:	ldr	ip, [fp, #-84]	; 0xffffffac
   134d0:	mov	lr, r0
   134d4:	cmp	r4, lr
   134d8:	bls	134f4 <ftello64@plt+0x2090>
   134dc:	mov	r0, #0
   134e0:	str	r0, [fp, #-56]	; 0xffffffc8
   134e4:	ldrb	r5, [ip, r7]
   134e8:	cmp	r5, #126	; 0x7e
   134ec:	bls	13544 <ftello64@plt+0x20e0>
   134f0:	b	1394c <ftello64@plt+0x24e8>
   134f4:	ldr	r1, [sp, #92]	; 0x5c
   134f8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   134fc:	add	r0, ip, r7
   13500:	mov	r4, lr
   13504:	bl	1120c <memcmp@plt>
   13508:	ldr	r2, [sp, #88]	; 0x58
   1350c:	cmp	r0, #0
   13510:	mov	r1, r0
   13514:	movwne	r1, #1
   13518:	orr	r1, r1, r2
   1351c:	tst	r1, #1
   13520:	beq	14220 <ftello64@plt+0x2dbc>
   13524:	ldr	ip, [fp, #-84]	; 0xffffffac
   13528:	clz	r0, r0
   1352c:	mov	lr, r4
   13530:	lsr	r0, r0, #5
   13534:	str	r0, [fp, #-56]	; 0xffffffc8
   13538:	ldrb	r5, [ip, r7]
   1353c:	cmp	r5, #126	; 0x7e
   13540:	bhi	1394c <ftello64@plt+0x24e8>
   13544:	add	r3, pc, #16
   13548:	mov	r4, #1
   1354c:	mov	r2, #110	; 0x6e
   13550:	mov	r0, #97	; 0x61
   13554:	mov	r1, #0
   13558:	ldr	pc, [r3, r5, lsl #2]
   1355c:	andeq	r3, r1, ip, lsr #16
   13560:	andeq	r3, r1, ip, asr #18
   13564:	andeq	r3, r1, ip, asr #18
   13568:	andeq	r3, r1, ip, asr #18
   1356c:	andeq	r3, r1, ip, asr #18
   13570:	andeq	r3, r1, ip, asr #18
   13574:	andeq	r3, r1, ip, asr #18
   13578:	andeq	r3, r1, r8, lsr #20
   1357c:	andeq	r3, r1, ip, lsl #16
   13580:	strdeq	r3, [r1], -r4
   13584:	andeq	r3, r1, r8, lsl r8
   13588:	andeq	r3, r1, r8, lsr #17
   1358c:	andeq	r3, r1, ip, ror #15
   13590:	andeq	r3, r1, r4, lsl r8
   13594:	andeq	r3, r1, ip, asr #18
   13598:	andeq	r3, r1, ip, asr #18
   1359c:	andeq	r3, r1, ip, asr #18
   135a0:	andeq	r3, r1, ip, asr #18
   135a4:	andeq	r3, r1, ip, asr #18
   135a8:	andeq	r3, r1, ip, asr #18
   135ac:	andeq	r3, r1, ip, asr #18
   135b0:	andeq	r3, r1, ip, asr #18
   135b4:	andeq	r3, r1, ip, asr #18
   135b8:	andeq	r3, r1, ip, asr #18
   135bc:	andeq	r3, r1, ip, asr #18
   135c0:	andeq	r3, r1, ip, asr #18
   135c4:	andeq	r3, r1, ip, asr #18
   135c8:	andeq	r3, r1, ip, asr #18
   135cc:	andeq	r3, r1, ip, asr #18
   135d0:	andeq	r3, r1, ip, asr #18
   135d4:	andeq	r3, r1, ip, asr #18
   135d8:	andeq	r3, r1, ip, asr #18
   135dc:	andeq	r3, r1, r4, lsr #19
   135e0:	andeq	r3, r1, r8, lsr #19
   135e4:	andeq	r3, r1, r8, lsr #19
   135e8:	andeq	r3, r1, r8, ror r7
   135ec:	andeq	r3, r1, r8, lsr #19
   135f0:	andeq	r3, r1, r8, asr r7
   135f4:	andeq	r3, r1, r8, lsr #19
   135f8:			; <UNDEFINED> instruction: 0x000138b0
   135fc:	andeq	r3, r1, r8, lsr #19
   13600:	andeq	r3, r1, r8, lsr #19
   13604:	andeq	r3, r1, r8, lsr #19
   13608:	andeq	r3, r1, r8, asr r7
   1360c:	andeq	r3, r1, r8, asr r7
   13610:	andeq	r3, r1, r8, asr r7
   13614:	andeq	r3, r1, r8, asr r7
   13618:	andeq	r3, r1, r8, asr r7
   1361c:	andeq	r3, r1, r8, asr r7
   13620:	andeq	r3, r1, r8, asr r7
   13624:	andeq	r3, r1, r8, asr r7
   13628:	andeq	r3, r1, r8, asr r7
   1362c:	andeq	r3, r1, r8, asr r7
   13630:	andeq	r3, r1, r8, asr r7
   13634:	andeq	r3, r1, r8, asr r7
   13638:	andeq	r3, r1, r8, asr r7
   1363c:	andeq	r3, r1, r8, asr r7
   13640:	andeq	r3, r1, r8, asr r7
   13644:	andeq	r3, r1, r8, asr r7
   13648:	andeq	r3, r1, r8, lsr #19
   1364c:	andeq	r3, r1, r8, lsr #19
   13650:	andeq	r3, r1, r8, lsr #19
   13654:	andeq	r3, r1, r8, lsr #19
   13658:	andeq	r3, r1, ip, ror #16
   1365c:	andeq	r3, r1, ip, asr #18
   13660:	andeq	r3, r1, r8, asr r7
   13664:	andeq	r3, r1, r8, asr r7
   13668:	andeq	r3, r1, r8, asr r7
   1366c:	andeq	r3, r1, r8, asr r7
   13670:	andeq	r3, r1, r8, asr r7
   13674:	andeq	r3, r1, r8, asr r7
   13678:	andeq	r3, r1, r8, asr r7
   1367c:	andeq	r3, r1, r8, asr r7
   13680:	andeq	r3, r1, r8, asr r7
   13684:	andeq	r3, r1, r8, asr r7
   13688:	andeq	r3, r1, r8, asr r7
   1368c:	andeq	r3, r1, r8, asr r7
   13690:	andeq	r3, r1, r8, asr r7
   13694:	andeq	r3, r1, r8, asr r7
   13698:	andeq	r3, r1, r8, asr r7
   1369c:	andeq	r3, r1, r8, asr r7
   136a0:	andeq	r3, r1, r8, asr r7
   136a4:	andeq	r3, r1, r8, asr r7
   136a8:	andeq	r3, r1, r8, asr r7
   136ac:	andeq	r3, r1, r8, asr r7
   136b0:	andeq	r3, r1, r8, asr r7
   136b4:	andeq	r3, r1, r8, asr r7
   136b8:	andeq	r3, r1, r8, asr r7
   136bc:	andeq	r3, r1, r8, asr r7
   136c0:	andeq	r3, r1, r8, asr r7
   136c4:	andeq	r3, r1, r8, asr r7
   136c8:	andeq	r3, r1, r8, lsr #19
   136cc:			; <UNDEFINED> instruction: 0x000137b8
   136d0:	andeq	r3, r1, r8, asr r7
   136d4:	andeq	r3, r1, r8, lsr #19
   136d8:	andeq	r3, r1, r8, asr r7
   136dc:	andeq	r3, r1, r8, lsr #19
   136e0:	andeq	r3, r1, r8, asr r7
   136e4:	andeq	r3, r1, r8, asr r7
   136e8:	andeq	r3, r1, r8, asr r7
   136ec:	andeq	r3, r1, r8, asr r7
   136f0:	andeq	r3, r1, r8, asr r7
   136f4:	andeq	r3, r1, r8, asr r7
   136f8:	andeq	r3, r1, r8, asr r7
   136fc:	andeq	r3, r1, r8, asr r7
   13700:	andeq	r3, r1, r8, asr r7
   13704:	andeq	r3, r1, r8, asr r7
   13708:	andeq	r3, r1, r8, asr r7
   1370c:	andeq	r3, r1, r8, asr r7
   13710:	andeq	r3, r1, r8, asr r7
   13714:	andeq	r3, r1, r8, asr r7
   13718:	andeq	r3, r1, r8, asr r7
   1371c:	andeq	r3, r1, r8, asr r7
   13720:	andeq	r3, r1, r8, asr r7
   13724:	andeq	r3, r1, r8, asr r7
   13728:	andeq	r3, r1, r8, asr r7
   1372c:	andeq	r3, r1, r8, asr r7
   13730:	andeq	r3, r1, r8, asr r7
   13734:	andeq	r3, r1, r8, asr r7
   13738:	andeq	r3, r1, r8, asr r7
   1373c:	andeq	r3, r1, r8, asr r7
   13740:	andeq	r3, r1, r8, asr r7
   13744:	andeq	r3, r1, r8, asr r7
   13748:	muleq	r1, r8, r7
   1374c:	andeq	r3, r1, r8, lsr #19
   13750:	muleq	r1, r8, r7
   13754:	andeq	r3, r1, r8, ror r7
   13758:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1375c:	cmp	r0, #0
   13760:	beq	13a3c <ftello64@plt+0x25d8>
   13764:	ldr	r0, [fp, #16]
   13768:	cmp	r0, #0
   1376c:	mov	r0, r5
   13770:	bne	13a4c <ftello64@plt+0x25e8>
   13774:	b	13a6c <ftello64@plt+0x2608>
   13778:	mov	r4, #0
   1377c:	cmp	r7, #0
   13780:	beq	139a4 <ftello64@plt+0x2540>
   13784:	mov	r8, #0
   13788:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1378c:	cmp	r0, #0
   13790:	bne	13764 <ftello64@plt+0x2300>
   13794:	b	13a3c <ftello64@plt+0x25d8>
   13798:	mov	r4, #0
   1379c:	cmn	lr, #1
   137a0:	beq	1397c <ftello64@plt+0x2518>
   137a4:	cmp	r7, #0
   137a8:	bne	13784 <ftello64@plt+0x2320>
   137ac:	cmp	lr, #1
   137b0:	beq	139a4 <ftello64@plt+0x2540>
   137b4:	b	13784 <ftello64@plt+0x2320>
   137b8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   137bc:	cmp	r0, #2
   137c0:	bne	139d4 <ftello64@plt+0x2570>
   137c4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   137c8:	tst	r0, #1
   137cc:	bne	14234 <ftello64@plt+0x2dd0>
   137d0:	mov	r8, #0
   137d4:	mov	r0, #92	; 0x5c
   137d8:	mov	r4, #0
   137dc:	cmp	r8, #0
   137e0:	beq	139f4 <ftello64@plt+0x2590>
   137e4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   137e8:	b	13ae8 <ftello64@plt+0x2684>
   137ec:	mov	r0, #102	; 0x66
   137f0:	b	13a28 <ftello64@plt+0x25c4>
   137f4:	mov	r2, #116	; 0x74
   137f8:	ldr	r0, [sp, #60]	; 0x3c
   137fc:	tst	r0, #1
   13800:	mov	r0, r2
   13804:	bne	13a28 <ftello64@plt+0x25c4>
   13808:	b	14234 <ftello64@plt+0x2dd0>
   1380c:	mov	r0, #98	; 0x62
   13810:	b	13a28 <ftello64@plt+0x25c4>
   13814:	mov	r2, #114	; 0x72
   13818:	ldr	r0, [sp, #60]	; 0x3c
   1381c:	tst	r0, #1
   13820:	mov	r0, r2
   13824:	bne	13a28 <ftello64@plt+0x25c4>
   13828:	b	14234 <ftello64@plt+0x2dd0>
   1382c:	ldr	r0, [sp, #80]	; 0x50
   13830:	tst	r0, #1
   13834:	beq	13b10 <ftello64@plt+0x26ac>
   13838:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1383c:	tst	r0, #1
   13840:	bne	1435c <ftello64@plt+0x2ef8>
   13844:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13848:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1384c:	cmp	r0, #2
   13850:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13854:	movwne	r0, #1
   13858:	orr	r0, r0, r2
   1385c:	tst	r0, #1
   13860:	beq	13e08 <ftello64@plt+0x29a4>
   13864:	mov	r0, r9
   13868:	b	13e3c <ftello64@plt+0x29d8>
   1386c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13870:	mov	r8, #0
   13874:	mov	r5, #63	; 0x3f
   13878:	cmp	r0, #5
   1387c:	beq	13cc4 <ftello64@plt+0x2860>
   13880:	cmp	r0, #2
   13884:	bne	13d74 <ftello64@plt+0x2910>
   13888:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1388c:	tst	r0, #1
   13890:	bne	14234 <ftello64@plt+0x2dd0>
   13894:	mov	r4, #0
   13898:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1389c:	cmp	r0, #0
   138a0:	bne	13764 <ftello64@plt+0x2300>
   138a4:	b	13a3c <ftello64@plt+0x25d8>
   138a8:	mov	r0, #118	; 0x76
   138ac:	b	13a28 <ftello64@plt+0x25c4>
   138b0:	mov	r0, #1
   138b4:	mov	r5, #39	; 0x27
   138b8:	str	r0, [sp, #52]	; 0x34
   138bc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   138c0:	cmp	r0, #2
   138c4:	bne	13938 <ftello64@plt+0x24d4>
   138c8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   138cc:	tst	r0, #1
   138d0:	bne	14234 <ftello64@plt+0x2dd0>
   138d4:	ldr	r2, [sp, #48]	; 0x30
   138d8:	clz	r1, sl
   138dc:	mov	r8, #0
   138e0:	lsr	r1, r1, #5
   138e4:	cmp	r2, #0
   138e8:	mov	r0, r2
   138ec:	movwne	r0, #1
   138f0:	orrs	r0, r0, r1
   138f4:	moveq	r2, sl
   138f8:	moveq	sl, r0
   138fc:	cmp	r9, sl
   13900:	str	r2, [sp, #48]	; 0x30
   13904:	movcc	r0, #39	; 0x27
   13908:	strbcc	r0, [r6, r9]
   1390c:	add	r0, r9, #1
   13910:	cmp	r0, sl
   13914:	movcc	r1, #92	; 0x5c
   13918:	strbcc	r1, [r6, r0]
   1391c:	add	r0, r9, #2
   13920:	add	r9, r9, #3
   13924:	cmp	r0, sl
   13928:	movcc	r1, #39	; 0x27
   1392c:	strbcc	r1, [r6, r0]
   13930:	mov	r0, #0
   13934:	str	r0, [fp, #-48]	; 0xffffffd0
   13938:	mov	r4, #1
   1393c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13940:	cmp	r0, #0
   13944:	bne	13764 <ftello64@plt+0x2300>
   13948:	b	13a3c <ftello64@plt+0x25d8>
   1394c:	ldr	r0, [sp, #32]
   13950:	cmp	r0, #1
   13954:	bne	13b40 <ftello64@plt+0x26dc>
   13958:	str	lr, [sp, #84]	; 0x54
   1395c:	bl	11320 <__ctype_b_loc@plt>
   13960:	ldr	r0, [r0]
   13964:	ldr	ip, [fp, #-84]	; 0xffffffac
   13968:	mov	r1, #1
   1396c:	add	r0, r0, r5, lsl #1
   13970:	ldrb	r0, [r0, #1]
   13974:	ubfx	r4, r0, #6, #1
   13978:	b	13f38 <ftello64@plt+0x2ad4>
   1397c:	cmp	r7, #0
   13980:	ldrbeq	r0, [ip, #1]
   13984:	cmpeq	r0, #0
   13988:	beq	139a4 <ftello64@plt+0x2540>
   1398c:	mvn	lr, #0
   13990:	mov	r8, #0
   13994:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13998:	cmp	r0, #0
   1399c:	bne	13764 <ftello64@plt+0x2300>
   139a0:	b	13a3c <ftello64@plt+0x25d8>
   139a4:	mov	r1, #1
   139a8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   139ac:	cmp	r0, #2
   139b0:	bne	139c0 <ftello64@plt+0x255c>
   139b4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   139b8:	tst	r0, #1
   139bc:	bne	14234 <ftello64@plt+0x2dd0>
   139c0:	mov	r4, r1
   139c4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   139c8:	cmp	r0, #0
   139cc:	bne	13764 <ftello64@plt+0x2300>
   139d0:	b	13a3c <ftello64@plt+0x25d8>
   139d4:	ldr	r1, [sp, #40]	; 0x28
   139d8:	mov	r8, #0
   139dc:	mov	r0, #92	; 0x5c
   139e0:	cmp	r1, #0
   139e4:	beq	13a28 <ftello64@plt+0x25c4>
   139e8:	mov	r4, #0
   139ec:	cmp	r8, #0
   139f0:	bne	137e4 <ftello64@plt+0x2380>
   139f4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   139f8:	tst	r2, #1
   139fc:	beq	13ae8 <ftello64@plt+0x2684>
   13a00:	cmp	r9, sl
   13a04:	movcc	r1, #39	; 0x27
   13a08:	strbcc	r1, [r6, r9]
   13a0c:	add	r1, r9, #1
   13a10:	add	r9, r9, #2
   13a14:	cmp	r1, sl
   13a18:	movcc	r2, #39	; 0x27
   13a1c:	strbcc	r2, [r6, r1]
   13a20:	mov	r2, #0
   13a24:	b	13ae8 <ftello64@plt+0x2684>
   13a28:	ldr	r1, [sp, #80]	; 0x50
   13a2c:	mov	r4, #0
   13a30:	mov	r8, #0
   13a34:	tst	r1, #1
   13a38:	bne	13a78 <ftello64@plt+0x2614>
   13a3c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   13a40:	cmp	r0, #0
   13a44:	mov	r0, r5
   13a48:	beq	13a6c <ftello64@plt+0x2608>
   13a4c:	ldr	r1, [fp, #16]
   13a50:	ubfx	r0, r5, #5, #3
   13a54:	mov	r2, #1
   13a58:	ldr	r0, [r1, r0, lsl #2]
   13a5c:	and	r1, r5, #31
   13a60:	tst	r0, r2, lsl r1
   13a64:	mov	r0, r5
   13a68:	bne	13a78 <ftello64@plt+0x2614>
   13a6c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13a70:	cmp	r1, #0
   13a74:	beq	13ed0 <ftello64@plt+0x2a6c>
   13a78:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13a7c:	tst	r1, #1
   13a80:	bne	14214 <ftello64@plt+0x2db0>
   13a84:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13a88:	ldr	r2, [fp, #-48]	; 0xffffffd0
   13a8c:	cmp	r1, #2
   13a90:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13a94:	movwne	r1, #1
   13a98:	orr	r1, r1, r2
   13a9c:	tst	r1, #1
   13aa0:	bne	13ad8 <ftello64@plt+0x2674>
   13aa4:	cmp	r9, sl
   13aa8:	movcc	r1, #39	; 0x27
   13aac:	strbcc	r1, [r6, r9]
   13ab0:	add	r1, r9, #1
   13ab4:	cmp	r1, sl
   13ab8:	movcc	r2, #36	; 0x24
   13abc:	strbcc	r2, [r6, r1]
   13ac0:	add	r1, r9, #2
   13ac4:	add	r9, r9, #3
   13ac8:	cmp	r1, sl
   13acc:	movcc	r2, #39	; 0x27
   13ad0:	strbcc	r2, [r6, r1]
   13ad4:	mov	r2, #1
   13ad8:	cmp	r9, sl
   13adc:	movcc	r1, #92	; 0x5c
   13ae0:	strbcc	r1, [r6, r9]
   13ae4:	add	r9, r9, #1
   13ae8:	cmp	r9, sl
   13aec:	add	r7, r7, #1
   13af0:	strbcc	r0, [r6, r9]
   13af4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13af8:	add	r9, r9, #1
   13afc:	and	r0, r0, r4
   13b00:	mov	r4, r0
   13b04:	cmn	lr, #1
   13b08:	bne	1347c <ftello64@plt+0x2018>
   13b0c:	b	13488 <ftello64@plt+0x2024>
   13b10:	ldr	r0, [sp, #28]
   13b14:	mov	r4, #0
   13b18:	mov	r8, #0
   13b1c:	mov	r5, #0
   13b20:	cmp	r0, #0
   13b24:	beq	13a3c <ftello64@plt+0x25d8>
   13b28:	ldr	r4, [fp, #-52]	; 0xffffffcc
   13b2c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   13b30:	add	r7, r7, #1
   13b34:	cmn	lr, #1
   13b38:	bne	1347c <ftello64@plt+0x2018>
   13b3c:	b	13488 <ftello64@plt+0x2024>
   13b40:	mov	r0, #0
   13b44:	cmn	lr, #1
   13b48:	str	r0, [fp, #-36]	; 0xffffffdc
   13b4c:	str	r0, [fp, #-40]	; 0xffffffd8
   13b50:	bne	13b64 <ftello64@plt+0x2700>
   13b54:	mov	r0, ip
   13b58:	bl	11338 <strlen@plt>
   13b5c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13b60:	mov	lr, r0
   13b64:	ldr	r0, [sp, #36]	; 0x24
   13b68:	str	sl, [sp, #56]	; 0x38
   13b6c:	str	lr, [sp, #84]	; 0x54
   13b70:	cmp	r0, #0
   13b74:	beq	13d8c <ftello64@plt+0x2928>
   13b78:	add	r0, ip, r7
   13b7c:	mov	r4, #1
   13b80:	mov	r6, #0
   13b84:	sub	sl, fp, #40	; 0x28
   13b88:	str	r0, [sp, #20]
   13b8c:	str	r6, [sp, #64]	; 0x40
   13b90:	add	r6, r6, r7
   13b94:	sub	r0, fp, #44	; 0x2c
   13b98:	mov	r3, sl
   13b9c:	add	r1, ip, r6
   13ba0:	sub	r2, lr, r6
   13ba4:	bl	18fbc <ftello64@plt+0x7b58>
   13ba8:	cmn	r0, #2
   13bac:	beq	13ee8 <ftello64@plt+0x2a84>
   13bb0:	ldr	sl, [sp, #56]	; 0x38
   13bb4:	cmn	r0, #1
   13bb8:	beq	13edc <ftello64@plt+0x2a78>
   13bbc:	cmp	r0, #0
   13bc0:	beq	13ee0 <ftello64@plt+0x2a7c>
   13bc4:	cmp	r0, #2
   13bc8:	bcc	13c88 <ftello64@plt+0x2824>
   13bcc:	ldr	r1, [sp, #64]	; 0x40
   13bd0:	ldr	r2, [sp, #20]
   13bd4:	add	r1, r2, r1
   13bd8:	mov	r2, #1
   13bdc:	ldrb	r3, [r1, r2]
   13be0:	sub	r3, r3, #91	; 0x5b
   13be4:	cmp	r3, #33	; 0x21
   13be8:	bhi	13c7c <ftello64@plt+0x2818>
   13bec:	add	r6, pc, #0
   13bf0:	ldr	pc, [r6, r3, lsl #2]
   13bf4:	andeq	r4, r1, r0, asr #4
   13bf8:	andeq	r4, r1, r0, asr #4
   13bfc:	andeq	r3, r1, ip, ror ip
   13c00:	andeq	r4, r1, r0, asr #4
   13c04:	andeq	r3, r1, ip, ror ip
   13c08:	andeq	r4, r1, r0, asr #4
   13c0c:	andeq	r3, r1, ip, ror ip
   13c10:	andeq	r3, r1, ip, ror ip
   13c14:	andeq	r3, r1, ip, ror ip
   13c18:	andeq	r3, r1, ip, ror ip
   13c1c:	andeq	r3, r1, ip, ror ip
   13c20:	andeq	r3, r1, ip, ror ip
   13c24:	andeq	r3, r1, ip, ror ip
   13c28:	andeq	r3, r1, ip, ror ip
   13c2c:	andeq	r3, r1, ip, ror ip
   13c30:	andeq	r3, r1, ip, ror ip
   13c34:	andeq	r3, r1, ip, ror ip
   13c38:	andeq	r3, r1, ip, ror ip
   13c3c:	andeq	r3, r1, ip, ror ip
   13c40:	andeq	r3, r1, ip, ror ip
   13c44:	andeq	r3, r1, ip, ror ip
   13c48:	andeq	r3, r1, ip, ror ip
   13c4c:	andeq	r3, r1, ip, ror ip
   13c50:	andeq	r3, r1, ip, ror ip
   13c54:	andeq	r3, r1, ip, ror ip
   13c58:	andeq	r3, r1, ip, ror ip
   13c5c:	andeq	r3, r1, ip, ror ip
   13c60:	andeq	r3, r1, ip, ror ip
   13c64:	andeq	r3, r1, ip, ror ip
   13c68:	andeq	r3, r1, ip, ror ip
   13c6c:	andeq	r3, r1, ip, ror ip
   13c70:	andeq	r3, r1, ip, ror ip
   13c74:	andeq	r3, r1, ip, ror ip
   13c78:	andeq	r4, r1, r0, asr #4
   13c7c:	add	r2, r2, #1
   13c80:	cmp	r2, r0
   13c84:	bcc	13bdc <ftello64@plt+0x2778>
   13c88:	ldr	r6, [sp, #64]	; 0x40
   13c8c:	add	r6, r0, r6
   13c90:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c94:	bl	11260 <iswprint@plt>
   13c98:	cmp	r0, #0
   13c9c:	sub	sl, fp, #40	; 0x28
   13ca0:	movwne	r0, #1
   13ca4:	and	r4, r4, r0
   13ca8:	mov	r0, sl
   13cac:	bl	111f4 <mbsinit@plt>
   13cb0:	ldr	ip, [fp, #-84]	; 0xffffffac
   13cb4:	ldr	lr, [sp, #84]	; 0x54
   13cb8:	cmp	r0, #0
   13cbc:	beq	13b8c <ftello64@plt+0x2728>
   13cc0:	b	13f2c <ftello64@plt+0x2ac8>
   13cc4:	ldr	r0, [sp, #24]
   13cc8:	cmp	r0, #0
   13ccc:	beq	13d74 <ftello64@plt+0x2910>
   13cd0:	add	r0, r7, #2
   13cd4:	cmp	r0, lr
   13cd8:	bcs	13d74 <ftello64@plt+0x2910>
   13cdc:	add	r1, ip, r7
   13ce0:	ldrb	r1, [r1, #1]
   13ce4:	cmp	r1, #63	; 0x3f
   13ce8:	bne	13d74 <ftello64@plt+0x2910>
   13cec:	ldrb	r5, [ip, r0]
   13cf0:	sub	r1, r5, #33	; 0x21
   13cf4:	cmp	r1, #29
   13cf8:	bhi	13d74 <ftello64@plt+0x2910>
   13cfc:	movw	r3, #20929	; 0x51c1
   13d00:	mov	r2, #1
   13d04:	movt	r3, #14336	; 0x3800
   13d08:	tst	r3, r2, lsl r1
   13d0c:	beq	13d74 <ftello64@plt+0x2910>
   13d10:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13d14:	tst	r1, #1
   13d18:	bne	14364 <ftello64@plt+0x2f00>
   13d1c:	cmp	r9, sl
   13d20:	mov	r7, r0
   13d24:	mov	r4, #0
   13d28:	movcc	r1, #63	; 0x3f
   13d2c:	strbcc	r1, [r6, r9]
   13d30:	add	r1, r9, #1
   13d34:	cmp	r1, sl
   13d38:	movcc	r2, #34	; 0x22
   13d3c:	strbcc	r2, [r6, r1]
   13d40:	add	r1, r9, #2
   13d44:	cmp	r1, sl
   13d48:	movcc	r2, #34	; 0x22
   13d4c:	strbcc	r2, [r6, r1]
   13d50:	add	r1, r9, #3
   13d54:	add	r9, r9, #4
   13d58:	cmp	r1, sl
   13d5c:	movcc	r2, #63	; 0x3f
   13d60:	strbcc	r2, [r6, r1]
   13d64:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13d68:	cmp	r0, #0
   13d6c:	bne	13764 <ftello64@plt+0x2300>
   13d70:	b	13a3c <ftello64@plt+0x25d8>
   13d74:	mov	r5, #63	; 0x3f
   13d78:	mov	r4, #0
   13d7c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13d80:	cmp	r0, #0
   13d84:	bne	13764 <ftello64@plt+0x2300>
   13d88:	b	13a3c <ftello64@plt+0x25d8>
   13d8c:	mov	r4, #1
   13d90:	mov	r6, #0
   13d94:	sub	sl, fp, #40	; 0x28
   13d98:	str	r6, [sp, #64]	; 0x40
   13d9c:	add	r6, r6, r7
   13da0:	sub	r0, fp, #44	; 0x2c
   13da4:	mov	r3, sl
   13da8:	add	r1, ip, r6
   13dac:	sub	r2, lr, r6
   13db0:	bl	18fbc <ftello64@plt+0x7b58>
   13db4:	cmn	r0, #2
   13db8:	beq	13ee8 <ftello64@plt+0x2a84>
   13dbc:	cmn	r0, #1
   13dc0:	beq	13edc <ftello64@plt+0x2a78>
   13dc4:	ldr	r6, [sp, #64]	; 0x40
   13dc8:	cmp	r0, #0
   13dcc:	beq	13f28 <ftello64@plt+0x2ac4>
   13dd0:	add	r6, r0, r6
   13dd4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13dd8:	bl	11260 <iswprint@plt>
   13ddc:	cmp	r0, #0
   13de0:	sub	sl, fp, #40	; 0x28
   13de4:	movwne	r0, #1
   13de8:	and	r4, r4, r0
   13dec:	mov	r0, sl
   13df0:	bl	111f4 <mbsinit@plt>
   13df4:	ldr	ip, [fp, #-84]	; 0xffffffac
   13df8:	ldr	lr, [sp, #84]	; 0x54
   13dfc:	cmp	r0, #0
   13e00:	beq	13d98 <ftello64@plt+0x2934>
   13e04:	b	13f2c <ftello64@plt+0x2ac8>
   13e08:	cmp	r9, sl
   13e0c:	mov	r2, #1
   13e10:	movcc	r0, #39	; 0x27
   13e14:	strbcc	r0, [r6, r9]
   13e18:	add	r0, r9, #1
   13e1c:	cmp	r0, sl
   13e20:	movcc	r1, #36	; 0x24
   13e24:	strbcc	r1, [r6, r0]
   13e28:	add	r0, r9, #2
   13e2c:	cmp	r0, sl
   13e30:	movcc	r1, #39	; 0x27
   13e34:	strbcc	r1, [r6, r0]
   13e38:	add	r0, r9, #3
   13e3c:	cmp	r0, sl
   13e40:	add	r9, r0, #1
   13e44:	str	r2, [fp, #-48]	; 0xffffffd0
   13e48:	movcc	r1, #92	; 0x5c
   13e4c:	strbcc	r1, [r6, r0]
   13e50:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13e54:	cmp	r1, #2
   13e58:	beq	13eb8 <ftello64@plt+0x2a54>
   13e5c:	add	r1, r7, #1
   13e60:	mov	r4, #0
   13e64:	mov	r8, #1
   13e68:	mov	r5, #48	; 0x30
   13e6c:	cmp	r1, lr
   13e70:	bcs	13758 <ftello64@plt+0x22f4>
   13e74:	ldrb	r1, [ip, r1]
   13e78:	sub	r1, r1, #48	; 0x30
   13e7c:	uxtb	r1, r1
   13e80:	cmp	r1, #9
   13e84:	bhi	13758 <ftello64@plt+0x22f4>
   13e88:	cmp	r9, sl
   13e8c:	movcc	r1, #48	; 0x30
   13e90:	strbcc	r1, [r6, r9]
   13e94:	add	r1, r0, #2
   13e98:	add	r9, r0, #3
   13e9c:	cmp	r1, sl
   13ea0:	movcc	r2, #48	; 0x30
   13ea4:	strbcc	r2, [r6, r1]
   13ea8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13eac:	cmp	r0, #0
   13eb0:	bne	13764 <ftello64@plt+0x2300>
   13eb4:	b	13a3c <ftello64@plt+0x25d8>
   13eb8:	mov	r0, #48	; 0x30
   13ebc:	mov	r8, #1
   13ec0:	mov	r4, #0
   13ec4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13ec8:	cmp	r1, #0
   13ecc:	bne	13a78 <ftello64@plt+0x2614>
   13ed0:	cmp	r8, #0
   13ed4:	beq	139f4 <ftello64@plt+0x2590>
   13ed8:	b	137e4 <ftello64@plt+0x2380>
   13edc:	mov	r4, #0
   13ee0:	ldr	ip, [fp, #-84]	; 0xffffffac
   13ee4:	b	13f20 <ftello64@plt+0x2abc>
   13ee8:	ldr	r1, [sp, #84]	; 0x54
   13eec:	ldr	ip, [fp, #-84]	; 0xffffffac
   13ef0:	mov	r4, #0
   13ef4:	cmp	r6, r1
   13ef8:	bcs	13f20 <ftello64@plt+0x2abc>
   13efc:	ldrb	r0, [ip, r6]
   13f00:	cmp	r0, #0
   13f04:	beq	13f20 <ftello64@plt+0x2abc>
   13f08:	ldr	r0, [sp, #64]	; 0x40
   13f0c:	add	r0, r0, #1
   13f10:	add	r6, r0, r7
   13f14:	str	r0, [sp, #64]	; 0x40
   13f18:	cmp	r6, r1
   13f1c:	bcc	13efc <ftello64@plt+0x2a98>
   13f20:	ldr	r6, [sp, #64]	; 0x40
   13f24:	b	13f2c <ftello64@plt+0x2ac8>
   13f28:	ldr	ip, [fp, #-84]	; 0xffffffac
   13f2c:	mov	r1, r6
   13f30:	ldr	r6, [sp, #76]	; 0x4c
   13f34:	ldr	sl, [sp, #56]	; 0x38
   13f38:	ldr	r0, [sp, #44]	; 0x2c
   13f3c:	cmp	r1, #1
   13f40:	orr	r2, r4, r0
   13f44:	mov	r0, r1
   13f48:	bhi	13f68 <ftello64@plt+0x2b04>
   13f4c:	tst	r2, #1
   13f50:	beq	13f68 <ftello64@plt+0x2b04>
   13f54:	ldr	lr, [sp, #84]	; 0x54
   13f58:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13f5c:	cmp	r0, #0
   13f60:	bne	13764 <ftello64@plt+0x2300>
   13f64:	b	13a3c <ftello64@plt+0x25d8>
   13f68:	str	r2, [sp, #64]	; 0x40
   13f6c:	add	r0, r0, r7
   13f70:	add	r1, r7, #1
   13f74:	ldr	lr, [sp, #84]	; 0x54
   13f78:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13f7c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   13f80:	mov	r3, #0
   13f84:	str	r0, [sp, #56]	; 0x38
   13f88:	ldr	r0, [sp, #64]	; 0x40
   13f8c:	tst	r0, #1
   13f90:	bne	14078 <ftello64@plt+0x2c14>
   13f94:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13f98:	tst	r0, #1
   13f9c:	bne	14218 <ftello64@plt+0x2db4>
   13fa0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13fa4:	cmp	r7, #2
   13fa8:	movwne	r3, #1
   13fac:	orr	r3, r3, r2
   13fb0:	tst	r3, #1
   13fb4:	bne	13fec <ftello64@plt+0x2b88>
   13fb8:	cmp	r9, sl
   13fbc:	add	r3, r9, #1
   13fc0:	movcc	r2, #39	; 0x27
   13fc4:	strbcc	r2, [r6, r9]
   13fc8:	cmp	r3, sl
   13fcc:	movcc	r2, #36	; 0x24
   13fd0:	strbcc	r2, [r6, r3]
   13fd4:	add	r3, r9, #2
   13fd8:	add	r9, r9, #3
   13fdc:	cmp	r3, sl
   13fe0:	movcc	r2, #39	; 0x27
   13fe4:	strbcc	r2, [r6, r3]
   13fe8:	mov	r2, #1
   13fec:	cmp	r9, sl
   13ff0:	mov	r0, r2
   13ff4:	movcc	r3, #92	; 0x5c
   13ff8:	strbcc	r3, [r6, r9]
   13ffc:	add	r3, r9, #1
   14000:	cmp	r3, sl
   14004:	andcc	r7, r5, #192	; 0xc0
   14008:	movcc	r2, #48	; 0x30
   1400c:	orrcc	r7, r2, r7, lsr #6
   14010:	strbcc	r7, [r6, r3]
   14014:	add	r3, r9, #2
   14018:	add	r9, r9, #3
   1401c:	cmp	r3, sl
   14020:	lsrcc	r7, r5, #3
   14024:	movcc	r2, #6
   14028:	bficc	r7, r2, #3, #29
   1402c:	mov	r2, #6
   14030:	strbcc	r7, [r6, r3]
   14034:	bfi	r5, r2, #3, #29
   14038:	mov	r3, #1
   1403c:	mov	r2, r0
   14040:	ldr	r0, [sp, #56]	; 0x38
   14044:	and	r8, r3, #1
   14048:	cmp	r0, r1
   1404c:	bhi	140ac <ftello64@plt+0x2c48>
   14050:	b	140ec <ftello64@plt+0x2c88>
   14054:	cmp	r9, sl
   14058:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1405c:	strbcc	r5, [r6, r9]
   14060:	add	r9, r9, #1
   14064:	ldrb	r5, [ip, r1]
   14068:	add	r1, r1, #1
   1406c:	ldr	r0, [sp, #64]	; 0x40
   14070:	tst	r0, #1
   14074:	beq	13f94 <ftello64@plt+0x2b30>
   14078:	ldr	r7, [fp, #-56]	; 0xffffffc8
   1407c:	tst	r7, #1
   14080:	beq	14094 <ftello64@plt+0x2c30>
   14084:	cmp	r9, sl
   14088:	movcc	r7, #92	; 0x5c
   1408c:	strbcc	r7, [r6, r9]
   14090:	add	r9, r9, #1
   14094:	mov	r7, #0
   14098:	str	r7, [fp, #-56]	; 0xffffffc8
   1409c:	ldr	r0, [sp, #56]	; 0x38
   140a0:	and	r8, r3, #1
   140a4:	cmp	r0, r1
   140a8:	bls	140ec <ftello64@plt+0x2c88>
   140ac:	cmp	r8, #0
   140b0:	mvn	r7, r2
   140b4:	movwne	r8, #1
   140b8:	orr	r7, r7, r8
   140bc:	tst	r7, #1
   140c0:	bne	14054 <ftello64@plt+0x2bf0>
   140c4:	cmp	r9, sl
   140c8:	movcc	r7, #39	; 0x27
   140cc:	strbcc	r7, [r6, r9]
   140d0:	add	r7, r9, #1
   140d4:	add	r9, r9, #2
   140d8:	cmp	r7, sl
   140dc:	movcc	r2, #39	; 0x27
   140e0:	strbcc	r2, [r6, r7]
   140e4:	mov	r2, #0
   140e8:	b	14054 <ftello64@plt+0x2bf0>
   140ec:	cmp	r8, #0
   140f0:	sub	r7, r1, #1
   140f4:	mov	r0, r5
   140f8:	str	r2, [fp, #-48]	; 0xffffffd0
   140fc:	movwne	r8, #1
   14100:	cmp	r8, #0
   14104:	beq	139f4 <ftello64@plt+0x2590>
   14108:	b	137e4 <ftello64@plt+0x2380>
   1410c:	mov	lr, r7
   14110:	b	14118 <ftello64@plt+0x2cb4>
   14114:	mvn	lr, #0
   14118:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1411c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14120:	eor	r0, r7, #2
   14124:	orr	r0, r0, r9
   14128:	clz	r0, r0
   1412c:	lsr	r0, r0, #5
   14130:	tst	r1, r0
   14134:	bne	14234 <ftello64@plt+0x2dd0>
   14138:	mov	r0, r1
   1413c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   14140:	cmp	r7, #2
   14144:	movwne	r1, #1
   14148:	orr	r0, r0, r1
   1414c:	tst	r0, #1
   14150:	ldreq	r0, [sp, #52]	; 0x34
   14154:	streq	lr, [sp, #84]	; 0x54
   14158:	eoreq	r0, r0, #1
   1415c:	tsteq	r0, #1
   14160:	bne	142f8 <ftello64@plt+0x2e94>
   14164:	tst	r4, #1
   14168:	bne	142b4 <ftello64@plt+0x2e50>
   1416c:	ldr	r6, [sp, #48]	; 0x30
   14170:	mov	r8, #0
   14174:	cmp	r6, #0
   14178:	beq	142f0 <ftello64@plt+0x2e8c>
   1417c:	ldr	r0, [sp, #80]	; 0x50
   14180:	mov	r1, #0
   14184:	cmp	sl, #0
   14188:	mov	r4, #0
   1418c:	str	r1, [fp, #-72]	; 0xffffffb8
   14190:	beq	13084 <ftello64@plt+0x1c20>
   14194:	b	142f8 <ftello64@plt+0x2e94>
   14198:	ldrb	r1, [r0, #3]
   1419c:	cmp	r1, #56	; 0x38
   141a0:	ldrbeq	r1, [r0, #4]
   141a4:	cmpeq	r1, #48	; 0x30
   141a8:	bne	1327c <ftello64@plt+0x1e18>
   141ac:	ldrb	r1, [r0, #5]
   141b0:	cmp	r1, #51	; 0x33
   141b4:	ldrbeq	r1, [r0, #6]
   141b8:	cmpeq	r1, #48	; 0x30
   141bc:	bne	1327c <ftello64@plt+0x1e18>
   141c0:	ldrb	r0, [r0, #7]
   141c4:	cmp	r0, #0
   141c8:	movw	r0, #40215	; 0x9d17
   141cc:	movt	r0, #1
   141d0:	str	r0, [sp, #68]	; 0x44
   141d4:	bne	1327c <ftello64@plt+0x1e18>
   141d8:	b	13298 <ftello64@plt+0x1e34>
   141dc:	ldrb	r1, [r0, #4]
   141e0:	cmp	r1, #48	; 0x30
   141e4:	ldrbeq	r1, [r0, #5]
   141e8:	cmpeq	r1, #51	; 0x33
   141ec:	bne	13360 <ftello64@plt+0x1efc>
   141f0:	ldrb	r1, [r0, #6]
   141f4:	cmp	r1, #48	; 0x30
   141f8:	ldrbeq	r0, [r0, #7]
   141fc:	cmpeq	r0, #0
   14200:	bne	13360 <ftello64@plt+0x1efc>
   14204:	movw	r0, #40219	; 0x9d1b
   14208:	movt	r0, #1
   1420c:	str	r0, [sp, #72]	; 0x48
   14210:	b	13380 <ftello64@plt+0x1f1c>
   14214:	ldr	r7, [fp, #-64]	; 0xffffffc0
   14218:	ldr	r2, [sp, #80]	; 0x50
   1421c:	b	14254 <ftello64@plt+0x2df0>
   14220:	ldr	ip, [fp, #-84]	; 0xffffffac
   14224:	mov	r2, #1
   14228:	mov	lr, r4
   1422c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   14230:	b	14254 <ftello64@plt+0x2df0>
   14234:	ldr	r2, [sp, #80]	; 0x50
   14238:	mov	r7, #2
   1423c:	b	14254 <ftello64@plt+0x2df0>
   14240:	ldr	r6, [sp, #76]	; 0x4c
   14244:	ldr	ip, [fp, #-84]	; 0xffffffac
   14248:	ldr	lr, [sp, #84]	; 0x54
   1424c:	ldr	r2, [sp, #80]	; 0x50
   14250:	mov	r7, #2
   14254:	mov	r0, #0
   14258:	ldr	r1, [fp, #12]
   1425c:	tst	r2, #1
   14260:	mov	r2, r7
   14264:	mov	r3, lr
   14268:	str	r0, [sp, #8]
   1426c:	ldr	r0, [sp, #68]	; 0x44
   14270:	movwne	r2, #4
   14274:	cmp	r7, #2
   14278:	movne	r2, r7
   1427c:	str	r2, [sp]
   14280:	mov	r2, ip
   14284:	bic	r1, r1, #2
   14288:	str	r0, [sp, #12]
   1428c:	ldr	r0, [sp, #72]	; 0x48
   14290:	str	r1, [sp, #4]
   14294:	mov	r1, sl
   14298:	str	r0, [sp, #16]
   1429c:	mov	r0, r6
   142a0:	bl	13008 <ftello64@plt+0x1ba4>
   142a4:	mov	r9, r0
   142a8:	mov	r0, r9
   142ac:	sub	sp, fp, #28
   142b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142b4:	mov	r0, #5
   142b8:	ldr	r1, [sp, #48]	; 0x30
   142bc:	ldr	r2, [fp, #-84]	; 0xffffffac
   142c0:	ldr	r3, [sp, #84]	; 0x54
   142c4:	str	r0, [sp]
   142c8:	ldr	r0, [fp, #12]
   142cc:	str	r0, [sp, #4]
   142d0:	ldr	r0, [fp, #16]
   142d4:	str	r0, [sp, #8]
   142d8:	ldr	r0, [sp, #68]	; 0x44
   142dc:	str	r0, [sp, #12]
   142e0:	ldr	r0, [sp, #72]	; 0x48
   142e4:	str	r0, [sp, #16]
   142e8:	ldr	r0, [sp, #76]	; 0x4c
   142ec:	b	142a0 <ftello64@plt+0x2e3c>
   142f0:	mov	r0, #0
   142f4:	str	r0, [fp, #-72]	; 0xffffffb8
   142f8:	ldr	r1, [sp, #92]	; 0x5c
   142fc:	cmp	r1, #0
   14300:	beq	14340 <ftello64@plt+0x2edc>
   14304:	ldr	r0, [fp, #-72]	; 0xffffffb8
   14308:	ldr	r2, [sp, #76]	; 0x4c
   1430c:	tst	r0, #1
   14310:	bne	14344 <ftello64@plt+0x2ee0>
   14314:	ldrb	r0, [r1]
   14318:	cmp	r0, #0
   1431c:	beq	14344 <ftello64@plt+0x2ee0>
   14320:	add	r1, r1, #1
   14324:	cmp	r9, sl
   14328:	strbcc	r0, [r2, r9]
   1432c:	add	r9, r9, #1
   14330:	ldrb	r0, [r1], #1
   14334:	cmp	r0, #0
   14338:	bne	14324 <ftello64@plt+0x2ec0>
   1433c:	b	14344 <ftello64@plt+0x2ee0>
   14340:	ldr	r2, [sp, #76]	; 0x4c
   14344:	cmp	r9, sl
   14348:	movcc	r0, #0
   1434c:	strbcc	r0, [r2, r9]
   14350:	mov	r0, r9
   14354:	sub	sp, fp, #28
   14358:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1435c:	mov	r2, #1
   14360:	b	1422c <ftello64@plt+0x2dc8>
   14364:	ldr	r2, [sp, #80]	; 0x50
   14368:	mov	r7, #5
   1436c:	b	14254 <ftello64@plt+0x2df0>
   14370:	bl	11440 <abort@plt>
   14374:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14378:	add	fp, sp, #28
   1437c:	sub	sp, sp, #28
   14380:	movw	r5, #45472	; 0xb1a0
   14384:	cmp	r2, #0
   14388:	mov	r4, r1
   1438c:	mov	r7, r0
   14390:	str	r0, [sp, #20]
   14394:	movt	r5, #2
   14398:	movne	r5, r2
   1439c:	bl	11350 <__errno_location@plt>
   143a0:	mov	sl, r0
   143a4:	ldm	r5, {r0, r1}
   143a8:	ldr	r2, [r5, #40]	; 0x28
   143ac:	ldr	r3, [r5, #44]	; 0x2c
   143b0:	add	r9, r5, #8
   143b4:	ldr	r6, [sl]
   143b8:	orr	r8, r1, #1
   143bc:	mov	r1, #0
   143c0:	str	r6, [sp, #24]
   143c4:	stm	sp, {r0, r8, r9}
   143c8:	str	r2, [sp, #12]
   143cc:	str	r3, [sp, #16]
   143d0:	mov	r0, #0
   143d4:	mov	r2, r7
   143d8:	mov	r3, r4
   143dc:	mov	r6, r4
   143e0:	bl	13008 <ftello64@plt+0x1ba4>
   143e4:	add	r7, r0, #1
   143e8:	mov	r0, r7
   143ec:	bl	16650 <ftello64@plt+0x51ec>
   143f0:	mov	r4, r0
   143f4:	ldr	r0, [r5]
   143f8:	ldr	r2, [r5, #44]	; 0x2c
   143fc:	ldr	r1, [r5, #40]	; 0x28
   14400:	mov	r3, r6
   14404:	stm	sp, {r0, r8, r9}
   14408:	str	r2, [sp, #16]
   1440c:	str	r1, [sp, #12]
   14410:	mov	r0, r4
   14414:	mov	r1, r7
   14418:	ldr	r2, [sp, #20]
   1441c:	bl	13008 <ftello64@plt+0x1ba4>
   14420:	ldr	r0, [sp, #24]
   14424:	str	r0, [sl]
   14428:	mov	r0, r4
   1442c:	sub	sp, fp, #28
   14430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14438:	add	fp, sp, #28
   1443c:	sub	sp, sp, #36	; 0x24
   14440:	movw	r8, #45472	; 0xb1a0
   14444:	cmp	r3, #0
   14448:	mov	r4, r2
   1444c:	str	r2, [sp, #24]
   14450:	mov	r5, r1
   14454:	mov	r6, r0
   14458:	str	r0, [sp, #20]
   1445c:	movt	r8, #2
   14460:	movne	r8, r3
   14464:	bl	11350 <__errno_location@plt>
   14468:	str	r0, [sp, #28]
   1446c:	cmp	r4, #0
   14470:	add	sl, r8, #8
   14474:	ldm	r8, {r3, r9}
   14478:	ldr	r7, [r0]
   1447c:	ldr	r1, [r8, #40]	; 0x28
   14480:	ldr	r2, [r8, #44]	; 0x2c
   14484:	mov	r0, #0
   14488:	orreq	r9, r9, #1
   1448c:	str	r7, [sp, #32]
   14490:	mov	r7, r5
   14494:	stm	sp, {r3, r9, sl}
   14498:	str	r1, [sp, #12]
   1449c:	str	r2, [sp, #16]
   144a0:	mov	r1, #0
   144a4:	mov	r2, r6
   144a8:	mov	r3, r5
   144ac:	bl	13008 <ftello64@plt+0x1ba4>
   144b0:	add	r4, r0, #1
   144b4:	mov	r5, r0
   144b8:	mov	r0, r4
   144bc:	bl	16650 <ftello64@plt+0x51ec>
   144c0:	mov	r6, r0
   144c4:	ldr	r0, [r8]
   144c8:	ldr	r2, [r8, #44]	; 0x2c
   144cc:	ldr	r1, [r8, #40]	; 0x28
   144d0:	mov	r3, r7
   144d4:	stm	sp, {r0, r9, sl}
   144d8:	str	r2, [sp, #16]
   144dc:	str	r1, [sp, #12]
   144e0:	mov	r0, r6
   144e4:	mov	r1, r4
   144e8:	ldr	r2, [sp, #20]
   144ec:	bl	13008 <ftello64@plt+0x1ba4>
   144f0:	ldr	r0, [sp, #24]
   144f4:	ldr	r1, [sp, #32]
   144f8:	ldr	r2, [sp, #28]
   144fc:	cmp	r0, #0
   14500:	str	r1, [r2]
   14504:	strne	r5, [r0]
   14508:	mov	r0, r6
   1450c:	sub	sp, fp, #28
   14510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14514:	push	{r4, r5, r6, r7, fp, lr}
   14518:	add	fp, sp, #16
   1451c:	movw	r4, #45400	; 0xb158
   14520:	movt	r4, #2
   14524:	ldrd	r6, [r4]
   14528:	cmp	r7, #2
   1452c:	blt	14558 <ftello64@plt+0x30f4>
   14530:	add	r5, r6, #12
   14534:	mov	r7, #0
   14538:	ldr	r0, [r5, r7, lsl #3]
   1453c:	bl	17b84 <ftello64@plt+0x6720>
   14540:	ldr	r1, [r4, #4]
   14544:	add	r2, r7, #2
   14548:	add	r0, r7, #1
   1454c:	mov	r7, r0
   14550:	cmp	r2, r1
   14554:	blt	14538 <ftello64@plt+0x30d4>
   14558:	ldr	r0, [r6, #4]
   1455c:	movw	r5, #45520	; 0xb1d0
   14560:	movt	r5, #2
   14564:	cmp	r0, r5
   14568:	beq	1457c <ftello64@plt+0x3118>
   1456c:	bl	17b84 <ftello64@plt+0x6720>
   14570:	mov	r0, #256	; 0x100
   14574:	str	r0, [r4, #8]
   14578:	str	r5, [r4, #12]
   1457c:	add	r5, r4, #8
   14580:	cmp	r6, r5
   14584:	beq	14594 <ftello64@plt+0x3130>
   14588:	mov	r0, r6
   1458c:	bl	17b84 <ftello64@plt+0x6720>
   14590:	str	r5, [r4]
   14594:	mov	r0, #1
   14598:	str	r0, [r4, #4]
   1459c:	pop	{r4, r5, r6, r7, fp, pc}
   145a0:	movw	r3, #45472	; 0xb1a0
   145a4:	mvn	r2, #0
   145a8:	movt	r3, #2
   145ac:	b	145b0 <ftello64@plt+0x314c>
   145b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   145b4:	add	fp, sp, #28
   145b8:	sub	sp, sp, #44	; 0x2c
   145bc:	mov	r7, r3
   145c0:	str	r2, [sp, #36]	; 0x24
   145c4:	str	r1, [sp, #32]
   145c8:	mov	r5, r0
   145cc:	bl	11350 <__errno_location@plt>
   145d0:	cmp	r5, #0
   145d4:	blt	14738 <ftello64@plt+0x32d4>
   145d8:	cmn	r5, #-2147483647	; 0x80000001
   145dc:	beq	14738 <ftello64@plt+0x32d4>
   145e0:	movw	r8, #45400	; 0xb158
   145e4:	mov	r4, r0
   145e8:	movt	r8, #2
   145ec:	ldr	r6, [r8]
   145f0:	ldr	r1, [r8, #4]
   145f4:	ldr	r0, [r0]
   145f8:	str	r4, [sp, #28]
   145fc:	cmp	r1, r5
   14600:	str	r0, [sp, #24]
   14604:	ble	14610 <ftello64@plt+0x31ac>
   14608:	mov	sl, r6
   1460c:	b	14674 <ftello64@plt+0x3210>
   14610:	mov	r0, #8
   14614:	add	r9, r8, #8
   14618:	add	r2, r5, #1
   1461c:	str	r1, [fp, #-32]	; 0xffffffe0
   14620:	mvn	r3, #-2147483648	; 0x80000000
   14624:	str	r0, [sp]
   14628:	subs	r0, r6, r9
   1462c:	sub	r2, r2, r1
   14630:	sub	r1, fp, #32
   14634:	movne	r0, r6
   14638:	bl	16850 <ftello64@plt+0x53ec>
   1463c:	str	r0, [r8]
   14640:	cmp	r6, r9
   14644:	mov	sl, r0
   14648:	ldrdeq	r0, [r8, #8]
   1464c:	stmeq	sl, {r0, r1}
   14650:	ldr	r1, [r8, #4]
   14654:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14658:	add	r0, sl, r1, lsl #3
   1465c:	sub	r1, r2, r1
   14660:	lsl	r2, r1, #3
   14664:	mov	r1, #0
   14668:	bl	11374 <memset@plt>
   1466c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14670:	str	r0, [r8, #4]
   14674:	mov	r9, sl
   14678:	ldr	r6, [r9, r5, lsl #3]!
   1467c:	ldr	r4, [r9, #4]!
   14680:	ldm	r7, {r0, r1}
   14684:	ldr	r2, [r7, #40]	; 0x28
   14688:	ldr	r3, [r7, #44]	; 0x2c
   1468c:	orr	r8, r1, #1
   14690:	add	r1, r7, #8
   14694:	stm	sp, {r0, r8}
   14698:	add	r0, sp, #8
   1469c:	str	r1, [sp, #20]
   146a0:	stm	r0, {r1, r2, r3}
   146a4:	mov	r0, r4
   146a8:	mov	r1, r6
   146ac:	ldr	r2, [sp, #32]
   146b0:	ldr	r3, [sp, #36]	; 0x24
   146b4:	bl	13008 <ftello64@plt+0x1ba4>
   146b8:	cmp	r6, r0
   146bc:	bhi	14720 <ftello64@plt+0x32bc>
   146c0:	add	r6, r0, #1
   146c4:	movw	r0, #45520	; 0xb1d0
   146c8:	movt	r0, #2
   146cc:	str	r6, [sl, r5, lsl #3]
   146d0:	cmp	r4, r0
   146d4:	beq	146e0 <ftello64@plt+0x327c>
   146d8:	mov	r0, r4
   146dc:	bl	17b84 <ftello64@plt+0x6720>
   146e0:	mov	r0, r6
   146e4:	bl	16650 <ftello64@plt+0x51ec>
   146e8:	str	r0, [r9]
   146ec:	mov	r4, r0
   146f0:	add	r3, sp, #8
   146f4:	ldr	r0, [r7]
   146f8:	ldr	r1, [r7, #40]	; 0x28
   146fc:	ldr	r2, [r7, #44]	; 0x2c
   14700:	stm	sp, {r0, r8}
   14704:	ldr	r0, [sp, #20]
   14708:	stm	r3, {r0, r1, r2}
   1470c:	mov	r0, r4
   14710:	mov	r1, r6
   14714:	ldr	r2, [sp, #32]
   14718:	ldr	r3, [sp, #36]	; 0x24
   1471c:	bl	13008 <ftello64@plt+0x1ba4>
   14720:	ldr	r1, [sp, #24]
   14724:	ldr	r0, [sp, #28]
   14728:	str	r1, [r0]
   1472c:	mov	r0, r4
   14730:	sub	sp, fp, #28
   14734:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14738:	bl	11440 <abort@plt>
   1473c:	movw	r3, #45472	; 0xb1a0
   14740:	movt	r3, #2
   14744:	b	145b0 <ftello64@plt+0x314c>
   14748:	movw	r3, #45472	; 0xb1a0
   1474c:	mov	r1, r0
   14750:	mov	r0, #0
   14754:	mvn	r2, #0
   14758:	movt	r3, #2
   1475c:	b	145b0 <ftello64@plt+0x314c>
   14760:	movw	r3, #45472	; 0xb1a0
   14764:	mov	r2, r1
   14768:	mov	r1, r0
   1476c:	mov	r0, #0
   14770:	movt	r3, #2
   14774:	b	145b0 <ftello64@plt+0x314c>
   14778:	push	{fp, lr}
   1477c:	mov	fp, sp
   14780:	sub	sp, sp, #48	; 0x30
   14784:	vmov.i32	q8, #0	; 0x00000000
   14788:	mov	ip, #32
   1478c:	mov	r3, sp
   14790:	mov	lr, r2
   14794:	cmp	r1, #10
   14798:	add	r2, r3, #16
   1479c:	vst1.64	{d16-d17}, [r3], ip
   147a0:	vst1.64	{d16-d17}, [r3]
   147a4:	vst1.64	{d16-d17}, [r2]
   147a8:	beq	147c8 <ftello64@plt+0x3364>
   147ac:	str	r1, [sp]
   147b0:	mov	r3, sp
   147b4:	mov	r1, lr
   147b8:	mvn	r2, #0
   147bc:	bl	145b0 <ftello64@plt+0x314c>
   147c0:	mov	sp, fp
   147c4:	pop	{fp, pc}
   147c8:	bl	11440 <abort@plt>
   147cc:	push	{r4, sl, fp, lr}
   147d0:	add	fp, sp, #8
   147d4:	sub	sp, sp, #48	; 0x30
   147d8:	mov	ip, r3
   147dc:	mov	r3, sp
   147e0:	vmov.i32	q8, #0	; 0x00000000
   147e4:	mov	lr, #32
   147e8:	cmp	r1, #10
   147ec:	add	r4, r3, #16
   147f0:	vst1.64	{d16-d17}, [r3], lr
   147f4:	vst1.64	{d16-d17}, [r3]
   147f8:	vst1.64	{d16-d17}, [r4]
   147fc:	beq	1481c <ftello64@plt+0x33b8>
   14800:	str	r1, [sp]
   14804:	mov	r1, r2
   14808:	mov	r3, sp
   1480c:	mov	r2, ip
   14810:	bl	145b0 <ftello64@plt+0x314c>
   14814:	sub	sp, fp, #8
   14818:	pop	{r4, sl, fp, pc}
   1481c:	bl	11440 <abort@plt>
   14820:	push	{fp, lr}
   14824:	mov	fp, sp
   14828:	sub	sp, sp, #48	; 0x30
   1482c:	mov	r3, sp
   14830:	vmov.i32	q8, #0	; 0x00000000
   14834:	mov	ip, #32
   14838:	cmp	r0, #10
   1483c:	add	r2, r3, #16
   14840:	vst1.64	{d16-d17}, [r3], ip
   14844:	vst1.64	{d16-d17}, [r3]
   14848:	vst1.64	{d16-d17}, [r2]
   1484c:	beq	1486c <ftello64@plt+0x3408>
   14850:	str	r0, [sp]
   14854:	mov	r3, sp
   14858:	mov	r0, #0
   1485c:	mvn	r2, #0
   14860:	bl	145b0 <ftello64@plt+0x314c>
   14864:	mov	sp, fp
   14868:	pop	{fp, pc}
   1486c:	bl	11440 <abort@plt>
   14870:	push	{fp, lr}
   14874:	mov	fp, sp
   14878:	sub	sp, sp, #48	; 0x30
   1487c:	mov	r3, sp
   14880:	vmov.i32	q8, #0	; 0x00000000
   14884:	mov	ip, #32
   14888:	cmp	r0, #10
   1488c:	add	lr, r3, #16
   14890:	vst1.64	{d16-d17}, [r3], ip
   14894:	vst1.64	{d16-d17}, [r3]
   14898:	vst1.64	{d16-d17}, [lr]
   1489c:	beq	148b8 <ftello64@plt+0x3454>
   148a0:	str	r0, [sp]
   148a4:	mov	r3, sp
   148a8:	mov	r0, #0
   148ac:	bl	145b0 <ftello64@plt+0x314c>
   148b0:	mov	sp, fp
   148b4:	pop	{fp, pc}
   148b8:	bl	11440 <abort@plt>
   148bc:	push	{r4, sl, fp, lr}
   148c0:	add	fp, sp, #8
   148c4:	sub	sp, sp, #48	; 0x30
   148c8:	mov	lr, r0
   148cc:	movw	r0, #45472	; 0xb1a0
   148d0:	mov	r3, #32
   148d4:	mov	ip, r1
   148d8:	mov	r4, #1
   148dc:	movt	r0, #2
   148e0:	add	r1, r0, #16
   148e4:	vld1.64	{d16-d17}, [r0], r3
   148e8:	mov	r3, sp
   148ec:	vld1.64	{d18-d19}, [r1]
   148f0:	add	r1, r3, #16
   148f4:	vld1.64	{d20-d21}, [r0]
   148f8:	add	r0, r3, #32
   148fc:	vst1.64	{d18-d19}, [r1]
   14900:	mov	r1, r3
   14904:	vst1.64	{d20-d21}, [r0]
   14908:	mov	r0, #28
   1490c:	and	r0, r0, r2, lsr #3
   14910:	and	r2, r2, #31
   14914:	vst1.64	{d16-d17}, [r1], r0
   14918:	ldr	r0, [r1, #8]
   1491c:	bic	r4, r4, r0, lsr r2
   14920:	eor	r0, r0, r4, lsl r2
   14924:	mov	r2, ip
   14928:	str	r0, [r1, #8]
   1492c:	mov	r0, #0
   14930:	mov	r1, lr
   14934:	bl	145b0 <ftello64@plt+0x314c>
   14938:	sub	sp, fp, #8
   1493c:	pop	{r4, sl, fp, pc}
   14940:	push	{fp, lr}
   14944:	mov	fp, sp
   14948:	sub	sp, sp, #48	; 0x30
   1494c:	mov	ip, r0
   14950:	movw	r0, #45472	; 0xb1a0
   14954:	mov	r3, #32
   14958:	movt	r0, #2
   1495c:	add	r2, r0, #16
   14960:	vld1.64	{d16-d17}, [r0], r3
   14964:	mov	r3, sp
   14968:	vld1.64	{d18-d19}, [r2]
   1496c:	add	r2, r3, #16
   14970:	vld1.64	{d20-d21}, [r0]
   14974:	add	r0, r3, #32
   14978:	vst1.64	{d18-d19}, [r2]
   1497c:	mov	r2, r3
   14980:	vst1.64	{d20-d21}, [r0]
   14984:	mov	r0, #28
   14988:	and	r0, r0, r1, lsr #3
   1498c:	and	r1, r1, #31
   14990:	vst1.64	{d16-d17}, [r2], r0
   14994:	mov	r0, #1
   14998:	ldr	lr, [r2, #8]
   1499c:	bic	r0, r0, lr, lsr r1
   149a0:	eor	r0, lr, r0, lsl r1
   149a4:	mov	r1, ip
   149a8:	str	r0, [r2, #8]
   149ac:	mov	r0, #0
   149b0:	mvn	r2, #0
   149b4:	bl	145b0 <ftello64@plt+0x314c>
   149b8:	mov	sp, fp
   149bc:	pop	{fp, pc}
   149c0:	push	{fp, lr}
   149c4:	mov	fp, sp
   149c8:	sub	sp, sp, #48	; 0x30
   149cc:	movw	r2, #45472	; 0xb1a0
   149d0:	mov	r3, #32
   149d4:	mov	r1, r0
   149d8:	movt	r2, #2
   149dc:	add	r0, r2, #16
   149e0:	vld1.64	{d16-d17}, [r2], r3
   149e4:	mov	r3, sp
   149e8:	vld1.64	{d18-d19}, [r0]
   149ec:	add	r0, r3, #16
   149f0:	vld1.64	{d20-d21}, [r2]
   149f4:	mov	r2, r3
   149f8:	vst1.64	{d18-d19}, [r0]
   149fc:	add	r0, r3, #32
   14a00:	vst1.64	{d20-d21}, [r0]
   14a04:	mov	r0, #12
   14a08:	vst1.64	{d16-d17}, [r2], r0
   14a0c:	ldr	r0, [r2]
   14a10:	orr	r0, r0, #67108864	; 0x4000000
   14a14:	str	r0, [r2]
   14a18:	mov	r0, #0
   14a1c:	mvn	r2, #0
   14a20:	bl	145b0 <ftello64@plt+0x314c>
   14a24:	mov	sp, fp
   14a28:	pop	{fp, pc}
   14a2c:	push	{fp, lr}
   14a30:	mov	fp, sp
   14a34:	sub	sp, sp, #48	; 0x30
   14a38:	mov	ip, r1
   14a3c:	mov	r1, r0
   14a40:	movw	r0, #45472	; 0xb1a0
   14a44:	mov	r3, #32
   14a48:	movt	r0, #2
   14a4c:	add	r2, r0, #16
   14a50:	vld1.64	{d16-d17}, [r0], r3
   14a54:	mov	r3, sp
   14a58:	vld1.64	{d18-d19}, [r2]
   14a5c:	add	r2, r3, #16
   14a60:	vld1.64	{d20-d21}, [r0]
   14a64:	add	r0, r3, #32
   14a68:	vst1.64	{d18-d19}, [r2]
   14a6c:	mov	r2, r3
   14a70:	vst1.64	{d20-d21}, [r0]
   14a74:	mov	r0, #12
   14a78:	vst1.64	{d16-d17}, [r2], r0
   14a7c:	ldr	r0, [r2]
   14a80:	orr	r0, r0, #67108864	; 0x4000000
   14a84:	str	r0, [r2]
   14a88:	mov	r0, #0
   14a8c:	mov	r2, ip
   14a90:	bl	145b0 <ftello64@plt+0x314c>
   14a94:	mov	sp, fp
   14a98:	pop	{fp, pc}
   14a9c:	push	{r4, sl, fp, lr}
   14aa0:	add	fp, sp, #8
   14aa4:	sub	sp, sp, #96	; 0x60
   14aa8:	mov	ip, r2
   14aac:	mov	r2, sp
   14ab0:	vmov.i32	q8, #0	; 0x00000000
   14ab4:	mov	r4, #28
   14ab8:	cmp	r1, #10
   14abc:	mov	r3, r2
   14ac0:	add	lr, r2, #16
   14ac4:	vst1.64	{d16-d17}, [r3], r4
   14ac8:	vst1.64	{d16-d17}, [lr]
   14acc:	vst1.32	{d16-d17}, [r3]
   14ad0:	beq	14b20 <ftello64@plt+0x36bc>
   14ad4:	vld1.64	{d16-d17}, [r2], r4
   14ad8:	vld1.64	{d18-d19}, [lr]
   14adc:	add	r3, sp, #48	; 0x30
   14ae0:	add	r4, r3, #4
   14ae4:	vld1.32	{d20-d21}, [r2]
   14ae8:	add	r2, r3, #20
   14aec:	vst1.32	{d16-d17}, [r4]
   14af0:	vst1.32	{d18-d19}, [r2]
   14af4:	add	r2, r3, #32
   14af8:	vst1.32	{d20-d21}, [r2]
   14afc:	str	r1, [sp, #48]	; 0x30
   14b00:	mvn	r2, #0
   14b04:	ldr	r1, [sp, #60]	; 0x3c
   14b08:	orr	r1, r1, #67108864	; 0x4000000
   14b0c:	str	r1, [sp, #60]	; 0x3c
   14b10:	mov	r1, ip
   14b14:	bl	145b0 <ftello64@plt+0x314c>
   14b18:	sub	sp, fp, #8
   14b1c:	pop	{r4, sl, fp, pc}
   14b20:	bl	11440 <abort@plt>
   14b24:	push	{r4, r5, fp, lr}
   14b28:	add	fp, sp, #8
   14b2c:	sub	sp, sp, #48	; 0x30
   14b30:	mov	ip, r3
   14b34:	movw	r3, #45472	; 0xb1a0
   14b38:	mov	lr, #32
   14b3c:	cmp	r1, #0
   14b40:	mov	r5, sp
   14b44:	movt	r3, #2
   14b48:	cmpne	r2, #0
   14b4c:	add	r4, r3, #16
   14b50:	vld1.64	{d16-d17}, [r3], lr
   14b54:	vld1.64	{d18-d19}, [r4]
   14b58:	add	r4, r5, #16
   14b5c:	vld1.64	{d20-d21}, [r3]
   14b60:	vst1.64	{d16-d17}, [r5], lr
   14b64:	mov	r3, #10
   14b68:	vst1.64	{d18-d19}, [r4]
   14b6c:	vst1.64	{d20-d21}, [r5]
   14b70:	str	r3, [sp]
   14b74:	bne	14b7c <ftello64@plt+0x3718>
   14b78:	bl	11440 <abort@plt>
   14b7c:	str	r2, [sp, #44]	; 0x2c
   14b80:	str	r1, [sp, #40]	; 0x28
   14b84:	mov	r3, sp
   14b88:	mov	r1, ip
   14b8c:	mvn	r2, #0
   14b90:	bl	145b0 <ftello64@plt+0x314c>
   14b94:	sub	sp, fp, #8
   14b98:	pop	{r4, r5, fp, pc}
   14b9c:	push	{r4, r5, fp, lr}
   14ba0:	add	fp, sp, #8
   14ba4:	sub	sp, sp, #48	; 0x30
   14ba8:	mov	lr, r3
   14bac:	movw	r3, #45472	; 0xb1a0
   14bb0:	mov	ip, #32
   14bb4:	cmp	r1, #0
   14bb8:	mov	r5, sp
   14bbc:	movt	r3, #2
   14bc0:	cmpne	r2, #0
   14bc4:	add	r4, r3, #16
   14bc8:	vld1.64	{d16-d17}, [r3], ip
   14bcc:	vld1.64	{d18-d19}, [r4]
   14bd0:	add	r4, r5, #16
   14bd4:	vld1.64	{d20-d21}, [r3]
   14bd8:	vst1.64	{d16-d17}, [r5], ip
   14bdc:	mov	r3, #10
   14be0:	vst1.64	{d18-d19}, [r4]
   14be4:	vst1.64	{d20-d21}, [r5]
   14be8:	str	r3, [sp]
   14bec:	bne	14bf4 <ftello64@plt+0x3790>
   14bf0:	bl	11440 <abort@plt>
   14bf4:	ldr	ip, [fp, #8]
   14bf8:	str	r2, [sp, #44]	; 0x2c
   14bfc:	str	r1, [sp, #40]	; 0x28
   14c00:	mov	r3, sp
   14c04:	mov	r1, lr
   14c08:	mov	r2, ip
   14c0c:	bl	145b0 <ftello64@plt+0x314c>
   14c10:	sub	sp, fp, #8
   14c14:	pop	{r4, r5, fp, pc}
   14c18:	push	{r4, sl, fp, lr}
   14c1c:	add	fp, sp, #8
   14c20:	sub	sp, sp, #48	; 0x30
   14c24:	mov	ip, r2
   14c28:	movw	r2, #45472	; 0xb1a0
   14c2c:	mov	lr, #32
   14c30:	cmp	r0, #0
   14c34:	mov	r4, sp
   14c38:	movt	r2, #2
   14c3c:	cmpne	r1, #0
   14c40:	add	r3, r2, #16
   14c44:	vld1.64	{d16-d17}, [r2], lr
   14c48:	vld1.64	{d18-d19}, [r3]
   14c4c:	add	r3, r4, #16
   14c50:	vld1.64	{d20-d21}, [r2]
   14c54:	vst1.64	{d16-d17}, [r4], lr
   14c58:	mov	r2, #10
   14c5c:	vst1.64	{d18-d19}, [r3]
   14c60:	vst1.64	{d20-d21}, [r4]
   14c64:	str	r2, [sp]
   14c68:	bne	14c70 <ftello64@plt+0x380c>
   14c6c:	bl	11440 <abort@plt>
   14c70:	str	r1, [sp, #44]	; 0x2c
   14c74:	str	r0, [sp, #40]	; 0x28
   14c78:	mov	r3, sp
   14c7c:	mov	r0, #0
   14c80:	mov	r1, ip
   14c84:	mvn	r2, #0
   14c88:	bl	145b0 <ftello64@plt+0x314c>
   14c8c:	sub	sp, fp, #8
   14c90:	pop	{r4, sl, fp, pc}
   14c94:	push	{r4, r5, fp, lr}
   14c98:	add	fp, sp, #8
   14c9c:	sub	sp, sp, #48	; 0x30
   14ca0:	mov	lr, r2
   14ca4:	movw	r2, #45472	; 0xb1a0
   14ca8:	mov	ip, r3
   14cac:	mov	r3, #32
   14cb0:	cmp	r0, #0
   14cb4:	mov	r5, sp
   14cb8:	movt	r2, #2
   14cbc:	cmpne	r1, #0
   14cc0:	add	r4, r2, #16
   14cc4:	vld1.64	{d16-d17}, [r2], r3
   14cc8:	vld1.64	{d18-d19}, [r4]
   14ccc:	add	r4, r5, #16
   14cd0:	vld1.64	{d20-d21}, [r2]
   14cd4:	vst1.64	{d16-d17}, [r5], r3
   14cd8:	mov	r2, #10
   14cdc:	vst1.64	{d18-d19}, [r4]
   14ce0:	vst1.64	{d20-d21}, [r5]
   14ce4:	str	r2, [sp]
   14ce8:	bne	14cf0 <ftello64@plt+0x388c>
   14cec:	bl	11440 <abort@plt>
   14cf0:	str	r1, [sp, #44]	; 0x2c
   14cf4:	str	r0, [sp, #40]	; 0x28
   14cf8:	mov	r3, sp
   14cfc:	mov	r0, #0
   14d00:	mov	r1, lr
   14d04:	mov	r2, ip
   14d08:	bl	145b0 <ftello64@plt+0x314c>
   14d0c:	sub	sp, fp, #8
   14d10:	pop	{r4, r5, fp, pc}
   14d14:	movw	r3, #45352	; 0xb128
   14d18:	movt	r3, #2
   14d1c:	b	145b0 <ftello64@plt+0x314c>
   14d20:	movw	r3, #45352	; 0xb128
   14d24:	mov	r2, r1
   14d28:	mov	r1, r0
   14d2c:	mov	r0, #0
   14d30:	movt	r3, #2
   14d34:	b	145b0 <ftello64@plt+0x314c>
   14d38:	movw	r3, #45352	; 0xb128
   14d3c:	mvn	r2, #0
   14d40:	movt	r3, #2
   14d44:	b	145b0 <ftello64@plt+0x314c>
   14d48:	movw	r3, #45352	; 0xb128
   14d4c:	mov	r1, r0
   14d50:	mov	r0, #0
   14d54:	mvn	r2, #0
   14d58:	movt	r3, #2
   14d5c:	b	145b0 <ftello64@plt+0x314c>
   14d60:	push	{r4, sl, fp, lr}
   14d64:	add	fp, sp, #8
   14d68:	mov	r4, r0
   14d6c:	mov	r0, #24
   14d70:	bl	16620 <ftello64@plt+0x51bc>
   14d74:	mov	r1, r0
   14d78:	vmov.i32	q8, #0	; 0x00000000
   14d7c:	str	r4, [r1], #8
   14d80:	vst1.64	{d16-d17}, [r1]
   14d84:	pop	{r4, sl, fp, pc}
   14d88:	push	{r4, sl, fp, lr}
   14d8c:	add	fp, sp, #8
   14d90:	bl	15328 <ftello64@plt+0x3ec4>
   14d94:	cmp	r0, #0
   14d98:	moveq	r0, #0
   14d9c:	popeq	{r4, sl, fp, pc}
   14da0:	mov	r4, r0
   14da4:	mov	r0, #24
   14da8:	bl	16620 <ftello64@plt+0x51bc>
   14dac:	mov	r1, r0
   14db0:	vmov.i32	q8, #0	; 0x00000000
   14db4:	str	r4, [r1], #8
   14db8:	vst1.64	{d16-d17}, [r1]
   14dbc:	pop	{r4, sl, fp, pc}
   14dc0:	ldr	r0, [r0]
   14dc4:	bx	lr
   14dc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14dcc:	add	fp, sp, #28
   14dd0:	sub	sp, sp, #60	; 0x3c
   14dd4:	ldr	r1, [r0]
   14dd8:	ldr	r9, [r0, #12]
   14ddc:	ldr	r7, [r0, #20]
   14de0:	mov	r5, r3
   14de4:	mov	r6, r2
   14de8:	mov	sl, #255	; 0xff
   14dec:	str	r1, [sp, #8]
   14df0:	mov	r1, r0
   14df4:	ldr	r8, [r0, #8]!
   14df8:	ldr	r4, [r1, #16]!
   14dfc:	str	r0, [sp, #4]
   14e00:	adds	r0, r2, #1
   14e04:	str	r0, [sp, #24]
   14e08:	adc	r0, r3, #0
   14e0c:	str	r1, [sp]
   14e10:	str	r0, [sp, #20]
   14e14:	subs	r0, r4, r6
   14e18:	sbcs	r0, r7, r5
   14e1c:	bcs	14e80 <ftello64@plt+0x3a1c>
   14e20:	mov	r2, #0
   14e24:	mov	r0, r4
   14e28:	mov	r1, r7
   14e2c:	lsl	r1, r1, #8
   14e30:	add	r2, r2, #1
   14e34:	orr	r1, r1, r0, lsr #24
   14e38:	orr	r0, sl, r0, lsl #8
   14e3c:	subs	r3, r0, r6
   14e40:	sbcs	r3, r1, r5
   14e44:	bcc	14e2c <ftello64@plt+0x39c8>
   14e48:	ldr	r0, [sp, #8]
   14e4c:	sub	r1, fp, #36	; 0x24
   14e50:	bl	154ac <ftello64@plt+0x4048>
   14e54:	sub	r0, fp, #36	; 0x24
   14e58:	lsl	r1, r9, #8
   14e5c:	orr	r9, r1, r8, lsr #24
   14e60:	ldrb	r1, [r0], #1
   14e64:	orr	r8, r1, r8, lsl #8
   14e68:	lsl	r1, r7, #8
   14e6c:	orr	r7, r1, r4, lsr #24
   14e70:	orr	r4, sl, r4, lsl #8
   14e74:	subs	r1, r4, r6
   14e78:	sbcs	r1, r7, r5
   14e7c:	bcc	14e58 <ftello64@plt+0x39f4>
   14e80:	eor	r0, r4, r6
   14e84:	eor	r1, r7, r5
   14e88:	orrs	r0, r0, r1
   14e8c:	beq	14f74 <ftello64@plt+0x3b10>
   14e90:	str	r4, [fp, #-40]	; 0xffffffd8
   14e94:	ldr	r4, [sp, #24]
   14e98:	str	r7, [sp, #44]	; 0x2c
   14e9c:	ldr	r7, [sp, #20]
   14ea0:	mov	r0, r8
   14ea4:	mov	r1, r9
   14ea8:	mov	r2, r4
   14eac:	mov	r3, r7
   14eb0:	bl	1934c <ftello64@plt+0x7ee8>
   14eb4:	umull	r2, r3, r0, r4
   14eb8:	str	r0, [sp, #16]
   14ebc:	str	r1, [sp, #12]
   14ec0:	str	r8, [sp, #40]	; 0x28
   14ec4:	str	r9, [sp, #36]	; 0x24
   14ec8:	mla	r0, r0, r7, r3
   14ecc:	subs	r8, r8, r2
   14ed0:	mov	r3, r7
   14ed4:	mla	r1, r1, r4, r0
   14ed8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14edc:	sbc	r9, r9, r1
   14ee0:	subs	r2, r0, r6
   14ee4:	ldr	r0, [sp, #44]	; 0x2c
   14ee8:	str	r2, [sp, #32]
   14eec:	sbc	r1, r0, r5
   14ef0:	mov	r0, r2
   14ef4:	mov	r2, r4
   14ef8:	str	r1, [sp, #28]
   14efc:	bl	1934c <ftello64@plt+0x7ee8>
   14f00:	umull	r2, r3, r0, r4
   14f04:	mov	ip, r1
   14f08:	mla	r3, r0, r7, r3
   14f0c:	mla	r3, r1, r4, r3
   14f10:	ldr	r1, [sp, #32]
   14f14:	subs	r2, r1, r2
   14f18:	ldr	r1, [sp, #28]
   14f1c:	sbc	r3, r1, r3
   14f20:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14f24:	subs	r4, r2, #1
   14f28:	sbc	r7, r3, #0
   14f2c:	subs	r2, r1, r2
   14f30:	ldr	r1, [sp, #44]	; 0x2c
   14f34:	sbc	r3, r1, r3
   14f38:	ldr	r1, [sp, #40]	; 0x28
   14f3c:	subs	r2, r2, r1
   14f40:	ldr	r1, [sp, #36]	; 0x24
   14f44:	sbcs	r2, r3, r1
   14f48:	bcc	14e14 <ftello64@plt+0x39b0>
   14f4c:	ldr	r2, [sp, #4]
   14f50:	ldr	r3, [sp, #16]
   14f54:	ldr	r7, [sp, #12]
   14f58:	stm	r2, {r3, r7}
   14f5c:	ldr	r2, [sp]
   14f60:	stm	r2, {r0, ip}
   14f64:	mov	r0, r8
   14f68:	mov	r1, r9
   14f6c:	sub	sp, fp, #28
   14f70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f74:	ldr	r0, [sp, #4]
   14f78:	vmov.i32	q8, #0	; 0x00000000
   14f7c:	vst1.64	{d16-d17}, [r0]
   14f80:	mov	r0, r8
   14f84:	mov	r1, r9
   14f88:	sub	sp, fp, #28
   14f8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f90:	push	{r4, sl, fp, lr}
   14f94:	add	fp, sp, #8
   14f98:	mov	r1, #24
   14f9c:	mvn	r2, #0
   14fa0:	mov	r4, r0
   14fa4:	bl	113e0 <__explicit_bzero_chk@plt>
   14fa8:	mov	r0, r4
   14fac:	pop	{r4, sl, fp, lr}
   14fb0:	b	17b84 <ftello64@plt+0x6720>
   14fb4:	push	{r4, r5, r6, r7, fp, lr}
   14fb8:	add	fp, sp, #16
   14fbc:	mov	r4, r0
   14fc0:	ldr	r0, [r0]
   14fc4:	bl	1560c <ftello64@plt+0x41a8>
   14fc8:	mov	r5, r0
   14fcc:	bl	11350 <__errno_location@plt>
   14fd0:	ldr	r7, [r0]
   14fd4:	mov	r6, r0
   14fd8:	mov	r0, r4
   14fdc:	mov	r1, #24
   14fe0:	mvn	r2, #0
   14fe4:	bl	113e0 <__explicit_bzero_chk@plt>
   14fe8:	mov	r0, r4
   14fec:	bl	17b84 <ftello64@plt+0x6720>
   14ff0:	mov	r0, r5
   14ff4:	str	r7, [r6]
   14ff8:	pop	{r4, r5, r6, r7, fp, pc}
   14ffc:	andeq	r0, r0, r0
   15000:	clz	r2, r1
   15004:	cmp	r1, #0
   15008:	mov	r3, #7
   1500c:	rsbne	r1, r2, #32
   15010:	asr	r2, r1, #31
   15014:	mul	r2, r2, r0
   15018:	umlal	r3, r2, r1, r0
   1501c:	lsr	r0, r3, #3
   15020:	orr	r0, r0, r2, lsl #29
   15024:	bx	lr
   15028:	nop	{0}
   1502c:	nop	{0}
   15030:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15034:	add	fp, sp, #28
   15038:	sub	sp, sp, #36	; 0x24
   1503c:	cmp	r1, #0
   15040:	beq	15088 <ftello64@plt+0x3c24>
   15044:	mov	r5, r2
   15048:	mov	r4, r1
   1504c:	mov	r9, r0
   15050:	cmp	r1, #1
   15054:	bne	15098 <ftello64@plt+0x3c34>
   15058:	mov	r0, #4
   1505c:	bl	16620 <ftello64@plt+0x51bc>
   15060:	mov	r6, r0
   15064:	mov	r0, #0
   15068:	subs	r2, r5, #1
   1506c:	sbc	r3, r0, #0
   15070:	mov	r0, r9
   15074:	bl	14dc8 <ftello64@plt+0x3964>
   15078:	str	r0, [r6]
   1507c:	mov	r0, r6
   15080:	sub	sp, fp, #28
   15084:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15088:	mov	r6, #0
   1508c:	mov	r0, r6
   15090:	sub	sp, fp, #28
   15094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15098:	cmp	r5, #131072	; 0x20000
   1509c:	bcc	151f8 <ftello64@plt+0x3d94>
   150a0:	udiv	r0, r5, r4
   150a4:	cmp	r0, #31
   150a8:	bls	15220 <ftello64@plt+0x3dbc>
   150ac:	movw	r0, #31620	; 0x7b84
   150b0:	movw	r2, #21248	; 0x5300
   150b4:	movw	r3, #21264	; 0x5310
   150b8:	mov	r1, #0
   150bc:	movt	r0, #1
   150c0:	movt	r2, #1
   150c4:	movt	r3, #1
   150c8:	str	r0, [sp]
   150cc:	lsl	r0, r4, #1
   150d0:	bl	18050 <ftello64@plt+0x6bec>
   150d4:	cmp	r0, #0
   150d8:	str	r0, [sp, #16]
   150dc:	beq	152e4 <ftello64@plt+0x3e80>
   150e0:	mov	r0, r4
   150e4:	mov	r1, #4
   150e8:	bl	166f0 <ftello64@plt+0x528c>
   150ec:	ldr	r7, [sp, #16]
   150f0:	mov	r6, r0
   150f4:	mov	r8, #0
   150f8:	str	r4, [sp, #12]
   150fc:	str	r9, [sp, #8]
   15100:	subs	r2, r5, #1
   15104:	mov	sl, #0
   15108:	mov	r0, r9
   1510c:	sbc	r3, sl, #0
   15110:	bl	14dc8 <ftello64@plt+0x3964>
   15114:	add	r4, r8, r0
   15118:	mov	r0, r7
   1511c:	add	r1, sp, #28
   15120:	str	sl, [sp, #32]
   15124:	str	r8, [sp, #28]
   15128:	bl	18cd0 <ftello64@plt+0x786c>
   1512c:	mov	r9, r0
   15130:	mov	r0, r7
   15134:	add	r1, sp, #20
   15138:	str	r4, [sp, #20]
   1513c:	str	sl, [sp, #24]
   15140:	bl	18cd0 <ftello64@plt+0x786c>
   15144:	mov	sl, r0
   15148:	cmp	r9, #0
   1514c:	beq	15160 <ftello64@plt+0x3cfc>
   15150:	cmp	sl, #0
   15154:	beq	1517c <ftello64@plt+0x3d18>
   15158:	ldr	r4, [sl, #4]
   1515c:	b	15190 <ftello64@plt+0x3d2c>
   15160:	mov	r0, #8
   15164:	bl	16620 <ftello64@plt+0x51bc>
   15168:	mov	r9, r0
   1516c:	str	r8, [r0]
   15170:	str	r8, [r0, #4]
   15174:	cmp	sl, #0
   15178:	bne	15158 <ftello64@plt+0x3cf4>
   1517c:	mov	r0, #8
   15180:	bl	16620 <ftello64@plt+0x51bc>
   15184:	mov	sl, r0
   15188:	str	r4, [r0]
   1518c:	str	r4, [r0, #4]
   15190:	ldr	r0, [r9, #4]
   15194:	str	r4, [r9, #4]
   15198:	mov	r1, r9
   1519c:	str	r0, [sl, #4]
   151a0:	mov	r0, r7
   151a4:	bl	18c88 <ftello64@plt+0x7824>
   151a8:	cmp	r0, #0
   151ac:	beq	152e4 <ftello64@plt+0x3e80>
   151b0:	mov	r0, r7
   151b4:	mov	r1, sl
   151b8:	bl	18c88 <ftello64@plt+0x7824>
   151bc:	cmp	r0, #0
   151c0:	beq	152e4 <ftello64@plt+0x3e80>
   151c4:	ldr	r0, [r9, #4]
   151c8:	ldr	r4, [sp, #12]
   151cc:	ldr	r9, [sp, #8]
   151d0:	sub	r5, r5, #1
   151d4:	str	r0, [r6, r8, lsl #2]
   151d8:	add	r8, r8, #1
   151dc:	cmp	r8, r4
   151e0:	bcc	15100 <ftello64@plt+0x3c9c>
   151e4:	ldr	r0, [sp, #16]
   151e8:	bl	1836c <ftello64@plt+0x6f08>
   151ec:	mov	r0, r6
   151f0:	sub	sp, fp, #28
   151f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151f8:	mov	r0, r5
   151fc:	mov	r1, #4
   15200:	bl	166f0 <ftello64@plt+0x528c>
   15204:	mov	r7, r0
   15208:	cmp	r5, #0
   1520c:	beq	15288 <ftello64@plt+0x3e24>
   15210:	mov	r0, #0
   15214:	cmp	r5, #4
   15218:	bcc	15270 <ftello64@plt+0x3e0c>
   1521c:	b	1523c <ftello64@plt+0x3dd8>
   15220:	mov	r0, r5
   15224:	mov	r1, #4
   15228:	bl	166f0 <ftello64@plt+0x528c>
   1522c:	mov	r7, r0
   15230:	mov	r0, #0
   15234:	cmp	r5, #4
   15238:	bcc	15270 <ftello64@plt+0x3e0c>
   1523c:	add	r1, pc, #172	; 0xac
   15240:	bic	r0, r5, #3
   15244:	vmov.i32	q8, #4	; 0x00000004
   15248:	mov	r2, r7
   1524c:	vld1.64	{d18-d19}, [r1 :128]
   15250:	mov	r1, r0
   15254:	vadd.i32	q10, q9, q8
   15258:	vst1.32	{d18-d19}, [r2]!
   1525c:	subs	r1, r1, #4
   15260:	vorr	q9, q10, q10
   15264:	bne	15254 <ftello64@plt+0x3df0>
   15268:	cmp	r0, r5
   1526c:	beq	15280 <ftello64@plt+0x3e1c>
   15270:	str	r0, [r7, r0, lsl #2]
   15274:	add	r0, r0, #1
   15278:	cmp	r5, r0
   1527c:	bne	15270 <ftello64@plt+0x3e0c>
   15280:	cmp	r4, #0
   15284:	beq	152c4 <ftello64@plt+0x3e60>
   15288:	mov	r8, #0
   1528c:	mov	r6, #0
   15290:	subs	r2, r5, #1
   15294:	mov	r0, r9
   15298:	sbc	r3, r8, #0
   1529c:	bl	14dc8 <ftello64@plt+0x3964>
   152a0:	add	r0, r6, r0
   152a4:	ldr	r1, [r7, r6, lsl #2]
   152a8:	sub	r5, r5, #1
   152ac:	ldr	r2, [r7, r0, lsl #2]
   152b0:	str	r2, [r7, r6, lsl #2]
   152b4:	add	r6, r6, #1
   152b8:	str	r1, [r7, r0, lsl #2]
   152bc:	cmp	r4, r6
   152c0:	bne	15290 <ftello64@plt+0x3e2c>
   152c4:	mov	r0, r7
   152c8:	mov	r1, r4
   152cc:	mov	r2, #4
   152d0:	bl	165e4 <ftello64@plt+0x5180>
   152d4:	mov	r6, r0
   152d8:	mov	r0, r6
   152dc:	sub	sp, fp, #28
   152e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   152e4:	bl	16b80 <ftello64@plt+0x571c>
   152e8:	nop	{0}
   152ec:	nop	{0}
   152f0:	andeq	r0, r0, r0
   152f4:	andeq	r0, r0, r1
   152f8:	andeq	r0, r0, r2
   152fc:	andeq	r0, r0, r3
   15300:	ldr	r0, [r0]
   15304:	udiv	r2, r0, r1
   15308:	mls	r0, r2, r1, r0
   1530c:	bx	lr
   15310:	ldr	r1, [r1]
   15314:	ldr	r0, [r0]
   15318:	sub	r0, r0, r1
   1531c:	clz	r0, r0
   15320:	lsr	r0, r0, #5
   15324:	bx	lr
   15328:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1532c:	add	fp, sp, #24
   15330:	cmp	r1, #0
   15334:	beq	153a4 <ftello64@plt+0x3f40>
   15338:	mov	r5, r1
   1533c:	mov	r6, r0
   15340:	cmp	r0, #0
   15344:	beq	153cc <ftello64@plt+0x3f68>
   15348:	movw	r1, #40308	; 0x9d74
   1534c:	mov	r0, r6
   15350:	movt	r1, #1
   15354:	bl	17ad0 <ftello64@plt+0x666c>
   15358:	cmp	r0, #0
   1535c:	beq	15490 <ftello64@plt+0x402c>
   15360:	mov	r7, r0
   15364:	movw	r0, #2076	; 0x81c
   15368:	bl	16620 <ftello64@plt+0x51bc>
   1536c:	mov	r9, r0
   15370:	movw	r0, #22088	; 0x5648
   15374:	cmp	r5, #2048	; 0x800
   15378:	mov	r2, #0
   1537c:	movcs	r5, #2048	; 0x800
   15380:	movt	r0, #1
   15384:	str	r7, [r9]
   15388:	add	r1, r9, #12
   1538c:	stmib	r9, {r0, r6}
   15390:	mov	r0, r7
   15394:	mov	r3, r5
   15398:	bl	11368 <setvbuf@plt>
   1539c:	mov	r0, r9
   153a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   153a4:	movw	r0, #2076	; 0x81c
   153a8:	bl	16620 <ftello64@plt+0x51bc>
   153ac:	movw	r1, #22088	; 0x5648
   153b0:	mov	r9, r0
   153b4:	mov	r0, #0
   153b8:	movt	r1, #1
   153bc:	stm	r9, {r0, r1}
   153c0:	str	r0, [r9, #8]
   153c4:	mov	r0, r9
   153c8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   153cc:	movw	r0, #2076	; 0x81c
   153d0:	bl	16620 <ftello64@plt+0x51bc>
   153d4:	cmp	r5, #1024	; 0x400
   153d8:	mov	r9, r0
   153dc:	movw	r1, #22088	; 0x5648
   153e0:	mov	r0, #0
   153e4:	movcs	r5, #1024	; 0x400
   153e8:	movt	r1, #1
   153ec:	add	r8, r9, #16
   153f0:	cmp	r5, #1
   153f4:	stm	r9, {r0, r1}
   153f8:	str	r0, [r9, #8]
   153fc:	str	r0, [r9, #12]
   15400:	blt	1544c <ftello64@plt+0x3fe8>
   15404:	add	r6, r8, r5
   15408:	mov	r5, r8
   1540c:	sub	r1, r6, r5
   15410:	mov	r0, r5
   15414:	mov	r2, #0
   15418:	bl	11428 <getrandom@plt>
   1541c:	cmp	r0, #0
   15420:	blt	15434 <ftello64@plt+0x3fd0>
   15424:	add	r5, r5, r0
   15428:	cmp	r5, r6
   1542c:	bcc	1540c <ftello64@plt+0x3fa8>
   15430:	b	1544c <ftello64@plt+0x3fe8>
   15434:	bl	11350 <__errno_location@plt>
   15438:	ldr	r4, [r0]
   1543c:	cmp	r4, #4
   15440:	bne	1545c <ftello64@plt+0x3ff8>
   15444:	cmp	r5, r6
   15448:	bcc	1540c <ftello64@plt+0x3fa8>
   1544c:	mov	r0, r8
   15450:	bl	158e8 <ftello64@plt+0x4484>
   15454:	mov	r0, r9
   15458:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1545c:	ldr	r5, [r9]
   15460:	mov	r7, r0
   15464:	mov	r0, r9
   15468:	movw	r1, #2076	; 0x81c
   1546c:	movw	r2, #2076	; 0x81c
   15470:	bl	113e0 <__explicit_bzero_chk@plt>
   15474:	mov	r0, r9
   15478:	bl	17b84 <ftello64@plt+0x6720>
   1547c:	cmp	r5, #0
   15480:	beq	1548c <ftello64@plt+0x4028>
   15484:	mov	r0, r5
   15488:	bl	12758 <ftello64@plt+0x12f4>
   1548c:	str	r4, [r7]
   15490:	mov	r9, #0
   15494:	mov	r0, r9
   15498:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1549c:	str	r1, [r0, #4]
   154a0:	bx	lr
   154a4:	str	r1, [r0, #8]
   154a8:	bx	lr
   154ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   154b0:	add	fp, sp, #28
   154b4:	sub	sp, sp, #4
   154b8:	ldr	r3, [r0]
   154bc:	mov	r6, r2
   154c0:	mov	r5, r1
   154c4:	mov	sl, r0
   154c8:	cmp	r3, #0
   154cc:	beq	15548 <ftello64@plt+0x40e4>
   154d0:	mov	r0, r5
   154d4:	mov	r1, #1
   154d8:	mov	r2, r6
   154dc:	bl	1141c <fread_unlocked@plt>
   154e0:	mov	r4, r0
   154e4:	sub	r6, r6, r0
   154e8:	bl	11350 <__errno_location@plt>
   154ec:	cmp	r6, #0
   154f0:	beq	15540 <ftello64@plt+0x40dc>
   154f4:	mov	r7, r0
   154f8:	ldr	r1, [sl]
   154fc:	ldr	r0, [r7]
   15500:	ldr	r1, [r1]
   15504:	lsl	r1, r1, #26
   15508:	and	r0, r0, r1, asr #31
   1550c:	str	r0, [r7]
   15510:	ldr	r1, [sl, #4]
   15514:	ldr	r0, [sl, #8]
   15518:	blx	r1
   1551c:	ldr	r3, [sl]
   15520:	add	r5, r5, r4
   15524:	mov	r1, #1
   15528:	mov	r2, r6
   1552c:	mov	r0, r5
   15530:	bl	1141c <fread_unlocked@plt>
   15534:	mov	r4, r0
   15538:	subs	r6, r6, r0
   1553c:	bne	154f8 <ftello64@plt+0x4094>
   15540:	sub	sp, fp, #28
   15544:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15548:	ldr	r7, [sl, #12]
   1554c:	movw	r0, #1052	; 0x41c
   15550:	add	r9, sl, r0
   15554:	sub	r0, r9, r7
   15558:	cmp	r7, r6
   1555c:	add	r1, r0, #1024	; 0x400
   15560:	bcs	155d4 <ftello64@plt+0x4170>
   15564:	add	r8, sl, #16
   15568:	mov	r0, r5
   1556c:	mov	r2, r7
   15570:	bl	111dc <memcpy@plt>
   15574:	add	r5, r5, r7
   15578:	sub	r6, r6, r7
   1557c:	tst	r5, #3
   15580:	beq	155a4 <ftello64@plt+0x4140>
   15584:	mov	r0, r8
   15588:	mov	r1, r9
   1558c:	bl	156b8 <ftello64@plt+0x4254>
   15590:	mov	r7, #1024	; 0x400
   15594:	cmp	r6, #1024	; 0x400
   15598:	mov	r1, r9
   1559c:	bhi	15568 <ftello64@plt+0x4104>
   155a0:	b	155ec <ftello64@plt+0x4188>
   155a4:	cmp	r6, #1024	; 0x400
   155a8:	bcc	155dc <ftello64@plt+0x4178>
   155ac:	mov	r0, r8
   155b0:	mov	r1, r5
   155b4:	bl	156b8 <ftello64@plt+0x4254>
   155b8:	subs	r6, r6, #1024	; 0x400
   155bc:	add	r5, r5, #1024	; 0x400
   155c0:	bne	155a4 <ftello64@plt+0x4140>
   155c4:	mov	r0, #0
   155c8:	str	r0, [sl, #12]
   155cc:	sub	sp, fp, #28
   155d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155d4:	mov	r9, r1
   155d8:	b	155ec <ftello64@plt+0x4188>
   155dc:	mov	r0, r8
   155e0:	mov	r1, r9
   155e4:	bl	156b8 <ftello64@plt+0x4254>
   155e8:	mov	r7, #1024	; 0x400
   155ec:	mov	r0, r5
   155f0:	mov	r1, r9
   155f4:	mov	r2, r6
   155f8:	bl	111dc <memcpy@plt>
   155fc:	sub	r0, r7, r6
   15600:	str	r0, [sl, #12]
   15604:	sub	sp, fp, #28
   15608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1560c:	push	{r4, r5, fp, lr}
   15610:	add	fp, sp, #8
   15614:	ldr	r4, [r0]
   15618:	movw	r1, #2076	; 0x81c
   1561c:	mvn	r2, #0
   15620:	mov	r5, r0
   15624:	bl	113e0 <__explicit_bzero_chk@plt>
   15628:	mov	r0, r5
   1562c:	bl	17b84 <ftello64@plt+0x6720>
   15630:	cmp	r4, #0
   15634:	moveq	r0, #0
   15638:	popeq	{r4, r5, fp, pc}
   1563c:	mov	r0, r4
   15640:	pop	{r4, r5, fp, lr}
   15644:	b	12758 <ftello64@plt+0x12f4>
   15648:	push	{fp, lr}
   1564c:	mov	fp, sp
   15650:	cmp	r0, #0
   15654:	beq	156b4 <ftello64@plt+0x4250>
   15658:	mov	r4, r0
   1565c:	movw	r0, #45348	; 0xb124
   15660:	movt	r0, #2
   15664:	ldr	r5, [r0]
   15668:	bl	11350 <__errno_location@plt>
   1566c:	ldr	r6, [r0]
   15670:	movw	r0, #40311	; 0x9d77
   15674:	movw	r1, #40327	; 0x9d87
   15678:	mov	r2, #5
   1567c:	movt	r0, #1
   15680:	movt	r1, #1
   15684:	cmp	r6, #0
   15688:	moveq	r1, r0
   1568c:	mov	r0, #0
   15690:	bl	11224 <dcgettext@plt>
   15694:	mov	r7, r0
   15698:	mov	r0, r4
   1569c:	bl	14d48 <ftello64@plt+0x38e4>
   156a0:	mov	r3, r0
   156a4:	mov	r0, r5
   156a8:	mov	r1, r6
   156ac:	mov	r2, r7
   156b0:	bl	112c0 <error@plt>
   156b4:	bl	11440 <abort@plt>
   156b8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   156bc:	add	fp, sp, #24
   156c0:	add	r6, r0, #1024	; 0x400
   156c4:	add	lr, r0, #512	; 0x200
   156c8:	ldm	r6, {r2, r3, r6}
   156cc:	add	r6, r6, #1
   156d0:	add	r4, r6, r3
   156d4:	add	r3, r0, #16
   156d8:	str	r6, [r0, #1032]	; 0x408
   156dc:	mvn	r6, r0
   156e0:	cmp	lr, r3
   156e4:	movhi	r3, lr
   156e8:	add	r3, r3, r6
   156ec:	lsr	ip, r3, #4
   156f0:	mov	r3, #0
   156f4:	mov	r5, r0
   156f8:	eor	r2, r2, r2, lsl #13
   156fc:	ldr	r6, [r5, r3]!
   15700:	and	r7, r6, #1020	; 0x3fc
   15704:	ldr	r8, [r0, r7]
   15708:	ldr	r7, [r5, #512]	; 0x200
   1570c:	add	r2, r2, r7
   15710:	add	r4, r2, r4
   15714:	add	r4, r4, r8
   15718:	eor	r8, r2, r2, lsr #6
   1571c:	str	r4, [r5]
   15720:	ubfx	r4, r4, #10, #8
   15724:	ldr	r4, [r0, r4, lsl #2]
   15728:	add	r4, r4, r6
   1572c:	mov	r6, r1
   15730:	str	r4, [r6, r3]!
   15734:	add	r3, r3, #16
   15738:	ldr	r2, [r5, #516]	; 0x204
   1573c:	ldr	r7, [r5, #4]
   15740:	add	r2, r2, r8
   15744:	add	r8, r2, r4
   15748:	and	r4, r7, #1020	; 0x3fc
   1574c:	ldr	r4, [r0, r4]
   15750:	add	r4, r8, r4
   15754:	eor	r8, r2, r2, lsl #2
   15758:	str	r4, [r5, #4]
   1575c:	ubfx	r4, r4, #10, #8
   15760:	ldr	r4, [r0, r4, lsl #2]
   15764:	add	r4, r4, r7
   15768:	str	r4, [r6, #4]
   1576c:	ldr	r2, [r5, #520]	; 0x208
   15770:	ldr	r7, [r5, #8]
   15774:	add	r2, r2, r8
   15778:	add	r8, r2, r4
   1577c:	and	r4, r7, #1020	; 0x3fc
   15780:	ldr	r4, [r0, r4]
   15784:	add	r4, r8, r4
   15788:	eor	r8, r2, r2, lsr #16
   1578c:	str	r4, [r5, #8]
   15790:	ubfx	r4, r4, #10, #8
   15794:	ldr	r4, [r0, r4, lsl #2]
   15798:	add	r4, r4, r7
   1579c:	str	r4, [r6, #8]
   157a0:	ldr	r2, [r5, #524]	; 0x20c
   157a4:	ldr	r7, [r5, #12]
   157a8:	add	r2, r2, r8
   157ac:	add	r8, r2, r4
   157b0:	and	r4, r7, #1020	; 0x3fc
   157b4:	ldr	r4, [r0, r4]
   157b8:	add	r4, r8, r4
   157bc:	str	r4, [r5, #12]
   157c0:	ubfx	r4, r4, #10, #8
   157c4:	add	r5, r0, r3
   157c8:	ldr	r4, [r0, r4, lsl #2]
   157cc:	cmp	r5, lr
   157d0:	add	r4, r4, r7
   157d4:	str	r4, [r6, #12]
   157d8:	bcc	156f4 <ftello64@plt+0x4290>
   157dc:	lsl	lr, ip, #4
   157e0:	add	r9, r1, #16
   157e4:	add	ip, r0, #1024	; 0x400
   157e8:	mov	r3, r0
   157ec:	add	r5, r3, lr
   157f0:	eor	r2, r2, r2, lsl #13
   157f4:	add	r3, r3, #16
   157f8:	ldr	r7, [r5, #16]
   157fc:	ldr	r8, [r5, #-496]	; 0xfffffe10
   15800:	and	r6, r7, #1020	; 0x3fc
   15804:	add	r2, r2, r8
   15808:	ldr	r6, [r0, r6]
   1580c:	add	r4, r2, r4
   15810:	eor	r8, r2, r2, lsr #6
   15814:	add	r4, r4, r6
   15818:	mov	r6, r9
   1581c:	add	r9, r9, #16
   15820:	str	r4, [r5, #16]
   15824:	ubfx	r4, r4, #10, #8
   15828:	ldr	r4, [r0, r4, lsl #2]
   1582c:	add	r4, r4, r7
   15830:	str	r4, [r6, lr]!
   15834:	ldr	r2, [r5, #20]
   15838:	ldr	r7, [r5, #-492]	; 0xfffffe14
   1583c:	and	r1, r2, #1020	; 0x3fc
   15840:	add	r7, r7, r8
   15844:	ldr	r1, [r0, r1]
   15848:	add	r4, r7, r4
   1584c:	add	r1, r4, r1
   15850:	str	r1, [r5, #20]
   15854:	ubfx	r1, r1, #10, #8
   15858:	ldr	r1, [r0, r1, lsl #2]
   1585c:	add	r1, r1, r2
   15860:	eor	r2, r7, r7, lsl #2
   15864:	str	r1, [r6, #4]
   15868:	ldr	r4, [r5, #-488]	; 0xfffffe18
   1586c:	ldr	r7, [r5, #24]
   15870:	add	r2, r4, r2
   15874:	and	r4, r7, #1020	; 0x3fc
   15878:	ldr	r4, [r0, r4]
   1587c:	add	r1, r2, r1
   15880:	eor	r2, r2, r2, lsr #16
   15884:	add	r1, r1, r4
   15888:	str	r1, [r5, #24]
   1588c:	ubfx	r1, r1, #10, #8
   15890:	ldr	r1, [r0, r1, lsl #2]
   15894:	add	r1, r1, r7
   15898:	str	r1, [r6, #8]
   1589c:	ldr	r4, [r5, #-484]	; 0xfffffe1c
   158a0:	ldr	r7, [r5, #28]
   158a4:	add	r2, r4, r2
   158a8:	and	r4, r7, #1020	; 0x3fc
   158ac:	ldr	r4, [r0, r4]
   158b0:	add	r1, r2, r1
   158b4:	add	r1, r1, r4
   158b8:	str	r1, [r5, #28]
   158bc:	ubfx	r1, r1, #10, #8
   158c0:	ldr	r1, [r0, r1, lsl #2]
   158c4:	add	r4, r1, r7
   158c8:	add	r1, r3, lr
   158cc:	add	r1, r1, #16
   158d0:	str	r4, [r6, #12]
   158d4:	cmp	r1, ip
   158d8:	bcc	157ec <ftello64@plt+0x4388>
   158dc:	str	r2, [r0, #1024]	; 0x400
   158e0:	str	r4, [r0, #1028]	; 0x404
   158e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   158e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158ec:	add	fp, sp, #28
   158f0:	sub	sp, sp, #28
   158f4:	str	r0, [sp, #20]
   158f8:	add	r7, r0, #28
   158fc:	movw	r0, #19064	; 0x4a78
   15900:	movw	r6, #57178	; 0xdf5a
   15904:	movw	r5, #89	; 0x59
   15908:	movw	r1, #15947	; 0x3e4b
   1590c:	movw	sl, #6872	; 0x1ad8
   15910:	movw	r8, #15433	; 0x3c49
   15914:	movw	lr, #37145	; 0x9119
   15918:	mov	r9, #0
   1591c:	movt	r0, #55594	; 0xd92a
   15920:	movt	r6, #4967	; 0x1367
   15924:	movt	r5, #38361	; 0x95d9
   15928:	movt	r1, #49942	; 0xc316
   1592c:	movt	sl, #3906	; 0xf42
   15930:	movt	r8, #42266	; 0xa51a
   15934:	movt	lr, #12384	; 0x3060
   15938:	str	r0, [sp, #16]
   1593c:	movw	r0, #59931	; 0xea1b
   15940:	movt	r0, #50415	; 0xc4ef
   15944:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15948:	str	r0, [sp, #24]
   1594c:	ldr	r0, [r7]
   15950:	str	lr, [sp, #4]
   15954:	add	r6, r3, r6
   15958:	ldr	r3, [sp, #20]
   1595c:	str	r0, [sp, #12]
   15960:	add	r3, r3, r9, lsl #2
   15964:	add	r9, r9, #8
   15968:	ldmib	r3, {r2, lr}
   1596c:	ldr	r0, [r3, #12]
   15970:	ldr	ip, [r3, #16]
   15974:	cmp	r9, #256	; 0x100
   15978:	add	r5, r2, r5
   1597c:	add	r2, r0, sl
   15980:	add	r4, lr, r1
   15984:	eor	r6, r6, r5, lsl #11
   15988:	add	r5, r4, r5
   1598c:	add	r2, r2, r6
   15990:	str	r6, [sp, #8]
   15994:	add	r6, r2, r4
   15998:	eor	r4, r5, r4, lsr #2
   1599c:	eor	r0, r6, r2, lsl #8
   159a0:	ldr	r6, [r3, #20]
   159a4:	str	r4, [sp]
   159a8:	add	r1, r6, r8
   159ac:	ldr	r6, [sp, #16]
   159b0:	add	r1, r1, r0
   159b4:	add	r5, ip, r6
   159b8:	add	r5, r5, r4
   159bc:	ldr	r4, [sp, #4]
   159c0:	add	r2, r5, r2
   159c4:	add	r6, r1, r5
   159c8:	eor	sl, r2, r5, lsr #16
   159cc:	ldr	r5, [r3, #24]
   159d0:	ldr	r2, [sp, #24]
   159d4:	eor	ip, r6, r1, lsl #10
   159d8:	ldr	r6, [sp, #12]
   159dc:	str	ip, [sp, #16]
   159e0:	add	r5, r5, r2
   159e4:	add	r6, r6, r4
   159e8:	ldr	r2, [sp]
   159ec:	add	r5, r5, sl
   159f0:	add	r6, r6, ip
   159f4:	add	r1, r5, r1
   159f8:	eor	r8, r1, r5, lsr #4
   159fc:	ldr	r1, [sp, #8]
   15a00:	add	r5, r6, r5
   15a04:	add	r4, r8, r1
   15a08:	add	r1, r4, r6
   15a0c:	eor	lr, r1, r4, lsr #9
   15a10:	add	r1, lr, r0
   15a14:	eor	r0, r5, r6, lsl #8
   15a18:	add	r5, r0, r2
   15a1c:	add	r6, r5, r4
   15a20:	str	r6, [r7, #-28]	; 0xffffffe4
   15a24:	str	r5, [r3, #4]
   15a28:	str	r1, [r3, #8]
   15a2c:	str	sl, [r3, #12]
   15a30:	str	ip, [r3, #16]
   15a34:	str	r8, [r3, #20]
   15a38:	str	r0, [r3, #24]
   15a3c:	str	lr, [r7]
   15a40:	add	r7, r7, #32
   15a44:	bcc	15944 <ftello64@plt+0x44e0>
   15a48:	ldr	r3, [sp, #20]
   15a4c:	ldr	r9, [sp, #16]
   15a50:	mov	r4, #0
   15a54:	add	r7, r3, #28
   15a58:	str	r0, [sp, #24]
   15a5c:	ldr	r0, [r7]
   15a60:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15a64:	str	r0, [sp, #16]
   15a68:	add	r0, r3, r6
   15a6c:	str	r0, [sp, #12]
   15a70:	ldr	r0, [sp, #20]
   15a74:	add	r3, r0, r4, lsl #2
   15a78:	add	r4, r4, #8
   15a7c:	ldmib	r3, {r6, ip}
   15a80:	ldr	r2, [r3, #16]
   15a84:	ldr	r0, [r3, #12]
   15a88:	cmp	r4, #256	; 0x100
   15a8c:	str	r2, [sp, #8]
   15a90:	ldr	r2, [sp, #12]
   15a94:	add	r5, r6, r5
   15a98:	add	r0, r0, sl
   15a9c:	add	r1, ip, r1
   15aa0:	eor	r2, r2, r5, lsl #11
   15aa4:	add	r0, r0, r2
   15aa8:	str	r2, [sp, #12]
   15aac:	add	r2, r0, r1
   15ab0:	eor	ip, r2, r0, lsl #8
   15ab4:	ldr	r2, [r3, #20]
   15ab8:	add	r2, r2, r8
   15abc:	add	r6, r2, ip
   15ac0:	add	r2, r1, r5
   15ac4:	eor	r5, r2, r1, lsr #2
   15ac8:	ldr	r1, [sp, #8]
   15acc:	add	r1, r1, r9
   15ad0:	add	r1, r1, r5
   15ad4:	add	r0, r1, r0
   15ad8:	add	r2, r6, r1
   15adc:	eor	sl, r0, r1, lsr #16
   15ae0:	ldr	r0, [r3, #24]
   15ae4:	ldr	r1, [sp, #24]
   15ae8:	eor	r9, r2, r6, lsl #10
   15aec:	ldr	r2, [sp, #16]
   15af0:	add	r0, r0, r1
   15af4:	add	r2, r2, lr
   15af8:	add	r0, r0, sl
   15afc:	add	lr, r2, r9
   15b00:	add	r1, r0, r6
   15b04:	eor	r8, r1, r0, lsr #4
   15b08:	ldr	r1, [sp, #12]
   15b0c:	add	r0, lr, r0
   15b10:	eor	r0, r0, lr, lsl #8
   15b14:	add	r5, r0, r5
   15b18:	add	r6, r8, r1
   15b1c:	add	r1, r6, lr
   15b20:	eor	r1, r1, r6, lsr #9
   15b24:	add	r6, r5, r6
   15b28:	add	r2, r1, ip
   15b2c:	mov	lr, r1
   15b30:	str	r6, [r7, #-28]	; 0xffffffe4
   15b34:	str	r5, [r3, #4]
   15b38:	str	r2, [r3, #8]
   15b3c:	str	sl, [r3, #12]
   15b40:	str	r9, [r3, #16]
   15b44:	str	r8, [r3, #20]
   15b48:	str	r0, [r3, #24]
   15b4c:	str	lr, [r7]
   15b50:	mov	r1, r2
   15b54:	add	r7, r7, #32
   15b58:	bcc	15a58 <ftello64@plt+0x45f4>
   15b5c:	ldr	r0, [sp, #20]
   15b60:	mov	r1, #0
   15b64:	str	r1, [r0, #1024]	; 0x400
   15b68:	str	r1, [r0, #1028]	; 0x404
   15b6c:	str	r1, [r0, #1032]	; 0x408
   15b70:	sub	sp, fp, #28
   15b74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15b7c:	add	fp, sp, #28
   15b80:	sub	sp, sp, #124	; 0x7c
   15b84:	mov	r8, r2
   15b88:	mov	sl, r1
   15b8c:	mov	r4, r0
   15b90:	bl	1138c <fileno@plt>
   15b94:	mov	r1, r0
   15b98:	add	r2, sp, #16
   15b9c:	mov	r0, #3
   15ba0:	bl	1126c <__fxstat64@plt>
   15ba4:	mov	r9, #8192	; 0x2000
   15ba8:	cmp	r0, #0
   15bac:	blt	15c1c <ftello64@plt+0x47b8>
   15bb0:	ldr	r0, [sp, #32]
   15bb4:	and	r0, r0, #61440	; 0xf000
   15bb8:	cmp	r0, #32768	; 0x8000
   15bbc:	bne	15c1c <ftello64@plt+0x47b8>
   15bc0:	mov	r0, r4
   15bc4:	bl	11464 <ftello64@plt>
   15bc8:	cmp	r1, #0
   15bcc:	blt	15c1c <ftello64@plt+0x47b8>
   15bd0:	ldr	r2, [sp, #64]	; 0x40
   15bd4:	ldr	r3, [sp, #68]	; 0x44
   15bd8:	subs	r7, r0, r2
   15bdc:	sbcs	r7, r1, r3
   15be0:	bge	15c1c <ftello64@plt+0x47b8>
   15be4:	subs	r0, r2, r0
   15be8:	mvn	r2, #-2147483647	; 0x80000001
   15bec:	sbc	r1, r3, r1
   15bf0:	subs	r2, r2, r0
   15bf4:	rscs	r1, r1, #0
   15bf8:	bge	15c18 <ftello64@plt+0x47b4>
   15bfc:	bl	11350 <__errno_location@plt>
   15c00:	mov	r1, #12
   15c04:	mov	r6, #0
   15c08:	str	r1, [r0]
   15c0c:	mov	r0, r6
   15c10:	sub	sp, fp, #28
   15c14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c18:	add	r9, r0, #1
   15c1c:	mov	r0, r9
   15c20:	bl	179c8 <ftello64@plt+0x6564>
   15c24:	mov	r6, #0
   15c28:	cmp	r0, #0
   15c2c:	beq	15e18 <ftello64@plt+0x49b4>
   15c30:	mov	r1, #1
   15c34:	mov	r2, r9
   15c38:	mov	r3, r4
   15c3c:	mov	r5, r0
   15c40:	bl	1129c <fread@plt>
   15c44:	cmp	r0, r9
   15c48:	str	r8, [sp, #8]
   15c4c:	str	sl, [sp, #12]
   15c50:	bne	15cc4 <ftello64@plt+0x4860>
   15c54:	ands	r0, sl, #2
   15c58:	bne	15d14 <ftello64@plt+0x48b0>
   15c5c:	mvn	r6, #-2147483648	; 0x80000000
   15c60:	mov	r0, r9
   15c64:	cmn	r0, #-2147483647	; 0x80000001
   15c68:	beq	15dd4 <ftello64@plt+0x4970>
   15c6c:	eor	r1, r6, r0, lsr #1
   15c70:	mvn	r7, #-2147483648	; 0x80000000
   15c74:	cmp	r0, r1
   15c78:	addcc	r7, r0, r0, lsr #1
   15c7c:	mov	r0, r5
   15c80:	mov	r1, r7
   15c84:	bl	179f8 <ftello64@plt+0x6594>
   15c88:	cmp	r0, #0
   15c8c:	beq	15dfc <ftello64@plt+0x4998>
   15c90:	sub	r5, r7, r9
   15c94:	mov	sl, r0
   15c98:	add	r0, r0, r9
   15c9c:	mov	r1, #1
   15ca0:	mov	r3, r4
   15ca4:	mov	r2, r5
   15ca8:	bl	1129c <fread@plt>
   15cac:	cmp	r0, r5
   15cb0:	add	r9, r0, r9
   15cb4:	mov	r5, sl
   15cb8:	mov	r0, r7
   15cbc:	beq	15c64 <ftello64@plt+0x4800>
   15cc0:	b	15cd0 <ftello64@plt+0x486c>
   15cc4:	mov	r7, r9
   15cc8:	mov	sl, r5
   15ccc:	mov	r9, r0
   15cd0:	mov	r0, r4
   15cd4:	bl	111c4 <ferror@plt>
   15cd8:	cmp	r0, #0
   15cdc:	beq	15da0 <ftello64@plt+0x493c>
   15ce0:	ldr	r0, [sp, #12]
   15ce4:	and	r5, r0, #2
   15ce8:	bl	11350 <__errno_location@plt>
   15cec:	ldr	r4, [r0]
   15cf0:	mov	r6, #0
   15cf4:	cmp	r5, #0
   15cf8:	beq	15d0c <ftello64@plt+0x48a8>
   15cfc:	mov	r0, sl
   15d00:	mov	r1, r7
   15d04:	mvn	r2, #0
   15d08:	bl	113e0 <__explicit_bzero_chk@plt>
   15d0c:	mov	r5, sl
   15d10:	b	15e08 <ftello64@plt+0x49a4>
   15d14:	mvn	r8, #-2147483648	; 0x80000000
   15d18:	mov	r6, r9
   15d1c:	str	r0, [sp, #4]
   15d20:	cmn	r6, #-2147483647	; 0x80000001
   15d24:	beq	15ddc <ftello64@plt+0x4978>
   15d28:	eor	r0, r8, r6, lsr #1
   15d2c:	mvn	r7, #-2147483648	; 0x80000000
   15d30:	cmp	r6, r0
   15d34:	addcc	r7, r6, r6, lsr #1
   15d38:	mov	r0, r7
   15d3c:	bl	179c8 <ftello64@plt+0x6564>
   15d40:	cmp	r0, #0
   15d44:	beq	15e24 <ftello64@plt+0x49c0>
   15d48:	mov	r1, r5
   15d4c:	mov	r2, r6
   15d50:	mov	sl, r0
   15d54:	bl	111dc <memcpy@plt>
   15d58:	mov	r0, r5
   15d5c:	mov	r1, r6
   15d60:	mvn	r2, #0
   15d64:	bl	113e0 <__explicit_bzero_chk@plt>
   15d68:	mov	r0, r5
   15d6c:	bl	17b84 <ftello64@plt+0x6720>
   15d70:	sub	r5, r7, r9
   15d74:	add	r0, sl, r9
   15d78:	mov	r1, #1
   15d7c:	mov	r3, r4
   15d80:	mov	r2, r5
   15d84:	bl	1129c <fread@plt>
   15d88:	cmp	r0, r5
   15d8c:	add	r9, r0, r9
   15d90:	mov	r5, sl
   15d94:	mov	r6, r7
   15d98:	beq	15d20 <ftello64@plt+0x48bc>
   15d9c:	b	15cd0 <ftello64@plt+0x486c>
   15da0:	sub	r0, r7, #1
   15da4:	cmp	r9, r0
   15da8:	bcs	15e90 <ftello64@plt+0x4a2c>
   15dac:	ldr	r0, [sp, #12]
   15db0:	add	r1, r9, #1
   15db4:	tst	r0, #2
   15db8:	bne	15e44 <ftello64@plt+0x49e0>
   15dbc:	mov	r0, sl
   15dc0:	bl	179f8 <ftello64@plt+0x6594>
   15dc4:	mov	r6, r0
   15dc8:	cmp	r0, #0
   15dcc:	moveq	r6, sl
   15dd0:	b	15e94 <ftello64@plt+0x4a30>
   15dd4:	mov	r4, #12
   15dd8:	b	15e04 <ftello64@plt+0x49a0>
   15ddc:	mov	r4, #12
   15de0:	mov	sl, r5
   15de4:	mvn	r7, #-2147483648	; 0x80000000
   15de8:	ldr	r5, [sp, #4]
   15dec:	mov	r6, #0
   15df0:	cmp	r5, #0
   15df4:	bne	15cfc <ftello64@plt+0x4898>
   15df8:	b	15d0c <ftello64@plt+0x48a8>
   15dfc:	bl	11350 <__errno_location@plt>
   15e00:	ldr	r4, [r0]
   15e04:	mov	r6, #0
   15e08:	mov	r0, r5
   15e0c:	bl	17b84 <ftello64@plt+0x6720>
   15e10:	bl	11350 <__errno_location@plt>
   15e14:	str	r4, [r0]
   15e18:	mov	r0, r6
   15e1c:	sub	sp, fp, #28
   15e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15e24:	bl	11350 <__errno_location@plt>
   15e28:	ldr	r4, [r0]
   15e2c:	mov	sl, r5
   15e30:	ldr	r5, [sp, #4]
   15e34:	mov	r6, #0
   15e38:	cmp	r5, #0
   15e3c:	bne	15cfc <ftello64@plt+0x4898>
   15e40:	b	15d0c <ftello64@plt+0x48a8>
   15e44:	mov	r0, r1
   15e48:	bl	179c8 <ftello64@plt+0x6564>
   15e4c:	cmp	r0, #0
   15e50:	beq	15e80 <ftello64@plt+0x4a1c>
   15e54:	mov	r1, sl
   15e58:	mov	r2, r9
   15e5c:	mov	r6, r0
   15e60:	bl	111dc <memcpy@plt>
   15e64:	mov	r0, sl
   15e68:	mov	r1, r7
   15e6c:	mvn	r2, #0
   15e70:	bl	113e0 <__explicit_bzero_chk@plt>
   15e74:	mov	r0, sl
   15e78:	bl	17b84 <ftello64@plt+0x6720>
   15e7c:	b	15e94 <ftello64@plt+0x4a30>
   15e80:	add	r0, sl, r9
   15e84:	sub	r1, r7, r9
   15e88:	mvn	r2, #0
   15e8c:	bl	113e0 <__explicit_bzero_chk@plt>
   15e90:	mov	r6, sl
   15e94:	ldr	r1, [sp, #8]
   15e98:	mov	r0, #0
   15e9c:	strb	r0, [r6, r9]
   15ea0:	str	r9, [r1]
   15ea4:	mov	r0, r6
   15ea8:	sub	sp, fp, #28
   15eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15eb0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15eb4:	add	fp, sp, #24
   15eb8:	mov	r6, r1
   15ebc:	movw	r1, #40342	; 0x9d96
   15ec0:	mov	r5, r2
   15ec4:	movw	r2, #40346	; 0x9d9a
   15ec8:	movt	r2, #1
   15ecc:	movt	r1, #1
   15ed0:	tst	r6, #1
   15ed4:	moveq	r1, r2
   15ed8:	bl	11404 <fopen64@plt>
   15edc:	mov	r4, #0
   15ee0:	cmp	r0, #0
   15ee4:	beq	15f58 <ftello64@plt+0x4af4>
   15ee8:	mov	r7, r0
   15eec:	ands	r8, r6, #2
   15ef0:	beq	15f08 <ftello64@plt+0x4aa4>
   15ef4:	mov	r0, r7
   15ef8:	mov	r1, #0
   15efc:	mov	r2, #2
   15f00:	mov	r3, #0
   15f04:	bl	11368 <setvbuf@plt>
   15f08:	mov	r0, r7
   15f0c:	mov	r1, r6
   15f10:	mov	r2, r5
   15f14:	bl	15b78 <ftello64@plt+0x4714>
   15f18:	mov	r6, r0
   15f1c:	mov	r0, r7
   15f20:	bl	12758 <ftello64@plt+0x12f4>
   15f24:	cmp	r0, #0
   15f28:	moveq	r0, r6
   15f2c:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   15f30:	cmp	r6, #0
   15f34:	beq	15f58 <ftello64@plt+0x4af4>
   15f38:	cmp	r8, #0
   15f3c:	beq	15f50 <ftello64@plt+0x4aec>
   15f40:	ldr	r1, [r5]
   15f44:	mov	r0, r6
   15f48:	mvn	r2, #0
   15f4c:	bl	113e0 <__explicit_bzero_chk@plt>
   15f50:	mov	r0, r6
   15f54:	bl	17b84 <ftello64@plt+0x6720>
   15f58:	mov	r0, r4
   15f5c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15f60:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15f64:	add	fp, sp, #24
   15f68:	sub	sp, sp, #32
   15f6c:	ldr	r6, [fp, #12]
   15f70:	ldr	r7, [fp, #8]
   15f74:	mov	r4, r2
   15f78:	mov	r8, r0
   15f7c:	cmp	r1, #0
   15f80:	beq	15fa8 <ftello64@plt+0x4b44>
   15f84:	movw	r2, #40349	; 0x9d9d
   15f88:	mov	r5, r1
   15f8c:	str	r3, [sp, #4]
   15f90:	str	r4, [sp]
   15f94:	mov	r0, r8
   15f98:	mov	r1, #1
   15f9c:	movt	r2, #1
   15fa0:	mov	r3, r5
   15fa4:	b	15fc0 <ftello64@plt+0x4b5c>
   15fa8:	movw	r2, #40361	; 0x9da9
   15fac:	str	r3, [sp]
   15fb0:	mov	r0, r8
   15fb4:	mov	r1, #1
   15fb8:	mov	r3, r4
   15fbc:	movt	r2, #1
   15fc0:	bl	11398 <__fprintf_chk@plt>
   15fc4:	movw	r1, #40368	; 0x9db0
   15fc8:	mov	r0, #0
   15fcc:	mov	r2, #5
   15fd0:	movt	r1, #1
   15fd4:	bl	11224 <dcgettext@plt>
   15fd8:	movw	r2, #41086	; 0xa07e
   15fdc:	mov	r3, r0
   15fe0:	movw	r0, #2022	; 0x7e6
   15fe4:	mov	r1, #1
   15fe8:	str	r0, [sp]
   15fec:	movt	r2, #1
   15ff0:	mov	r0, r8
   15ff4:	bl	11398 <__fprintf_chk@plt>
   15ff8:	movw	r4, #39709	; 0x9b1d
   15ffc:	mov	r1, r8
   16000:	movt	r4, #1
   16004:	mov	r0, r4
   16008:	bl	1117c <fputs_unlocked@plt>
   1600c:	movw	r1, #40372	; 0x9db4
   16010:	mov	r0, #0
   16014:	mov	r2, #5
   16018:	movt	r1, #1
   1601c:	bl	11224 <dcgettext@plt>
   16020:	movw	r3, #40543	; 0x9e5f
   16024:	mov	r2, r0
   16028:	mov	r0, r8
   1602c:	mov	r1, #1
   16030:	movt	r3, #1
   16034:	bl	11398 <__fprintf_chk@plt>
   16038:	mov	r0, r4
   1603c:	mov	r1, r8
   16040:	bl	1117c <fputs_unlocked@plt>
   16044:	cmp	r6, #9
   16048:	bhi	16084 <ftello64@plt+0x4c20>
   1604c:	add	r0, pc, #0
   16050:	ldr	pc, [r0, r6, lsl #2]
   16054:	andeq	r6, r1, ip, ror r0
   16058:	muleq	r1, r0, r0
   1605c:	andeq	r6, r1, r0, asr #1
   16060:	andeq	r6, r1, r8, ror #1
   16064:	andeq	r6, r1, r0, lsl r1
   16068:	andeq	r6, r1, r8, lsr r1
   1606c:	andeq	r6, r1, r0, ror #2
   16070:	muleq	r1, r8, r1
   16074:	andeq	r6, r1, r0, asr #4
   16078:	andeq	r6, r1, r8, ror #3
   1607c:	sub	sp, fp, #24
   16080:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16084:	movw	r1, #40896	; 0x9fc0
   16088:	movt	r1, #1
   1608c:	b	161f0 <ftello64@plt+0x4d8c>
   16090:	movw	r1, #40577	; 0x9e81
   16094:	mov	r0, #0
   16098:	mov	r2, #5
   1609c:	movt	r1, #1
   160a0:	bl	11224 <dcgettext@plt>
   160a4:	ldr	r3, [r7]
   160a8:	mov	r2, r0
   160ac:	mov	r0, r8
   160b0:	mov	r1, #1
   160b4:	sub	sp, fp, #24
   160b8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   160bc:	b	11398 <__fprintf_chk@plt>
   160c0:	movw	r1, #40593	; 0x9e91
   160c4:	mov	r0, #0
   160c8:	mov	r2, #5
   160cc:	movt	r1, #1
   160d0:	bl	11224 <dcgettext@plt>
   160d4:	mov	r2, r0
   160d8:	ldr	r3, [r7]
   160dc:	ldr	r0, [r7, #4]
   160e0:	str	r0, [sp]
   160e4:	b	161d4 <ftello64@plt+0x4d70>
   160e8:	movw	r1, #40616	; 0x9ea8
   160ec:	mov	r0, #0
   160f0:	mov	r2, #5
   160f4:	movt	r1, #1
   160f8:	bl	11224 <dcgettext@plt>
   160fc:	ldr	r3, [r7]
   16100:	mov	r2, r0
   16104:	ldmib	r7, {r0, r1}
   16108:	stm	sp, {r0, r1}
   1610c:	b	161d4 <ftello64@plt+0x4d70>
   16110:	movw	r1, #40644	; 0x9ec4
   16114:	mov	r0, #0
   16118:	mov	r2, #5
   1611c:	movt	r1, #1
   16120:	bl	11224 <dcgettext@plt>
   16124:	ldr	r3, [r7]
   16128:	mov	r2, r0
   1612c:	ldmib	r7, {r0, r1, r7}
   16130:	stm	sp, {r0, r1, r7}
   16134:	b	161d4 <ftello64@plt+0x4d70>
   16138:	movw	r1, #40676	; 0x9ee4
   1613c:	mov	r0, #0
   16140:	mov	r2, #5
   16144:	movt	r1, #1
   16148:	bl	11224 <dcgettext@plt>
   1614c:	ldr	r3, [r7]
   16150:	mov	r2, r0
   16154:	ldmib	r7, {r0, r1, r6, r7}
   16158:	stm	sp, {r0, r1, r6, r7}
   1615c:	b	161d4 <ftello64@plt+0x4d70>
   16160:	movw	r1, #40712	; 0x9f08
   16164:	mov	r0, #0
   16168:	mov	r2, #5
   1616c:	movt	r1, #1
   16170:	bl	11224 <dcgettext@plt>
   16174:	ldr	r3, [r7]
   16178:	mov	r2, r0
   1617c:	ldmib	r7, {r0, r1, r6}
   16180:	ldr	r5, [r7, #16]
   16184:	ldr	r7, [r7, #20]
   16188:	stm	sp, {r0, r1, r6}
   1618c:	str	r5, [sp, #12]
   16190:	str	r7, [sp, #16]
   16194:	b	161d4 <ftello64@plt+0x4d70>
   16198:	movw	r1, #40752	; 0x9f30
   1619c:	mov	r0, #0
   161a0:	mov	r2, #5
   161a4:	movt	r1, #1
   161a8:	bl	11224 <dcgettext@plt>
   161ac:	ldr	r3, [r7]
   161b0:	mov	r2, r0
   161b4:	ldmib	r7, {r0, r1, r6}
   161b8:	ldr	r5, [r7, #16]
   161bc:	ldr	r4, [r7, #20]
   161c0:	ldr	r7, [r7, #24]
   161c4:	stm	sp, {r0, r1, r6}
   161c8:	str	r5, [sp, #12]
   161cc:	str	r4, [sp, #16]
   161d0:	str	r7, [sp, #20]
   161d4:	mov	r0, r8
   161d8:	mov	r1, #1
   161dc:	bl	11398 <__fprintf_chk@plt>
   161e0:	sub	sp, fp, #24
   161e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   161e8:	movw	r1, #40844	; 0x9f8c
   161ec:	movt	r1, #1
   161f0:	mov	r0, #0
   161f4:	mov	r2, #5
   161f8:	bl	11224 <dcgettext@plt>
   161fc:	mov	ip, r0
   16200:	ldr	r3, [r7]
   16204:	ldr	r0, [r7, #4]
   16208:	ldr	r1, [r7, #8]
   1620c:	ldr	r6, [r7, #12]
   16210:	ldr	r5, [r7, #16]
   16214:	ldr	r4, [r7, #20]
   16218:	ldr	r2, [r7, #24]
   1621c:	ldr	lr, [r7, #28]
   16220:	ldr	r7, [r7, #32]
   16224:	stm	sp, {r0, r1, r6}
   16228:	str	r5, [sp, #12]
   1622c:	str	r4, [sp, #16]
   16230:	str	r2, [sp, #20]
   16234:	str	lr, [sp, #24]
   16238:	str	r7, [sp, #28]
   1623c:	b	16284 <ftello64@plt+0x4e20>
   16240:	movw	r1, #40796	; 0x9f5c
   16244:	mov	r0, #0
   16248:	mov	r2, #5
   1624c:	movt	r1, #1
   16250:	bl	11224 <dcgettext@plt>
   16254:	mov	ip, r0
   16258:	ldr	r3, [r7]
   1625c:	ldmib	r7, {r0, r1, r6}
   16260:	ldr	r5, [r7, #16]
   16264:	ldr	r4, [r7, #20]
   16268:	ldr	r2, [r7, #24]
   1626c:	ldr	r7, [r7, #28]
   16270:	stm	sp, {r0, r1, r6}
   16274:	str	r5, [sp, #12]
   16278:	str	r4, [sp, #16]
   1627c:	str	r2, [sp, #20]
   16280:	str	r7, [sp, #24]
   16284:	mov	r0, r8
   16288:	mov	r1, #1
   1628c:	mov	r2, ip
   16290:	bl	11398 <__fprintf_chk@plt>
   16294:	sub	sp, fp, #24
   16298:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1629c:	push	{r4, sl, fp, lr}
   162a0:	add	fp, sp, #8
   162a4:	sub	sp, sp, #8
   162a8:	ldr	ip, [fp, #8]
   162ac:	mov	lr, #0
   162b0:	ldr	r4, [ip, lr, lsl #2]
   162b4:	add	lr, lr, #1
   162b8:	cmp	r4, #0
   162bc:	bne	162b0 <ftello64@plt+0x4e4c>
   162c0:	sub	r4, lr, #1
   162c4:	str	ip, [sp]
   162c8:	str	r4, [sp, #4]
   162cc:	bl	15f60 <ftello64@plt+0x4afc>
   162d0:	sub	sp, fp, #8
   162d4:	pop	{r4, sl, fp, pc}
   162d8:	push	{fp, lr}
   162dc:	mov	fp, sp
   162e0:	sub	sp, sp, #48	; 0x30
   162e4:	ldr	ip, [fp, #8]
   162e8:	ldr	lr, [ip]
   162ec:	cmp	lr, #0
   162f0:	str	lr, [sp, #8]
   162f4:	beq	16390 <ftello64@plt+0x4f2c>
   162f8:	ldr	lr, [ip, #4]
   162fc:	cmp	lr, #0
   16300:	str	lr, [sp, #12]
   16304:	beq	16398 <ftello64@plt+0x4f34>
   16308:	ldr	lr, [ip, #8]
   1630c:	cmp	lr, #0
   16310:	str	lr, [sp, #16]
   16314:	beq	163a0 <ftello64@plt+0x4f3c>
   16318:	ldr	lr, [ip, #12]
   1631c:	cmp	lr, #0
   16320:	str	lr, [sp, #20]
   16324:	beq	163a8 <ftello64@plt+0x4f44>
   16328:	ldr	lr, [ip, #16]
   1632c:	cmp	lr, #0
   16330:	str	lr, [sp, #24]
   16334:	beq	163b0 <ftello64@plt+0x4f4c>
   16338:	ldr	lr, [ip, #20]
   1633c:	cmp	lr, #0
   16340:	str	lr, [sp, #28]
   16344:	beq	163b8 <ftello64@plt+0x4f54>
   16348:	ldr	lr, [ip, #24]
   1634c:	cmp	lr, #0
   16350:	str	lr, [sp, #32]
   16354:	beq	163c0 <ftello64@plt+0x4f5c>
   16358:	ldr	lr, [ip, #28]
   1635c:	cmp	lr, #0
   16360:	str	lr, [sp, #36]	; 0x24
   16364:	beq	163c8 <ftello64@plt+0x4f64>
   16368:	ldr	lr, [ip, #32]
   1636c:	cmp	lr, #0
   16370:	str	lr, [sp, #40]	; 0x28
   16374:	beq	163d0 <ftello64@plt+0x4f6c>
   16378:	ldr	lr, [ip, #36]	; 0x24
   1637c:	mov	ip, #10
   16380:	cmp	lr, #0
   16384:	str	lr, [sp, #44]	; 0x2c
   16388:	movweq	ip, #9
   1638c:	b	163d4 <ftello64@plt+0x4f70>
   16390:	mov	ip, #0
   16394:	b	163d4 <ftello64@plt+0x4f70>
   16398:	mov	ip, #1
   1639c:	b	163d4 <ftello64@plt+0x4f70>
   163a0:	mov	ip, #2
   163a4:	b	163d4 <ftello64@plt+0x4f70>
   163a8:	mov	ip, #3
   163ac:	b	163d4 <ftello64@plt+0x4f70>
   163b0:	mov	ip, #4
   163b4:	b	163d4 <ftello64@plt+0x4f70>
   163b8:	mov	ip, #5
   163bc:	b	163d4 <ftello64@plt+0x4f70>
   163c0:	mov	ip, #6
   163c4:	b	163d4 <ftello64@plt+0x4f70>
   163c8:	mov	ip, #7
   163cc:	b	163d4 <ftello64@plt+0x4f70>
   163d0:	mov	ip, #8
   163d4:	add	lr, sp, #8
   163d8:	str	ip, [sp, #4]
   163dc:	str	lr, [sp]
   163e0:	bl	15f60 <ftello64@plt+0x4afc>
   163e4:	mov	sp, fp
   163e8:	pop	{fp, pc}
   163ec:	push	{fp, lr}
   163f0:	mov	fp, sp
   163f4:	sub	sp, sp, #56	; 0x38
   163f8:	add	ip, fp, #8
   163fc:	str	ip, [sp, #12]
   16400:	ldr	lr, [fp, #8]
   16404:	cmp	lr, #0
   16408:	str	lr, [sp, #16]
   1640c:	beq	164a8 <ftello64@plt+0x5044>
   16410:	ldr	lr, [ip, #4]
   16414:	cmp	lr, #0
   16418:	str	lr, [sp, #20]
   1641c:	beq	164b0 <ftello64@plt+0x504c>
   16420:	ldr	lr, [ip, #8]
   16424:	cmp	lr, #0
   16428:	str	lr, [sp, #24]
   1642c:	beq	164b8 <ftello64@plt+0x5054>
   16430:	ldr	lr, [ip, #12]
   16434:	cmp	lr, #0
   16438:	str	lr, [sp, #28]
   1643c:	beq	164c0 <ftello64@plt+0x505c>
   16440:	ldr	lr, [ip, #16]
   16444:	cmp	lr, #0
   16448:	str	lr, [sp, #32]
   1644c:	beq	164c8 <ftello64@plt+0x5064>
   16450:	ldr	lr, [ip, #20]
   16454:	cmp	lr, #0
   16458:	str	lr, [sp, #36]	; 0x24
   1645c:	beq	164d0 <ftello64@plt+0x506c>
   16460:	ldr	lr, [ip, #24]
   16464:	cmp	lr, #0
   16468:	str	lr, [sp, #40]	; 0x28
   1646c:	beq	164d8 <ftello64@plt+0x5074>
   16470:	ldr	lr, [ip, #28]
   16474:	cmp	lr, #0
   16478:	str	lr, [sp, #44]	; 0x2c
   1647c:	beq	164e0 <ftello64@plt+0x507c>
   16480:	ldr	lr, [ip, #32]
   16484:	cmp	lr, #0
   16488:	str	lr, [sp, #48]	; 0x30
   1648c:	beq	164e8 <ftello64@plt+0x5084>
   16490:	ldr	lr, [ip, #36]	; 0x24
   16494:	mov	ip, #10
   16498:	cmp	lr, #0
   1649c:	str	lr, [sp, #52]	; 0x34
   164a0:	movweq	ip, #9
   164a4:	b	164ec <ftello64@plt+0x5088>
   164a8:	mov	ip, #0
   164ac:	b	164ec <ftello64@plt+0x5088>
   164b0:	mov	ip, #1
   164b4:	b	164ec <ftello64@plt+0x5088>
   164b8:	mov	ip, #2
   164bc:	b	164ec <ftello64@plt+0x5088>
   164c0:	mov	ip, #3
   164c4:	b	164ec <ftello64@plt+0x5088>
   164c8:	mov	ip, #4
   164cc:	b	164ec <ftello64@plt+0x5088>
   164d0:	mov	ip, #5
   164d4:	b	164ec <ftello64@plt+0x5088>
   164d8:	mov	ip, #6
   164dc:	b	164ec <ftello64@plt+0x5088>
   164e0:	mov	ip, #7
   164e4:	b	164ec <ftello64@plt+0x5088>
   164e8:	mov	ip, #8
   164ec:	add	lr, sp, #16
   164f0:	str	ip, [sp, #4]
   164f4:	str	lr, [sp]
   164f8:	bl	15f60 <ftello64@plt+0x4afc>
   164fc:	mov	sp, fp
   16500:	pop	{fp, pc}
   16504:	push	{fp, lr}
   16508:	mov	fp, sp
   1650c:	movw	r0, #45444	; 0xb184
   16510:	movt	r0, #2
   16514:	ldr	r1, [r0]
   16518:	movw	r0, #39709	; 0x9b1d
   1651c:	movt	r0, #1
   16520:	bl	1117c <fputs_unlocked@plt>
   16524:	movw	r1, #40956	; 0x9ffc
   16528:	mov	r0, #0
   1652c:	mov	r2, #5
   16530:	movt	r1, #1
   16534:	bl	11224 <dcgettext@plt>
   16538:	movw	r2, #40976	; 0xa010
   1653c:	mov	r1, r0
   16540:	mov	r0, #1
   16544:	movt	r2, #1
   16548:	bl	11380 <__printf_chk@plt>
   1654c:	movw	r1, #40998	; 0xa026
   16550:	mov	r0, #0
   16554:	mov	r2, #5
   16558:	movt	r1, #1
   1655c:	bl	11224 <dcgettext@plt>
   16560:	movw	r2, #39150	; 0x98ee
   16564:	movw	r3, #39518	; 0x9a5e
   16568:	mov	r1, r0
   1656c:	mov	r0, #1
   16570:	movt	r2, #1
   16574:	movt	r3, #1
   16578:	bl	11380 <__printf_chk@plt>
   1657c:	movw	r1, #41018	; 0xa03a
   16580:	mov	r0, #0
   16584:	mov	r2, #5
   16588:	movt	r1, #1
   1658c:	bl	11224 <dcgettext@plt>
   16590:	movw	r2, #41057	; 0xa061
   16594:	mov	r1, r0
   16598:	mov	r0, #1
   1659c:	movt	r2, #1
   165a0:	pop	{fp, lr}
   165a4:	b	11380 <__printf_chk@plt>
   165a8:	push	{r4, r5, r6, sl, fp, lr}
   165ac:	add	fp, sp, #16
   165b0:	mov	r4, r2
   165b4:	mov	r5, r1
   165b8:	mov	r6, r0
   165bc:	bl	1901c <ftello64@plt+0x7bb8>
   165c0:	cmp	r0, #0
   165c4:	popne	{r4, r5, r6, sl, fp, pc}
   165c8:	cmp	r6, #0
   165cc:	beq	165e0 <ftello64@plt+0x517c>
   165d0:	cmp	r5, #0
   165d4:	cmpne	r4, #0
   165d8:	bne	165e0 <ftello64@plt+0x517c>
   165dc:	pop	{r4, r5, r6, sl, fp, pc}
   165e0:	bl	16b80 <ftello64@plt+0x571c>
   165e4:	push	{r4, r5, r6, sl, fp, lr}
   165e8:	add	fp, sp, #16
   165ec:	mov	r4, r2
   165f0:	mov	r5, r1
   165f4:	mov	r6, r0
   165f8:	bl	1901c <ftello64@plt+0x7bb8>
   165fc:	cmp	r0, #0
   16600:	popne	{r4, r5, r6, sl, fp, pc}
   16604:	cmp	r6, #0
   16608:	beq	1661c <ftello64@plt+0x51b8>
   1660c:	cmp	r5, #0
   16610:	cmpne	r4, #0
   16614:	bne	1661c <ftello64@plt+0x51b8>
   16618:	pop	{r4, r5, r6, sl, fp, pc}
   1661c:	bl	16b80 <ftello64@plt+0x571c>
   16620:	push	{fp, lr}
   16624:	mov	fp, sp
   16628:	bl	179c8 <ftello64@plt+0x6564>
   1662c:	cmp	r0, #0
   16630:	popne	{fp, pc}
   16634:	bl	16b80 <ftello64@plt+0x571c>
   16638:	push	{fp, lr}
   1663c:	mov	fp, sp
   16640:	bl	179c8 <ftello64@plt+0x6564>
   16644:	cmp	r0, #0
   16648:	popne	{fp, pc}
   1664c:	bl	16b80 <ftello64@plt+0x571c>
   16650:	push	{fp, lr}
   16654:	mov	fp, sp
   16658:	bl	179c8 <ftello64@plt+0x6564>
   1665c:	cmp	r0, #0
   16660:	popne	{fp, pc}
   16664:	bl	16b80 <ftello64@plt+0x571c>
   16668:	push	{r4, r5, fp, lr}
   1666c:	add	fp, sp, #8
   16670:	mov	r4, r1
   16674:	mov	r5, r0
   16678:	bl	179f8 <ftello64@plt+0x6594>
   1667c:	cmp	r0, #0
   16680:	popne	{r4, r5, fp, pc}
   16684:	cmp	r5, #0
   16688:	beq	16698 <ftello64@plt+0x5234>
   1668c:	cmp	r4, #0
   16690:	bne	16698 <ftello64@plt+0x5234>
   16694:	pop	{r4, r5, fp, pc}
   16698:	bl	16b80 <ftello64@plt+0x571c>
   1669c:	push	{fp, lr}
   166a0:	mov	fp, sp
   166a4:	cmp	r1, #0
   166a8:	orreq	r1, r1, #1
   166ac:	bl	179f8 <ftello64@plt+0x6594>
   166b0:	cmp	r0, #0
   166b4:	popne	{fp, pc}
   166b8:	bl	16b80 <ftello64@plt+0x571c>
   166bc:	push	{fp, lr}
   166c0:	mov	fp, sp
   166c4:	clz	r3, r2
   166c8:	lsr	ip, r3, #5
   166cc:	clz	r3, r1
   166d0:	lsr	r3, r3, #5
   166d4:	orrs	r3, r3, ip
   166d8:	movwne	r1, #1
   166dc:	movwne	r2, #1
   166e0:	bl	1901c <ftello64@plt+0x7bb8>
   166e4:	cmp	r0, #0
   166e8:	popne	{fp, pc}
   166ec:	bl	16b80 <ftello64@plt+0x571c>
   166f0:	push	{fp, lr}
   166f4:	mov	fp, sp
   166f8:	mov	r2, r1
   166fc:	mov	r1, r0
   16700:	mov	r0, #0
   16704:	bl	1901c <ftello64@plt+0x7bb8>
   16708:	cmp	r0, #0
   1670c:	popne	{fp, pc}
   16710:	bl	16b80 <ftello64@plt+0x571c>
   16714:	push	{fp, lr}
   16718:	mov	fp, sp
   1671c:	mov	r2, r1
   16720:	mov	r1, r0
   16724:	clz	r0, r2
   16728:	clz	r3, r1
   1672c:	lsr	r0, r0, #5
   16730:	lsr	r3, r3, #5
   16734:	orrs	r0, r3, r0
   16738:	movwne	r1, #1
   1673c:	movwne	r2, #1
   16740:	mov	r0, #0
   16744:	bl	1901c <ftello64@plt+0x7bb8>
   16748:	cmp	r0, #0
   1674c:	popne	{fp, pc}
   16750:	bl	16b80 <ftello64@plt+0x571c>
   16754:	push	{r4, r5, r6, sl, fp, lr}
   16758:	add	fp, sp, #16
   1675c:	ldr	r5, [r1]
   16760:	mov	r4, r1
   16764:	mov	r6, r0
   16768:	cmp	r0, #0
   1676c:	beq	16784 <ftello64@plt+0x5320>
   16770:	mov	r0, #1
   16774:	add	r0, r0, r5, lsr #1
   16778:	adds	r5, r5, r0
   1677c:	bcc	1678c <ftello64@plt+0x5328>
   16780:	b	167c8 <ftello64@plt+0x5364>
   16784:	cmp	r5, #0
   16788:	movweq	r5, #64	; 0x40
   1678c:	mov	r0, r6
   16790:	mov	r1, r5
   16794:	mov	r2, #1
   16798:	bl	1901c <ftello64@plt+0x7bb8>
   1679c:	cmp	r5, #0
   167a0:	mov	r1, r5
   167a4:	movwne	r1, #1
   167a8:	cmp	r0, #0
   167ac:	bne	167c0 <ftello64@plt+0x535c>
   167b0:	clz	r2, r6
   167b4:	lsr	r2, r2, #5
   167b8:	orrs	r1, r2, r1
   167bc:	bne	167c8 <ftello64@plt+0x5364>
   167c0:	str	r5, [r4]
   167c4:	pop	{r4, r5, r6, sl, fp, pc}
   167c8:	bl	16b80 <ftello64@plt+0x571c>
   167cc:	push	{r4, r5, r6, r7, fp, lr}
   167d0:	add	fp, sp, #16
   167d4:	ldr	r5, [r1]
   167d8:	mov	r6, r2
   167dc:	mov	r4, r1
   167e0:	mov	r7, r0
   167e4:	cmp	r0, #0
   167e8:	beq	16800 <ftello64@plt+0x539c>
   167ec:	mov	r0, #1
   167f0:	add	r0, r0, r5, lsr #1
   167f4:	adds	r5, r5, r0
   167f8:	bcc	16818 <ftello64@plt+0x53b4>
   167fc:	b	1684c <ftello64@plt+0x53e8>
   16800:	cmp	r5, #0
   16804:	bne	16818 <ftello64@plt+0x53b4>
   16808:	mov	r0, #64	; 0x40
   1680c:	cmp	r6, #64	; 0x40
   16810:	udiv	r5, r0, r6
   16814:	addhi	r5, r5, #1
   16818:	mov	r0, r7
   1681c:	mov	r1, r5
   16820:	mov	r2, r6
   16824:	bl	1901c <ftello64@plt+0x7bb8>
   16828:	cmp	r0, #0
   1682c:	bne	16844 <ftello64@plt+0x53e0>
   16830:	cmp	r7, #0
   16834:	beq	1684c <ftello64@plt+0x53e8>
   16838:	cmp	r6, #0
   1683c:	cmpne	r5, #0
   16840:	bne	1684c <ftello64@plt+0x53e8>
   16844:	str	r5, [r4]
   16848:	pop	{r4, r5, r6, r7, fp, pc}
   1684c:	bl	16b80 <ftello64@plt+0x571c>
   16850:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16854:	add	fp, sp, #24
   16858:	mov	r8, r1
   1685c:	ldr	r1, [r1]
   16860:	mov	r5, r0
   16864:	add	r0, r1, r1, asr #1
   16868:	cmp	r0, r1
   1686c:	mvnvs	r0, #-2147483648	; 0x80000000
   16870:	cmp	r0, r3
   16874:	mov	r7, r0
   16878:	movgt	r7, r3
   1687c:	cmn	r3, #1
   16880:	movle	r7, r0
   16884:	ldr	r0, [fp, #8]
   16888:	cmn	r0, #1
   1688c:	ble	168b4 <ftello64@plt+0x5450>
   16890:	cmp	r0, #0
   16894:	beq	16908 <ftello64@plt+0x54a4>
   16898:	cmn	r7, #1
   1689c:	ble	168dc <ftello64@plt+0x5478>
   168a0:	mvn	r4, #-2147483648	; 0x80000000
   168a4:	udiv	r6, r4, r0
   168a8:	cmp	r6, r7
   168ac:	bge	16908 <ftello64@plt+0x54a4>
   168b0:	b	16918 <ftello64@plt+0x54b4>
   168b4:	cmn	r7, #1
   168b8:	ble	168f8 <ftello64@plt+0x5494>
   168bc:	cmn	r0, #1
   168c0:	beq	16908 <ftello64@plt+0x54a4>
   168c4:	mov	r6, #-2147483648	; 0x80000000
   168c8:	mvn	r4, #-2147483648	; 0x80000000
   168cc:	sdiv	r6, r6, r0
   168d0:	cmp	r6, r7
   168d4:	bge	16908 <ftello64@plt+0x54a4>
   168d8:	b	16918 <ftello64@plt+0x54b4>
   168dc:	beq	16908 <ftello64@plt+0x54a4>
   168e0:	mov	r6, #-2147483648	; 0x80000000
   168e4:	mvn	r4, #-2147483648	; 0x80000000
   168e8:	sdiv	r6, r6, r7
   168ec:	cmp	r6, r0
   168f0:	bge	16908 <ftello64@plt+0x54a4>
   168f4:	b	16918 <ftello64@plt+0x54b4>
   168f8:	mvn	r4, #-2147483648	; 0x80000000
   168fc:	sdiv	r6, r4, r0
   16900:	cmp	r7, r6
   16904:	blt	16918 <ftello64@plt+0x54b4>
   16908:	mul	r6, r7, r0
   1690c:	mov	r4, #64	; 0x40
   16910:	cmp	r6, #63	; 0x3f
   16914:	bgt	16920 <ftello64@plt+0x54bc>
   16918:	sdiv	r7, r4, r0
   1691c:	mul	r6, r7, r0
   16920:	cmp	r5, #0
   16924:	moveq	r4, #0
   16928:	streq	r4, [r8]
   1692c:	sub	r4, r7, r1
   16930:	cmp	r4, r2
   16934:	bge	169e0 <ftello64@plt+0x557c>
   16938:	add	r7, r1, r2
   1693c:	mov	r6, #0
   16940:	mov	r2, #0
   16944:	cmp	r7, r3
   16948:	movwgt	r6, #1
   1694c:	cmn	r3, #1
   16950:	movwgt	r2, #1
   16954:	cmp	r7, r1
   16958:	bvs	16a14 <ftello64@plt+0x55b0>
   1695c:	ands	r1, r2, r6
   16960:	bne	16a14 <ftello64@plt+0x55b0>
   16964:	cmn	r0, #1
   16968:	ble	16990 <ftello64@plt+0x552c>
   1696c:	cmp	r0, #0
   16970:	beq	169dc <ftello64@plt+0x5578>
   16974:	cmn	r7, #1
   16978:	ble	169b4 <ftello64@plt+0x5550>
   1697c:	mvn	r1, #-2147483648	; 0x80000000
   16980:	udiv	r1, r1, r0
   16984:	cmp	r1, r7
   16988:	bge	169dc <ftello64@plt+0x5578>
   1698c:	b	16a14 <ftello64@plt+0x55b0>
   16990:	cmn	r7, #1
   16994:	ble	169cc <ftello64@plt+0x5568>
   16998:	cmn	r0, #1
   1699c:	beq	169dc <ftello64@plt+0x5578>
   169a0:	mov	r1, #-2147483648	; 0x80000000
   169a4:	sdiv	r1, r1, r0
   169a8:	cmp	r1, r7
   169ac:	bge	169dc <ftello64@plt+0x5578>
   169b0:	b	16a14 <ftello64@plt+0x55b0>
   169b4:	beq	169dc <ftello64@plt+0x5578>
   169b8:	mov	r1, #-2147483648	; 0x80000000
   169bc:	sdiv	r1, r1, r7
   169c0:	cmp	r1, r0
   169c4:	bge	169dc <ftello64@plt+0x5578>
   169c8:	b	16a14 <ftello64@plt+0x55b0>
   169cc:	mvn	r1, #-2147483648	; 0x80000000
   169d0:	sdiv	r1, r1, r0
   169d4:	cmp	r7, r1
   169d8:	blt	16a14 <ftello64@plt+0x55b0>
   169dc:	mul	r6, r7, r0
   169e0:	mov	r0, r5
   169e4:	mov	r1, r6
   169e8:	bl	179f8 <ftello64@plt+0x6594>
   169ec:	cmp	r6, #0
   169f0:	movwne	r6, #1
   169f4:	cmp	r0, #0
   169f8:	bne	16a0c <ftello64@plt+0x55a8>
   169fc:	clz	r1, r5
   16a00:	lsr	r1, r1, #5
   16a04:	orrs	r1, r1, r6
   16a08:	bne	16a14 <ftello64@plt+0x55b0>
   16a0c:	str	r7, [r8]
   16a10:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16a14:	bl	16b80 <ftello64@plt+0x571c>
   16a18:	push	{fp, lr}
   16a1c:	mov	fp, sp
   16a20:	mov	r1, #1
   16a24:	bl	17974 <ftello64@plt+0x6510>
   16a28:	cmp	r0, #0
   16a2c:	popne	{fp, pc}
   16a30:	bl	16b80 <ftello64@plt+0x571c>
   16a34:	push	{fp, lr}
   16a38:	mov	fp, sp
   16a3c:	bl	17974 <ftello64@plt+0x6510>
   16a40:	cmp	r0, #0
   16a44:	popne	{fp, pc}
   16a48:	bl	16b80 <ftello64@plt+0x571c>
   16a4c:	push	{fp, lr}
   16a50:	mov	fp, sp
   16a54:	mov	r1, #1
   16a58:	bl	17974 <ftello64@plt+0x6510>
   16a5c:	cmp	r0, #0
   16a60:	popne	{fp, pc}
   16a64:	bl	16b80 <ftello64@plt+0x571c>
   16a68:	push	{fp, lr}
   16a6c:	mov	fp, sp
   16a70:	bl	17974 <ftello64@plt+0x6510>
   16a74:	cmp	r0, #0
   16a78:	popne	{fp, pc}
   16a7c:	bl	16b80 <ftello64@plt+0x571c>
   16a80:	push	{r4, r5, r6, sl, fp, lr}
   16a84:	add	fp, sp, #16
   16a88:	mov	r5, r0
   16a8c:	mov	r0, r1
   16a90:	mov	r4, r1
   16a94:	bl	179c8 <ftello64@plt+0x6564>
   16a98:	cmp	r0, #0
   16a9c:	beq	16ab8 <ftello64@plt+0x5654>
   16aa0:	mov	r1, r5
   16aa4:	mov	r2, r4
   16aa8:	mov	r6, r0
   16aac:	bl	111dc <memcpy@plt>
   16ab0:	mov	r0, r6
   16ab4:	pop	{r4, r5, r6, sl, fp, pc}
   16ab8:	bl	16b80 <ftello64@plt+0x571c>
   16abc:	push	{r4, r5, r6, sl, fp, lr}
   16ac0:	add	fp, sp, #16
   16ac4:	mov	r5, r0
   16ac8:	mov	r0, r1
   16acc:	mov	r4, r1
   16ad0:	bl	179c8 <ftello64@plt+0x6564>
   16ad4:	cmp	r0, #0
   16ad8:	beq	16af4 <ftello64@plt+0x5690>
   16adc:	mov	r1, r5
   16ae0:	mov	r2, r4
   16ae4:	mov	r6, r0
   16ae8:	bl	111dc <memcpy@plt>
   16aec:	mov	r0, r6
   16af0:	pop	{r4, r5, r6, sl, fp, pc}
   16af4:	bl	16b80 <ftello64@plt+0x571c>
   16af8:	push	{r4, r5, r6, sl, fp, lr}
   16afc:	add	fp, sp, #16
   16b00:	mov	r5, r0
   16b04:	add	r0, r1, #1
   16b08:	mov	r4, r1
   16b0c:	bl	179c8 <ftello64@plt+0x6564>
   16b10:	cmp	r0, #0
   16b14:	beq	16b3c <ftello64@plt+0x56d8>
   16b18:	mov	r6, r0
   16b1c:	mov	r0, #0
   16b20:	mov	r1, r5
   16b24:	mov	r2, r4
   16b28:	strb	r0, [r6, r4]
   16b2c:	mov	r0, r6
   16b30:	bl	111dc <memcpy@plt>
   16b34:	mov	r0, r6
   16b38:	pop	{r4, r5, r6, sl, fp, pc}
   16b3c:	bl	16b80 <ftello64@plt+0x571c>
   16b40:	push	{r4, r5, r6, sl, fp, lr}
   16b44:	add	fp, sp, #16
   16b48:	mov	r4, r0
   16b4c:	bl	11338 <strlen@plt>
   16b50:	add	r5, r0, #1
   16b54:	mov	r0, r5
   16b58:	bl	179c8 <ftello64@plt+0x6564>
   16b5c:	cmp	r0, #0
   16b60:	beq	16b7c <ftello64@plt+0x5718>
   16b64:	mov	r1, r4
   16b68:	mov	r2, r5
   16b6c:	mov	r6, r0
   16b70:	bl	111dc <memcpy@plt>
   16b74:	mov	r0, r6
   16b78:	pop	{r4, r5, r6, sl, fp, pc}
   16b7c:	bl	16b80 <ftello64@plt+0x571c>
   16b80:	push	{fp, lr}
   16b84:	mov	fp, sp
   16b88:	movw	r0, #45348	; 0xb124
   16b8c:	movw	r1, #41133	; 0xa0ad
   16b90:	mov	r2, #5
   16b94:	movt	r0, #2
   16b98:	movt	r1, #1
   16b9c:	ldr	r4, [r0]
   16ba0:	mov	r0, #0
   16ba4:	bl	11224 <dcgettext@plt>
   16ba8:	movw	r2, #39058	; 0x9892
   16bac:	mov	r3, r0
   16bb0:	mov	r0, r4
   16bb4:	mov	r1, #0
   16bb8:	movt	r2, #1
   16bbc:	bl	112c0 <error@plt>
   16bc0:	bl	11440 <abort@plt>
   16bc4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16bc8:	add	fp, sp, #24
   16bcc:	sub	sp, sp, #16
   16bd0:	mov	r8, r0
   16bd4:	ldr	r0, [fp, #16]
   16bd8:	mov	r5, r3
   16bdc:	mov	r6, r2
   16be0:	mov	r2, r1
   16be4:	add	r3, sp, #8
   16be8:	mov	r1, #0
   16bec:	str	r0, [sp]
   16bf0:	mov	r0, r8
   16bf4:	bl	16cc0 <ftello64@plt+0x585c>
   16bf8:	cmp	r0, #0
   16bfc:	bne	16c88 <ftello64@plt+0x5824>
   16c00:	ldr	r4, [sp, #8]
   16c04:	ldr	r7, [sp, #12]
   16c08:	subs	r0, r4, r6
   16c0c:	sbcs	r0, r7, r5
   16c10:	bcc	16c34 <ftello64@plt+0x57d0>
   16c14:	ldr	r1, [fp, #8]
   16c18:	ldr	r0, [fp, #12]
   16c1c:	subs	r1, r1, r4
   16c20:	sbcs	r0, r0, r7
   16c24:	movcs	r0, r4
   16c28:	movcs	r1, r7
   16c2c:	subcs	sp, fp, #24
   16c30:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   16c34:	bl	11350 <__errno_location@plt>
   16c38:	subs	r1, r4, #1073741824	; 0x40000000
   16c3c:	sbcs	r1, r7, #0
   16c40:	movcc	r1, #34	; 0x22
   16c44:	movcs	r1, #75	; 0x4b
   16c48:	str	r1, [r0]
   16c4c:	ldr	r6, [r0]
   16c50:	ldr	r4, [fp, #24]
   16c54:	ldr	r5, [fp, #20]
   16c58:	mov	r0, r8
   16c5c:	bl	14d48 <ftello64@plt+0x38e4>
   16c60:	subs	r1, r6, #22
   16c64:	movw	r2, #39054	; 0x988e
   16c68:	str	r0, [sp]
   16c6c:	mov	r3, r5
   16c70:	movne	r1, r6
   16c74:	cmp	r4, #0
   16c78:	movt	r2, #1
   16c7c:	movweq	r4, #1
   16c80:	mov	r0, r4
   16c84:	bl	112c0 <error@plt>
   16c88:	cmp	r0, #1
   16c8c:	beq	16ca4 <ftello64@plt+0x5840>
   16c90:	cmp	r0, #3
   16c94:	bne	16cb0 <ftello64@plt+0x584c>
   16c98:	bl	11350 <__errno_location@plt>
   16c9c:	mov	r1, #0
   16ca0:	b	16c48 <ftello64@plt+0x57e4>
   16ca4:	bl	11350 <__errno_location@plt>
   16ca8:	mov	r1, #75	; 0x4b
   16cac:	b	16c48 <ftello64@plt+0x57e4>
   16cb0:	bl	11350 <__errno_location@plt>
   16cb4:	b	16c4c <ftello64@plt+0x57e8>
   16cb8:	mov	r1, #10
   16cbc:	b	16bc4 <ftello64@plt+0x5760>
   16cc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16cc4:	add	fp, sp, #28
   16cc8:	sub	sp, sp, #44	; 0x2c
   16ccc:	cmp	r2, #37	; 0x25
   16cd0:	bcs	17954 <ftello64@plt+0x64f0>
   16cd4:	ldr	sl, [fp, #8]
   16cd8:	mov	r6, r2
   16cdc:	mov	r7, r1
   16ce0:	mov	r4, r0
   16ce4:	str	r3, [sp, #36]	; 0x24
   16ce8:	bl	11350 <__errno_location@plt>
   16cec:	mov	r5, r0
   16cf0:	mov	r0, #0
   16cf4:	str	r0, [r5]
   16cf8:	bl	11320 <__ctype_b_loc@plt>
   16cfc:	ldr	r1, [r0]
   16d00:	mov	r2, r4
   16d04:	ldrb	r0, [r2], #1
   16d08:	add	r3, r1, r0, lsl #1
   16d0c:	ldrb	r3, [r3, #1]
   16d10:	tst	r3, #32
   16d14:	bne	16d04 <ftello64@plt+0x58a0>
   16d18:	sub	r9, fp, #32
   16d1c:	cmp	r7, #0
   16d20:	mov	r8, #4
   16d24:	movne	r9, r7
   16d28:	cmp	r0, #45	; 0x2d
   16d2c:	beq	170ec <ftello64@plt+0x5c88>
   16d30:	mov	r0, r4
   16d34:	mov	r1, r9
   16d38:	mov	r2, r6
   16d3c:	mov	r3, #0
   16d40:	bl	111e8 <__strtoull_internal@plt>
   16d44:	mov	r7, r1
   16d48:	ldr	r1, [r9]
   16d4c:	cmp	r1, r4
   16d50:	beq	16d88 <ftello64@plt+0x5924>
   16d54:	mov	r6, r0
   16d58:	ldr	r0, [r5]
   16d5c:	cmp	r0, #0
   16d60:	beq	170a4 <ftello64@plt+0x5c40>
   16d64:	cmp	r0, #34	; 0x22
   16d68:	bne	170ec <ftello64@plt+0x5c88>
   16d6c:	mov	r8, #1
   16d70:	cmp	sl, #0
   16d74:	beq	17940 <ftello64@plt+0x64dc>
   16d78:	ldrb	r4, [r1]
   16d7c:	cmp	r4, #0
   16d80:	bne	16dcc <ftello64@plt+0x5968>
   16d84:	b	17940 <ftello64@plt+0x64dc>
   16d88:	cmp	sl, #0
   16d8c:	beq	170ec <ftello64@plt+0x5c88>
   16d90:	mov	r5, r1
   16d94:	ldrb	r1, [r4]
   16d98:	cmp	r1, #0
   16d9c:	beq	170ec <ftello64@plt+0x5c88>
   16da0:	mov	r0, sl
   16da4:	bl	11344 <strchr@plt>
   16da8:	cmp	r0, #0
   16dac:	beq	170ec <ftello64@plt+0x5c88>
   16db0:	mov	r1, r5
   16db4:	mov	r8, #0
   16db8:	mov	r6, #1
   16dbc:	mov	r7, #0
   16dc0:	ldrb	r4, [r1]
   16dc4:	cmp	r4, #0
   16dc8:	beq	17940 <ftello64@plt+0x64dc>
   16dcc:	str	r1, [sp, #32]
   16dd0:	mov	r0, sl
   16dd4:	mov	r1, r4
   16dd8:	bl	11344 <strchr@plt>
   16ddc:	cmp	r0, #0
   16de0:	beq	170e0 <ftello64@plt+0x5c7c>
   16de4:	sub	r0, r4, #69	; 0x45
   16de8:	mov	r1, #1
   16dec:	mov	r3, #0
   16df0:	mov	r5, #1024	; 0x400
   16df4:	cmp	r0, #47	; 0x2f
   16df8:	str	r1, [sp, #28]
   16dfc:	bhi	16f00 <ftello64@plt+0x5a9c>
   16e00:	add	r1, pc, #0
   16e04:	ldr	pc, [r1, r0, lsl #2]
   16e08:	andeq	r6, r1, r8, asr #29
   16e0c:	andeq	r6, r1, r0, lsl #30
   16e10:	andeq	r6, r1, r8, asr #29
   16e14:	andeq	r6, r1, r0, lsl #30
   16e18:	andeq	r6, r1, r0, lsl #30
   16e1c:	andeq	r6, r1, r0, lsl #30
   16e20:	andeq	r6, r1, r8, asr #29
   16e24:	andeq	r6, r1, r0, lsl #30
   16e28:	andeq	r6, r1, r8, asr #29
   16e2c:	andeq	r6, r1, r0, lsl #30
   16e30:	andeq	r6, r1, r0, lsl #30
   16e34:	andeq	r6, r1, r8, asr #29
   16e38:	andeq	r6, r1, r0, lsl #30
   16e3c:	andeq	r6, r1, r0, lsl #30
   16e40:	andeq	r6, r1, r0, lsl #30
   16e44:	andeq	r6, r1, r8, asr #29
   16e48:	andeq	r6, r1, r0, lsl #30
   16e4c:	andeq	r6, r1, r0, lsl #30
   16e50:	andeq	r6, r1, r0, lsl #30
   16e54:	andeq	r6, r1, r0, lsl #30
   16e58:	andeq	r6, r1, r8, asr #29
   16e5c:	andeq	r6, r1, r8, asr #29
   16e60:	andeq	r6, r1, r0, lsl #30
   16e64:	andeq	r6, r1, r0, lsl #30
   16e68:	andeq	r6, r1, r0, lsl #30
   16e6c:	andeq	r6, r1, r0, lsl #30
   16e70:	andeq	r6, r1, r0, lsl #30
   16e74:	andeq	r6, r1, r0, lsl #30
   16e78:	andeq	r6, r1, r0, lsl #30
   16e7c:	andeq	r6, r1, r0, lsl #30
   16e80:	andeq	r6, r1, r0, lsl #30
   16e84:	andeq	r6, r1, r0, lsl #30
   16e88:	andeq	r6, r1, r0, lsl #30
   16e8c:	andeq	r6, r1, r0, lsl #30
   16e90:	andeq	r6, r1, r8, asr #29
   16e94:	andeq	r6, r1, r0, lsl #30
   16e98:	andeq	r6, r1, r0, lsl #30
   16e9c:	andeq	r6, r1, r0, lsl #30
   16ea0:	andeq	r6, r1, r8, asr #29
   16ea4:	andeq	r6, r1, r0, lsl #30
   16ea8:	andeq	r6, r1, r8, asr #29
   16eac:	andeq	r6, r1, r0, lsl #30
   16eb0:	andeq	r6, r1, r0, lsl #30
   16eb4:	andeq	r6, r1, r0, lsl #30
   16eb8:	andeq	r6, r1, r0, lsl #30
   16ebc:	andeq	r6, r1, r0, lsl #30
   16ec0:	andeq	r6, r1, r0, lsl #30
   16ec4:	andeq	r6, r1, r8, asr #29
   16ec8:	mov	r0, sl
   16ecc:	mov	r1, #48	; 0x30
   16ed0:	bl	11344 <strchr@plt>
   16ed4:	cmp	r0, #0
   16ed8:	beq	16efc <ftello64@plt+0x5a98>
   16edc:	ldr	r1, [sp, #32]
   16ee0:	ldrb	r0, [r1, #1]
   16ee4:	cmp	r0, #66	; 0x42
   16ee8:	cmpne	r0, #68	; 0x44
   16eec:	bne	170b4 <ftello64@plt+0x5c50>
   16ef0:	mov	r5, #1000	; 0x3e8
   16ef4:	mov	r0, #2
   16ef8:	str	r0, [sp, #28]
   16efc:	mov	r3, #0
   16f00:	sub	r0, r4, #66	; 0x42
   16f04:	cmp	r0, #53	; 0x35
   16f08:	bhi	170e0 <ftello64@plt+0x5c7c>
   16f0c:	add	r1, pc, #0
   16f10:	ldr	pc, [r1, r0, lsl #2]
   16f14:	andeq	r7, r1, r0, asr r4
   16f18:	andeq	r7, r1, r0, ror #1
   16f1c:	andeq	r7, r1, r0, ror #1
   16f20:	andeq	r7, r1, r8, ror r4
   16f24:	andeq	r7, r1, r0, ror #1
   16f28:	andeq	r6, r1, ip, ror #31
   16f2c:	andeq	r7, r1, r0, ror #1
   16f30:	andeq	r7, r1, r0, ror #1
   16f34:	andeq	r7, r1, r0, ror #1
   16f38:	strdeq	r7, [r1], -r8
   16f3c:	andeq	r7, r1, r0, ror #1
   16f40:	andeq	r7, r1, r0, asr #2
   16f44:	andeq	r7, r1, r0, ror #1
   16f48:	andeq	r7, r1, r0, ror #1
   16f4c:	andeq	r7, r1, ip, asr #11
   16f50:	andeq	r7, r1, r0, ror #1
   16f54:	andeq	r7, r1, r0, ror #1
   16f58:	andeq	r7, r1, r0, ror #1
   16f5c:	andeq	r7, r1, ip, asr #3
   16f60:	andeq	r7, r1, r0, ror #1
   16f64:	andeq	r7, r1, r0, ror #1
   16f68:	andeq	r7, r1, r0, ror #1
   16f6c:	andeq	r7, r1, r0, ror #1
   16f70:	strdeq	r7, [r1], -r4
   16f74:			; <UNDEFINED> instruction: 0x000172b4
   16f78:	andeq	r7, r1, r0, ror #1
   16f7c:	andeq	r7, r1, r0, ror #1
   16f80:	andeq	r7, r1, r0, ror #1
   16f84:	andeq	r7, r1, r0, ror #1
   16f88:	andeq	r7, r1, r0, ror #1
   16f8c:	andeq	r7, r1, r0, ror #1
   16f90:	andeq	r7, r1, r0, ror #1
   16f94:	andeq	r7, r1, r8, asr #17
   16f98:	andeq	r7, r1, r0, lsr #18
   16f9c:	andeq	r7, r1, r0, ror #1
   16fa0:	andeq	r7, r1, r0, ror #1
   16fa4:	andeq	r7, r1, r0, ror #1
   16fa8:	andeq	r6, r1, ip, ror #31
   16fac:	andeq	r7, r1, r0, ror #1
   16fb0:	andeq	r7, r1, r0, ror #1
   16fb4:	andeq	r7, r1, r0, ror #1
   16fb8:	strdeq	r7, [r1], -r8
   16fbc:	andeq	r7, r1, r0, ror #1
   16fc0:	andeq	r7, r1, r0, asr #2
   16fc4:	andeq	r7, r1, r0, ror #1
   16fc8:	andeq	r7, r1, r0, ror #1
   16fcc:	andeq	r7, r1, r0, ror #1
   16fd0:	andeq	r7, r1, r0, ror #1
   16fd4:	andeq	r7, r1, r0, ror #1
   16fd8:	andeq	r7, r1, r0, ror #1
   16fdc:	andeq	r7, r1, ip, asr #3
   16fe0:	andeq	r7, r1, r0, ror #1
   16fe4:	andeq	r7, r1, r0, ror #1
   16fe8:	strdeq	r7, [r1], -ip
   16fec:	mvn	r0, #0
   16ff0:	mvn	r1, #0
   16ff4:	mov	r2, r5
   16ff8:	mov	sl, r3
   16ffc:	bl	1934c <ftello64@plt+0x7ee8>
   17000:	subs	r3, r0, r6
   17004:	mov	lr, #0
   17008:	umull	r4, r2, r6, r5
   1700c:	str	r1, [sp, #20]
   17010:	sbcs	r3, r1, r7
   17014:	mla	ip, r6, sl, r2
   17018:	mov	r2, r1
   1701c:	movwcc	lr, #1
   17020:	mla	r7, r7, r5, ip
   17024:	mov	r2, #0
   17028:	cmp	lr, #0
   1702c:	mvnne	r4, #0
   17030:	mvnne	r7, #0
   17034:	subs	r6, r0, r4
   17038:	sbcs	r6, r1, r7
   1703c:	movwcc	r2, #1
   17040:	umull	r3, r6, r4, r5
   17044:	cmp	r2, #0
   17048:	str	r6, [sp, #16]
   1704c:	mvnne	r3, #0
   17050:	cmp	r2, #0
   17054:	umull	r6, ip, r3, r5
   17058:	mla	r1, r3, sl, ip
   1705c:	ldr	ip, [sp, #16]
   17060:	str	r1, [sp, #12]
   17064:	mla	r4, r4, sl, ip
   17068:	mla	r4, r7, r5, r4
   1706c:	ldr	r7, [sp, #12]
   17070:	mvnne	r4, #0
   17074:	subs	r0, r0, r3
   17078:	ldr	r0, [sp, #20]
   1707c:	mla	r7, r4, r5, r7
   17080:	sbcs	r0, r0, r4
   17084:	mov	r0, #0
   17088:	movwcc	r0, #1
   1708c:	cmp	r0, #0
   17090:	mov	r1, r0
   17094:	orr	r0, lr, r2
   17098:	mvnne	r7, #0
   1709c:	mvnne	r6, #0
   170a0:	b	176ec <ftello64@plt+0x6288>
   170a4:	mov	r8, r0
   170a8:	cmp	sl, #0
   170ac:	bne	16d78 <ftello64@plt+0x5914>
   170b0:	b	17940 <ftello64@plt+0x64dc>
   170b4:	cmp	r0, #105	; 0x69
   170b8:	mov	r3, #0
   170bc:	bne	16f00 <ftello64@plt+0x5a9c>
   170c0:	ldrb	r0, [r1, #2]
   170c4:	mov	r1, #1
   170c8:	cmp	r0, #66	; 0x42
   170cc:	movweq	r1, #3
   170d0:	str	r1, [sp, #28]
   170d4:	sub	r0, r4, #66	; 0x42
   170d8:	cmp	r0, #53	; 0x35
   170dc:	bls	16f0c <ftello64@plt+0x5aa8>
   170e0:	ldr	r0, [sp, #36]	; 0x24
   170e4:	orr	r8, r8, #2
   170e8:	strd	r6, [r0]
   170ec:	mov	r0, r8
   170f0:	sub	sp, fp, #28
   170f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   170f8:	mvn	r0, #0
   170fc:	mvn	r1, #0
   17100:	mov	r2, r5
   17104:	mov	r4, r3
   17108:	bl	1934c <ftello64@plt+0x7ee8>
   1710c:	subs	r0, r0, r6
   17110:	mov	r2, #0
   17114:	sbcs	r0, r1, r7
   17118:	movwcc	r2, #1
   1711c:	umull	r0, r1, r6, r5
   17120:	mla	r1, r6, r4, r1
   17124:	cmp	r2, #0
   17128:	mov	r3, r2
   1712c:	mla	r7, r7, r5, r1
   17130:	mvnne	r0, #0
   17134:	mvnne	r7, #0
   17138:	mov	r6, r0
   1713c:	b	17920 <ftello64@plt+0x64bc>
   17140:	mvn	r0, #0
   17144:	mvn	r1, #0
   17148:	mov	r2, r5
   1714c:	str	r3, [sp, #24]
   17150:	bl	1934c <ftello64@plt+0x7ee8>
   17154:	subs	r3, r0, r6
   17158:	mov	ip, r0
   1715c:	umull	r4, r0, r6, r5
   17160:	mov	sl, #0
   17164:	sbcs	r3, r1, r7
   17168:	str	r0, [sp, #20]
   1716c:	ldr	r0, [sp, #24]
   17170:	mov	r3, #0
   17174:	movwcc	r3, #1
   17178:	cmp	r3, #0
   1717c:	mvnne	r4, #0
   17180:	cmp	r3, #0
   17184:	umull	lr, r2, r4, r5
   17188:	mla	r2, r4, r0, r2
   1718c:	str	r2, [sp, #16]
   17190:	ldr	r2, [sp, #20]
   17194:	mla	r6, r6, r0, r2
   17198:	ldr	r0, [sp, #16]
   1719c:	mla	r6, r7, r5, r6
   171a0:	mvnne	r6, #0
   171a4:	mla	r7, r6, r5, r0
   171a8:	subs	r0, ip, r4
   171ac:	sbcs	r0, r1, r6
   171b0:	movwcc	sl, #1
   171b4:	cmp	sl, #0
   171b8:	orr	r3, r3, sl
   171bc:	mvnne	lr, #0
   171c0:	mvnne	r7, #0
   171c4:	mov	r6, lr
   171c8:	b	17920 <ftello64@plt+0x64bc>
   171cc:	mvn	r0, #0
   171d0:	mvn	r1, #0
   171d4:	mov	r2, r5
   171d8:	mov	sl, r3
   171dc:	bl	1934c <ftello64@plt+0x7ee8>
   171e0:	subs	r3, r0, r6
   171e4:	mov	ip, r1
   171e8:	umull	r2, lr, r6, r5
   171ec:	str	r0, [sp, #20]
   171f0:	sbcs	r3, r1, r7
   171f4:	mov	r1, #0
   171f8:	mla	r6, r6, sl, lr
   171fc:	mov	lr, #0
   17200:	str	ip, [sp, #16]
   17204:	movwcc	r1, #1
   17208:	mla	r7, r7, r5, r6
   1720c:	cmp	r1, #0
   17210:	mvnne	r2, #0
   17214:	cmp	r1, #0
   17218:	umull	r3, r4, r2, r5
   1721c:	mvnne	r7, #0
   17220:	mla	r4, r2, sl, r4
   17224:	subs	r2, r0, r2
   17228:	sbcs	r2, ip, r7
   1722c:	mla	r4, r7, r5, r4
   17230:	movwcc	lr, #1
   17234:	mov	r2, #0
   17238:	cmp	lr, #0
   1723c:	mvnne	r3, #0
   17240:	mvnne	r4, #0
   17244:	subs	r7, r0, r3
   17248:	mov	r0, r5
   1724c:	sbcs	r7, ip, r4
   17250:	movwcc	r2, #1
   17254:	umull	r5, r7, r3, r5
   17258:	cmp	r2, #0
   1725c:	mla	r3, r3, sl, r7
   17260:	mvnne	r5, #0
   17264:	mla	r3, r4, r0, r3
   17268:	cmp	r2, #0
   1726c:	umull	r6, ip, r5, r0
   17270:	mvnne	r3, #0
   17274:	mla	ip, r5, sl, ip
   17278:	mla	r7, r3, r0, ip
   1727c:	ldr	r0, [sp, #20]
   17280:	subs	r0, r0, r5
   17284:	ldr	r0, [sp, #16]
   17288:	sbcs	r0, r0, r3
   1728c:	mov	r0, #0
   17290:	movwcc	r0, #1
   17294:	cmp	r0, #0
   17298:	mov	r3, r0
   1729c:	orr	r0, r1, lr
   172a0:	orr	r0, r0, r2
   172a4:	mvnne	r7, #0
   172a8:	mvnne	r6, #0
   172ac:	orr	r3, r0, r3
   172b0:	b	17920 <ftello64@plt+0x64bc>
   172b4:	mvn	r0, #0
   172b8:	mvn	r1, #0
   172bc:	mov	r2, r5
   172c0:	mov	r4, r3
   172c4:	str	r3, [sp, #24]
   172c8:	bl	1934c <ftello64@plt+0x7ee8>
   172cc:	umull	r3, r2, r6, r5
   172d0:	mla	r2, r6, r4, r2
   172d4:	subs	r6, r0, r6
   172d8:	sbcs	r6, r1, r7
   172dc:	mla	r2, r7, r5, r2
   172e0:	mov	r7, #0
   172e4:	mov	r6, #0
   172e8:	movwcc	r6, #1
   172ec:	cmp	r6, #0
   172f0:	str	r6, [sp, #20]
   172f4:	mvnne	r3, #0
   172f8:	mvnne	r2, #0
   172fc:	subs	r4, r0, r3
   17300:	umull	r6, ip, r3, r5
   17304:	sbcs	r4, r1, r2
   17308:	ldr	r4, [sp, #24]
   1730c:	movwcc	r7, #1
   17310:	cmp	r7, #0
   17314:	mov	lr, r7
   17318:	str	r7, [sp, #16]
   1731c:	mvnne	r6, #0
   17320:	cmp	lr, #0
   17324:	mov	lr, #0
   17328:	umull	sl, r7, r6, r5
   1732c:	mla	r3, r3, r4, ip
   17330:	mla	r7, r6, r4, r7
   17334:	mov	r4, r0
   17338:	mla	r2, r2, r5, r3
   1733c:	mvnne	r2, #0
   17340:	subs	r3, r0, r6
   17344:	mov	r0, #0
   17348:	mla	r7, r2, r5, r7
   1734c:	sbcs	r2, r1, r2
   17350:	mov	r3, r4
   17354:	movwcc	r0, #1
   17358:	str	r3, [sp, #4]
   1735c:	cmp	r0, #0
   17360:	str	r0, [sp, #12]
   17364:	mov	r0, r1
   17368:	mvnne	sl, #0
   1736c:	mvnne	r7, #0
   17370:	str	r0, [sp, #8]
   17374:	subs	r2, r4, sl
   17378:	ldr	r4, [sp, #24]
   1737c:	sbcs	r2, r1, r7
   17380:	movwcc	lr, #1
   17384:	umull	r6, r2, sl, r5
   17388:	cmp	lr, #0
   1738c:	mvnne	r6, #0
   17390:	mla	r2, sl, r4, r2
   17394:	cmp	lr, #0
   17398:	umull	r1, ip, r6, r5
   1739c:	mla	r2, r7, r5, r2
   173a0:	mla	ip, r6, r4, ip
   173a4:	mvnne	r2, #0
   173a8:	subs	r6, r3, r6
   173ac:	mla	r7, r2, r5, ip
   173b0:	sbcs	r2, r0, r2
   173b4:	mov	ip, #0
   173b8:	movwcc	ip, #1
   173bc:	mov	r2, #0
   173c0:	cmp	ip, #0
   173c4:	mvnne	r1, #0
   173c8:	mvnne	r7, #0
   173cc:	subs	r6, r3, r1
   173d0:	ldr	r3, [sp, #24]
   173d4:	sbcs	r6, r0, r7
   173d8:	umull	r0, sl, r1, r5
   173dc:	movwcc	r2, #1
   173e0:	cmp	r2, #0
   173e4:	mvnne	r0, #0
   173e8:	mla	r1, r1, r3, sl
   173ec:	cmp	r2, #0
   173f0:	umull	r6, r4, r0, r5
   173f4:	mla	r1, r7, r5, r1
   173f8:	mla	r4, r0, r3, r4
   173fc:	ldr	r3, [sp, #4]
   17400:	mvnne	r1, #0
   17404:	mla	r7, r1, r5, r4
   17408:	ldr	r5, [sp, #16]
   1740c:	subs	r0, r3, r0
   17410:	ldr	r0, [sp, #8]
   17414:	sbcs	r0, r0, r1
   17418:	mov	r0, #0
   1741c:	movwcc	r0, #1
   17420:	cmp	r0, #0
   17424:	mov	r1, r0
   17428:	ldr	r0, [sp, #20]
   1742c:	mvnne	r7, #0
   17430:	mvnne	r6, #0
   17434:	orr	r0, r0, r5
   17438:	ldr	r5, [sp, #12]
   1743c:	orr	r0, r0, r5
   17440:	orr	r0, r0, lr
   17444:	orr	r0, r0, ip
   17448:	orr	r0, r0, r2
   1744c:	b	178bc <ftello64@plt+0x6458>
   17450:	mov	r1, #0
   17454:	lsl	r2, r7, #10
   17458:	lsl	r0, r6, #10
   1745c:	lsr	r3, r7, #22
   17460:	cmp	r1, r7, lsr #22
   17464:	orr	r2, r2, r6, lsr #22
   17468:	mvnne	r0, #0
   1746c:	movwne	r3, #1
   17470:	cmp	r1, r7, lsr #22
   17474:	b	178ec <ftello64@plt+0x6488>
   17478:	mvn	r0, #0
   1747c:	mvn	r1, #0
   17480:	mov	r2, r5
   17484:	mov	sl, r3
   17488:	bl	1934c <ftello64@plt+0x7ee8>
   1748c:	subs	r2, r0, r6
   17490:	mov	ip, r0
   17494:	mov	r0, #0
   17498:	sbcs	r2, r1, r7
   1749c:	movwcc	r0, #1
   174a0:	umull	r4, r2, r6, r5
   174a4:	cmp	r0, #0
   174a8:	mla	r2, r6, sl, r2
   174ac:	str	r0, [sp, #20]
   174b0:	mvnne	r4, #0
   174b4:	cmp	r0, #0
   174b8:	mla	r2, r7, r5, r2
   174bc:	mov	r0, #0
   174c0:	umull	lr, r3, r4, r5
   174c4:	mvnne	r2, #0
   174c8:	mla	r3, r4, sl, r3
   174cc:	mla	r6, r2, r5, r3
   174d0:	subs	r3, ip, r4
   174d4:	sbcs	r2, r1, r2
   174d8:	mov	r3, r1
   174dc:	movwcc	r0, #1
   174e0:	str	r3, [sp, #8]
   174e4:	cmp	r0, #0
   174e8:	str	r0, [sp, #16]
   174ec:	mov	r0, ip
   174f0:	mvnne	lr, #0
   174f4:	mvnne	r6, #0
   174f8:	str	r0, [sp, #12]
   174fc:	subs	r2, ip, lr
   17500:	umull	r7, r4, lr, r5
   17504:	sbcs	r2, r1, r6
   17508:	mla	r4, lr, sl, r4
   1750c:	mov	r2, #0
   17510:	mla	r6, r6, r5, r4
   17514:	mov	r4, #0
   17518:	movwcc	r2, #1
   1751c:	cmp	r2, #0
   17520:	mvnne	r7, #0
   17524:	cmp	r2, #0
   17528:	umull	r1, ip, r7, r5
   1752c:	mvnne	r6, #0
   17530:	mla	ip, r7, sl, ip
   17534:	subs	r7, r0, r7
   17538:	mla	lr, r6, r5, ip
   1753c:	sbcs	r7, r3, r6
   17540:	mov	ip, #0
   17544:	movwcc	ip, #1
   17548:	cmp	ip, #0
   1754c:	mvnne	r1, #0
   17550:	mvnne	lr, #0
   17554:	subs	r7, r0, r1
   17558:	sbcs	r7, r3, lr
   1755c:	movwcc	r4, #1
   17560:	umull	r0, r7, r1, r5
   17564:	cmp	r4, #0
   17568:	mla	r1, r1, sl, r7
   1756c:	mvnne	r0, #0
   17570:	mla	r1, lr, r5, r1
   17574:	cmp	r4, #0
   17578:	umull	r6, r3, r0, r5
   1757c:	mvnne	r1, #0
   17580:	mla	r3, r0, sl, r3
   17584:	mla	r7, r1, r5, r3
   17588:	ldr	r3, [sp, #12]
   1758c:	subs	r0, r3, r0
   17590:	ldr	r3, [sp, #16]
   17594:	ldr	r0, [sp, #8]
   17598:	sbcs	r0, r0, r1
   1759c:	mov	r0, #0
   175a0:	movwcc	r0, #1
   175a4:	cmp	r0, #0
   175a8:	mov	r1, r0
   175ac:	ldr	r0, [sp, #20]
   175b0:	mvnne	r7, #0
   175b4:	mvnne	r6, #0
   175b8:	orr	r0, r0, r3
   175bc:	orr	r0, r0, r2
   175c0:	orr	r0, r0, ip
   175c4:	orr	r0, r0, r4
   175c8:	b	176ec <ftello64@plt+0x6288>
   175cc:	mvn	r0, #0
   175d0:	mvn	r1, #0
   175d4:	mov	r2, r5
   175d8:	mov	sl, r3
   175dc:	bl	1934c <ftello64@plt+0x7ee8>
   175e0:	umull	r3, r2, r6, r5
   175e4:	mov	lr, r1
   175e8:	mov	r1, r0
   175ec:	mla	r2, r6, sl, r2
   175f0:	subs	r6, r0, r6
   175f4:	mov	r0, #0
   175f8:	sbcs	r6, lr, r7
   175fc:	mla	r2, r7, r5, r2
   17600:	movwcc	r0, #1
   17604:	cmp	r0, #0
   17608:	str	r0, [sp, #20]
   1760c:	mov	r0, r1
   17610:	mvnne	r3, #0
   17614:	mvnne	r2, #0
   17618:	str	r0, [sp, #16]
   1761c:	subs	r4, r1, r3
   17620:	umull	r7, ip, r3, r5
   17624:	sbcs	r4, lr, r2
   17628:	mla	r3, r3, sl, ip
   1762c:	mov	ip, #0
   17630:	mov	r4, #0
   17634:	mla	r2, r2, r5, r3
   17638:	movwcc	r4, #1
   1763c:	cmp	r4, #0
   17640:	mvnne	r7, #0
   17644:	cmp	r4, #0
   17648:	umull	r1, r6, r7, r5
   1764c:	mvnne	r2, #0
   17650:	mla	r6, r7, sl, r6
   17654:	mla	r3, r2, r5, r6
   17658:	subs	r6, r0, r7
   1765c:	sbcs	r2, lr, r2
   17660:	movwcc	ip, #1
   17664:	mov	r2, #0
   17668:	cmp	ip, #0
   1766c:	mvnne	r1, #0
   17670:	mvnne	r3, #0
   17674:	subs	r6, r0, r1
   17678:	sbcs	r6, lr, r3
   1767c:	movwcc	r2, #1
   17680:	umull	r0, r6, r1, r5
   17684:	cmp	r2, #0
   17688:	str	r6, [sp, #12]
   1768c:	mvnne	r0, #0
   17690:	cmp	r2, #0
   17694:	umull	r6, r7, r0, r5
   17698:	mla	r7, r0, sl, r7
   1769c:	str	r7, [sp, #8]
   176a0:	ldr	r7, [sp, #12]
   176a4:	mla	r1, r1, sl, r7
   176a8:	mla	r1, r3, r5, r1
   176ac:	ldr	r3, [sp, #8]
   176b0:	mvnne	r1, #0
   176b4:	mla	r7, r1, r5, r3
   176b8:	ldr	r3, [sp, #16]
   176bc:	subs	r0, r3, r0
   176c0:	sbcs	r0, lr, r1
   176c4:	mov	r0, #0
   176c8:	movwcc	r0, #1
   176cc:	cmp	r0, #0
   176d0:	mov	r1, r0
   176d4:	ldr	r0, [sp, #20]
   176d8:	mvnne	r7, #0
   176dc:	mvnne	r6, #0
   176e0:	orr	r0, r0, r4
   176e4:	orr	r0, r0, ip
   176e8:	orr	r0, r0, r2
   176ec:	orr	r3, r0, r1
   176f0:	b	17920 <ftello64@plt+0x64bc>
   176f4:	mvn	r0, #0
   176f8:	mvn	r1, #0
   176fc:	mov	r2, r5
   17700:	mov	sl, r3
   17704:	bl	1934c <ftello64@plt+0x7ee8>
   17708:	mov	ip, r1
   1770c:	subs	r1, r0, r6
   17710:	umull	r3, lr, r6, r5
   17714:	mov	r2, r5
   17718:	sbcs	r1, ip, r7
   1771c:	mla	r6, r6, sl, lr
   17720:	str	ip, [sp, #4]
   17724:	mov	r1, #0
   17728:	mla	r7, r7, r2, r6
   1772c:	movwcc	r1, #1
   17730:	cmp	r1, #0
   17734:	str	r1, [sp, #20]
   17738:	mvnne	r3, #0
   1773c:	cmp	r1, #0
   17740:	mov	r1, r0
   17744:	umull	r4, r5, r3, r5
   17748:	mvnne	r7, #0
   1774c:	mov	lr, r1
   17750:	mla	r5, r3, sl, r5
   17754:	subs	r3, r0, r3
   17758:	sbcs	r0, ip, r7
   1775c:	mla	r5, r7, r2, r5
   17760:	mov	r0, #0
   17764:	movwcc	r0, #1
   17768:	cmp	r0, #0
   1776c:	str	r0, [sp, #16]
   17770:	mvnne	r4, #0
   17774:	mvnne	r5, #0
   17778:	subs	r0, r1, r4
   1777c:	mov	r1, #0
   17780:	sbcs	r0, ip, r5
   17784:	movwcc	r1, #1
   17788:	umull	r3, r0, r4, r2
   1778c:	cmp	r1, #0
   17790:	mla	r0, r4, sl, r0
   17794:	mov	r4, lr
   17798:	str	r1, [sp, #12]
   1779c:	mvnne	r3, #0
   177a0:	mla	r0, r5, r2, r0
   177a4:	cmp	r1, #0
   177a8:	str	r4, [sp]
   177ac:	umull	r7, r6, r3, r2
   177b0:	mvnne	r0, #0
   177b4:	mla	r6, r3, sl, r6
   177b8:	subs	r3, lr, r3
   177bc:	mla	r5, r0, r2, r6
   177c0:	sbcs	r0, ip, r0
   177c4:	mov	r3, #0
   177c8:	mov	r0, #0
   177cc:	movwcc	r0, #1
   177d0:	cmp	r0, #0
   177d4:	str	r0, [sp, #8]
   177d8:	mvnne	r7, #0
   177dc:	mvnne	r5, #0
   177e0:	subs	r0, lr, r7
   177e4:	sbcs	r0, ip, r5
   177e8:	movwcc	r3, #1
   177ec:	umull	r6, r0, r7, r2
   177f0:	cmp	r3, #0
   177f4:	mla	r7, r7, sl, r0
   177f8:	mov	r0, ip
   177fc:	mvnne	r6, #0
   17800:	mla	r7, r5, r2, r7
   17804:	cmp	r3, #0
   17808:	mov	r5, #0
   1780c:	umull	r1, lr, r6, r2
   17810:	mvnne	r7, #0
   17814:	mla	lr, r6, sl, lr
   17818:	subs	r6, r4, r6
   1781c:	mla	lr, r7, r2, lr
   17820:	sbcs	r7, ip, r7
   17824:	mov	ip, #0
   17828:	movwcc	ip, #1
   1782c:	cmp	ip, #0
   17830:	mvnne	r1, #0
   17834:	mvnne	lr, #0
   17838:	subs	r7, r4, r1
   1783c:	sbcs	r7, r0, lr
   17840:	movwcc	r5, #1
   17844:	umull	r0, r7, r1, r2
   17848:	cmp	r5, #0
   1784c:	mla	r1, r1, sl, r7
   17850:	mvnne	r0, #0
   17854:	mla	r1, lr, r2, r1
   17858:	cmp	r5, #0
   1785c:	umull	r6, r4, r0, r2
   17860:	mvnne	r1, #0
   17864:	mla	r4, r0, sl, r4
   17868:	mla	r7, r1, r2, r4
   1786c:	ldr	r2, [sp]
   17870:	subs	r0, r2, r0
   17874:	ldr	r2, [sp, #16]
   17878:	ldr	r0, [sp, #4]
   1787c:	sbcs	r0, r0, r1
   17880:	mov	r0, #0
   17884:	movwcc	r0, #1
   17888:	cmp	r0, #0
   1788c:	mov	r1, r0
   17890:	ldr	r0, [sp, #20]
   17894:	mvnne	r7, #0
   17898:	mvnne	r6, #0
   1789c:	orr	r0, r0, r2
   178a0:	ldr	r2, [sp, #12]
   178a4:	orr	r0, r0, r2
   178a8:	ldr	r2, [sp, #8]
   178ac:	orr	r0, r0, r2
   178b0:	orr	r0, r0, r3
   178b4:	orr	r0, r0, ip
   178b8:	orr	r0, r0, r5
   178bc:	orr	r0, r0, r1
   178c0:	and	r3, r0, #1
   178c4:	b	17920 <ftello64@plt+0x64bc>
   178c8:	mov	r1, #0
   178cc:	lsl	r2, r7, #9
   178d0:	lsl	r0, r6, #9
   178d4:	lsr	r3, r7, #23
   178d8:	cmp	r1, r7, lsr #23
   178dc:	orr	r2, r2, r6, lsr #23
   178e0:	mvnne	r0, #0
   178e4:	movwne	r3, #1
   178e8:	cmp	r1, r7, lsr #23
   178ec:	mvnne	r2, #0
   178f0:	mov	r6, r0
   178f4:	mov	r7, r2
   178f8:	b	17920 <ftello64@plt+0x64bc>
   178fc:	lsl	r1, r7, #1
   17900:	lsl	r0, r6, #1
   17904:	cmp	r7, #0
   17908:	lsr	r3, r7, #31
   1790c:	orr	r1, r1, r6, lsr #31
   17910:	mvnlt	r0, #0
   17914:	mvnlt	r1, #0
   17918:	mov	r6, r0
   1791c:	mov	r7, r1
   17920:	ldr	r1, [sp, #32]
   17924:	ldr	r2, [sp, #28]
   17928:	orr	r8, r3, r8
   1792c:	add	r0, r1, r2
   17930:	str	r0, [r9]
   17934:	ldrb	r0, [r1, r2]
   17938:	cmp	r0, #0
   1793c:	orrne	r8, r8, #2
   17940:	ldr	r0, [sp, #36]	; 0x24
   17944:	strd	r6, [r0]
   17948:	mov	r0, r8
   1794c:	sub	sp, fp, #28
   17950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17954:	movw	r0, #41150	; 0xa0be
   17958:	movw	r1, #41188	; 0xa0e4
   1795c:	movw	r3, #41204	; 0xa0f4
   17960:	mov	r2, #85	; 0x55
   17964:	movt	r0, #1
   17968:	movt	r1, #1
   1796c:	movt	r3, #1
   17970:	bl	11458 <__assert_fail@plt>
   17974:	clz	r2, r1
   17978:	clz	r3, r0
   1797c:	lsr	r2, r2, #5
   17980:	lsr	r3, r3, #5
   17984:	orrs	r2, r3, r2
   17988:	movwne	r1, #1
   1798c:	movwne	r0, #1
   17990:	cmp	r1, #0
   17994:	beq	179c4 <ftello64@plt+0x6560>
   17998:	mvn	r2, #-2147483648	; 0x80000000
   1799c:	udiv	r2, r2, r1
   179a0:	cmp	r2, r0
   179a4:	bcs	179c4 <ftello64@plt+0x6560>
   179a8:	push	{fp, lr}
   179ac:	mov	fp, sp
   179b0:	bl	11350 <__errno_location@plt>
   179b4:	mov	r1, #12
   179b8:	str	r1, [r0]
   179bc:	mov	r0, #0
   179c0:	pop	{fp, pc}
   179c4:	b	11170 <calloc@plt>
   179c8:	cmp	r0, #0
   179cc:	movweq	r0, #1
   179d0:	cmn	r0, #1
   179d4:	ble	179dc <ftello64@plt+0x6578>
   179d8:	b	112d8 <malloc@plt>
   179dc:	push	{fp, lr}
   179e0:	mov	fp, sp
   179e4:	bl	11350 <__errno_location@plt>
   179e8:	mov	r1, #12
   179ec:	str	r1, [r0]
   179f0:	mov	r0, #0
   179f4:	pop	{fp, pc}
   179f8:	push	{fp, lr}
   179fc:	mov	fp, sp
   17a00:	cmp	r0, #0
   17a04:	beq	17a20 <ftello64@plt+0x65bc>
   17a08:	cmp	r1, #0
   17a0c:	beq	17a2c <ftello64@plt+0x65c8>
   17a10:	cmn	r1, #1
   17a14:	ble	17a38 <ftello64@plt+0x65d4>
   17a18:	pop	{fp, lr}
   17a1c:	b	1123c <realloc@plt>
   17a20:	mov	r0, r1
   17a24:	pop	{fp, lr}
   17a28:	b	179c8 <ftello64@plt+0x6564>
   17a2c:	bl	17b84 <ftello64@plt+0x6720>
   17a30:	mov	r0, #0
   17a34:	pop	{fp, pc}
   17a38:	bl	11350 <__errno_location@plt>
   17a3c:	mov	r1, #12
   17a40:	str	r1, [r0]
   17a44:	mov	r0, #0
   17a48:	pop	{fp, pc}
   17a4c:	push	{r4, r5, r6, sl, fp, lr}
   17a50:	add	fp, sp, #16
   17a54:	mov	r4, r0
   17a58:	bl	112a8 <__fpending@plt>
   17a5c:	ldr	r6, [r4]
   17a60:	mov	r5, r0
   17a64:	mov	r0, r4
   17a68:	bl	12758 <ftello64@plt+0x12f4>
   17a6c:	tst	r6, #32
   17a70:	bne	17aa8 <ftello64@plt+0x6644>
   17a74:	cmp	r0, #0
   17a78:	mov	r4, r0
   17a7c:	mvnne	r4, #0
   17a80:	cmp	r5, #0
   17a84:	bne	17ab4 <ftello64@plt+0x6650>
   17a88:	cmp	r0, #0
   17a8c:	beq	17ab4 <ftello64@plt+0x6650>
   17a90:	bl	11350 <__errno_location@plt>
   17a94:	ldr	r0, [r0]
   17a98:	subs	r4, r0, #9
   17a9c:	mvnne	r4, #0
   17aa0:	mov	r0, r4
   17aa4:	pop	{r4, r5, r6, sl, fp, pc}
   17aa8:	mvn	r4, #0
   17aac:	cmp	r0, #0
   17ab0:	beq	17abc <ftello64@plt+0x6658>
   17ab4:	mov	r0, r4
   17ab8:	pop	{r4, r5, r6, sl, fp, pc}
   17abc:	bl	11350 <__errno_location@plt>
   17ac0:	mov	r1, #0
   17ac4:	str	r1, [r0]
   17ac8:	mov	r0, r4
   17acc:	pop	{r4, r5, r6, sl, fp, pc}
   17ad0:	push	{r4, r5, r6, r7, fp, lr}
   17ad4:	add	fp, sp, #16
   17ad8:	mov	r5, r1
   17adc:	bl	11404 <fopen64@plt>
   17ae0:	mov	r4, #0
   17ae4:	cmp	r0, #0
   17ae8:	beq	17b38 <ftello64@plt+0x66d4>
   17aec:	mov	r6, r0
   17af0:	bl	1138c <fileno@plt>
   17af4:	cmp	r0, #2
   17af8:	movhi	r0, r6
   17afc:	pophi	{r4, r5, r6, r7, fp, pc}
   17b00:	bl	19058 <ftello64@plt+0x7bf4>
   17b04:	cmn	r0, #1
   17b08:	ble	17b64 <ftello64@plt+0x6700>
   17b0c:	mov	r7, r0
   17b10:	mov	r0, r6
   17b14:	bl	12758 <ftello64@plt+0x12f4>
   17b18:	cmp	r0, #0
   17b1c:	bne	17b40 <ftello64@plt+0x66dc>
   17b20:	mov	r0, r7
   17b24:	mov	r1, r5
   17b28:	bl	11164 <fdopen@plt>
   17b2c:	mov	r4, r0
   17b30:	cmp	r0, #0
   17b34:	beq	17b40 <ftello64@plt+0x66dc>
   17b38:	mov	r0, r4
   17b3c:	pop	{r4, r5, r6, r7, fp, pc}
   17b40:	bl	11350 <__errno_location@plt>
   17b44:	ldr	r5, [r0]
   17b48:	mov	r4, r0
   17b4c:	mov	r0, r7
   17b50:	bl	1144c <close@plt>
   17b54:	str	r5, [r4]
   17b58:	mov	r4, #0
   17b5c:	mov	r0, r4
   17b60:	pop	{r4, r5, r6, r7, fp, pc}
   17b64:	bl	11350 <__errno_location@plt>
   17b68:	ldr	r7, [r0]
   17b6c:	mov	r5, r0
   17b70:	mov	r0, r6
   17b74:	bl	12758 <ftello64@plt+0x12f4>
   17b78:	mov	r0, r4
   17b7c:	str	r7, [r5]
   17b80:	pop	{r4, r5, r6, r7, fp, pc}
   17b84:	push	{r4, r5, r6, sl, fp, lr}
   17b88:	add	fp, sp, #16
   17b8c:	mov	r4, r0
   17b90:	bl	11350 <__errno_location@plt>
   17b94:	ldr	r6, [r0]
   17b98:	mov	r5, r0
   17b9c:	mov	r0, r4
   17ba0:	bl	111b8 <free@plt>
   17ba4:	str	r6, [r5]
   17ba8:	pop	{r4, r5, r6, sl, fp, pc}
   17bac:	andeq	r0, r0, r0
   17bb0:	ldr	r0, [r0, #8]
   17bb4:	bx	lr
   17bb8:	ldr	r0, [r0, #12]
   17bbc:	bx	lr
   17bc0:	ldr	r0, [r0, #16]
   17bc4:	bx	lr
   17bc8:	ldm	r0, {r2, ip}
   17bcc:	mov	r0, #0
   17bd0:	cmp	r2, ip
   17bd4:	bxcs	lr
   17bd8:	mov	r0, #0
   17bdc:	ldr	r1, [r2]
   17be0:	cmp	r1, #0
   17be4:	beq	17c08 <ftello64@plt+0x67a4>
   17be8:	mov	r3, #0
   17bec:	mov	r1, r2
   17bf0:	ldr	r1, [r1, #4]
   17bf4:	add	r3, r3, #1
   17bf8:	cmp	r1, #0
   17bfc:	bne	17bf0 <ftello64@plt+0x678c>
   17c00:	cmp	r3, r0
   17c04:	movhi	r0, r3
   17c08:	add	r2, r2, #8
   17c0c:	cmp	r2, ip
   17c10:	bcc	17bdc <ftello64@plt+0x6778>
   17c14:	bx	lr
   17c18:	push	{fp, lr}
   17c1c:	mov	fp, sp
   17c20:	ldm	r0, {r3, ip}
   17c24:	mov	lr, #0
   17c28:	mov	r1, #0
   17c2c:	cmp	r3, ip
   17c30:	bcs	17c6c <ftello64@plt+0x6808>
   17c34:	mov	r1, #0
   17c38:	mov	lr, #0
   17c3c:	ldr	r2, [r3]
   17c40:	cmp	r2, #0
   17c44:	beq	17c60 <ftello64@plt+0x67fc>
   17c48:	mov	r2, r3
   17c4c:	ldr	r2, [r2, #4]
   17c50:	add	r1, r1, #1
   17c54:	cmp	r2, #0
   17c58:	bne	17c4c <ftello64@plt+0x67e8>
   17c5c:	add	lr, lr, #1
   17c60:	add	r3, r3, #8
   17c64:	cmp	r3, ip
   17c68:	bcc	17c3c <ftello64@plt+0x67d8>
   17c6c:	ldr	r2, [r0, #12]
   17c70:	cmp	lr, r2
   17c74:	bne	17c8c <ftello64@plt+0x6828>
   17c78:	ldr	r2, [r0, #16]
   17c7c:	mov	r0, #1
   17c80:	cmp	r1, r2
   17c84:	movne	r0, #0
   17c88:	pop	{fp, pc}
   17c8c:	mov	r0, #0
   17c90:	pop	{fp, pc}
   17c94:	nop	{0}
   17c98:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17c9c:	add	fp, sp, #24
   17ca0:	sub	sp, sp, #8
   17ca4:	ldr	r6, [r0]
   17ca8:	ldmib	r0, {r2, r7, r8}
   17cac:	ldr	r3, [r0, #16]
   17cb0:	mov	r4, r1
   17cb4:	mov	r5, #0
   17cb8:	cmp	r6, r2
   17cbc:	bcs	17cfc <ftello64@plt+0x6898>
   17cc0:	mov	r5, #0
   17cc4:	ldr	r0, [r6]
   17cc8:	cmp	r0, #0
   17ccc:	beq	17cf0 <ftello64@plt+0x688c>
   17cd0:	mov	r0, #0
   17cd4:	mov	r1, r6
   17cd8:	ldr	r1, [r1, #4]
   17cdc:	add	r0, r0, #1
   17ce0:	cmp	r1, #0
   17ce4:	bne	17cd8 <ftello64@plt+0x6874>
   17ce8:	cmp	r0, r5
   17cec:	movhi	r5, r0
   17cf0:	add	r6, r6, #8
   17cf4:	cmp	r6, r2
   17cf8:	bcc	17cc4 <ftello64@plt+0x6860>
   17cfc:	movw	r2, #41283	; 0xa143
   17d00:	mov	r0, r4
   17d04:	mov	r1, #1
   17d08:	movt	r2, #1
   17d0c:	bl	11398 <__fprintf_chk@plt>
   17d10:	movw	r2, #41307	; 0xa15b
   17d14:	mov	r0, r4
   17d18:	mov	r1, #1
   17d1c:	mov	r3, r7
   17d20:	movt	r2, #1
   17d24:	bl	11398 <__fprintf_chk@plt>
   17d28:	vldr	d16, [pc, #80]	; 17d80 <ftello64@plt+0x691c>
   17d2c:	vmov	s0, r8
   17d30:	movw	r2, #41331	; 0xa173
   17d34:	mov	r0, r4
   17d38:	mov	r1, #1
   17d3c:	mov	r3, r8
   17d40:	vcvt.f64.u32	d17, s0
   17d44:	vmov	s0, r7
   17d48:	movt	r2, #1
   17d4c:	vcvt.f64.u32	d18, s0
   17d50:	vmul.f64	d16, d17, d16
   17d54:	vdiv.f64	d16, d16, d18
   17d58:	vstr	d16, [sp]
   17d5c:	bl	11398 <__fprintf_chk@plt>
   17d60:	movw	r2, #41364	; 0xa194
   17d64:	mov	r0, r4
   17d68:	mov	r1, #1
   17d6c:	mov	r3, r5
   17d70:	movt	r2, #1
   17d74:	sub	sp, fp, #24
   17d78:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   17d7c:	b	11398 <__fprintf_chk@plt>
   17d80:	andeq	r0, r0, r0
   17d84:	subsmi	r0, r9, r0
   17d88:	push	{r4, r5, r6, r7, fp, lr}
   17d8c:	add	fp, sp, #16
   17d90:	mov	r4, r1
   17d94:	ldr	r1, [r0, #8]
   17d98:	ldr	r2, [r0, #24]
   17d9c:	mov	r5, r0
   17da0:	mov	r0, r4
   17da4:	blx	r2
   17da8:	ldr	r1, [r5, #8]
   17dac:	cmp	r0, r1
   17db0:	bcs	17e1c <ftello64@plt+0x69b8>
   17db4:	ldr	r7, [r5]
   17db8:	mov	r6, #0
   17dbc:	ldr	r1, [r7, r0, lsl #3]!
   17dc0:	cmp	r1, #0
   17dc4:	cmpne	r7, #0
   17dc8:	bne	17dd8 <ftello64@plt+0x6974>
   17dcc:	mov	r0, r6
   17dd0:	pop	{r4, r5, r6, r7, fp, pc}
   17dd4:	ldr	r1, [r7]
   17dd8:	cmp	r1, r4
   17ddc:	beq	17e04 <ftello64@plt+0x69a0>
   17de0:	ldr	r2, [r5, #28]
   17de4:	mov	r0, r4
   17de8:	blx	r2
   17dec:	cmp	r0, #0
   17df0:	bne	17e10 <ftello64@plt+0x69ac>
   17df4:	ldr	r7, [r7, #4]
   17df8:	cmp	r7, #0
   17dfc:	bne	17dd4 <ftello64@plt+0x6970>
   17e00:	b	17dcc <ftello64@plt+0x6968>
   17e04:	mov	r6, r4
   17e08:	mov	r0, r6
   17e0c:	pop	{r4, r5, r6, r7, fp, pc}
   17e10:	ldr	r6, [r7]
   17e14:	mov	r0, r6
   17e18:	pop	{r4, r5, r6, r7, fp, pc}
   17e1c:	bl	11440 <abort@plt>
   17e20:	ldr	r1, [r0, #16]
   17e24:	cmp	r1, #0
   17e28:	moveq	r0, #0
   17e2c:	bxeq	lr
   17e30:	ldm	r0, {r1, r2}
   17e34:	cmp	r1, r2
   17e38:	bcs	17e50 <ftello64@plt+0x69ec>
   17e3c:	ldr	r0, [r1], #8
   17e40:	cmp	r0, #0
   17e44:	bxne	lr
   17e48:	cmp	r1, r2
   17e4c:	bcc	17e3c <ftello64@plt+0x69d8>
   17e50:	push	{fp, lr}
   17e54:	mov	fp, sp
   17e58:	bl	11440 <abort@plt>
   17e5c:	push	{r4, r5, fp, lr}
   17e60:	add	fp, sp, #8
   17e64:	mov	r5, r1
   17e68:	ldr	r1, [r0, #8]
   17e6c:	ldr	r2, [r0, #24]
   17e70:	mov	r4, r0
   17e74:	mov	r0, r5
   17e78:	blx	r2
   17e7c:	ldr	r1, [r4, #8]
   17e80:	cmp	r0, r1
   17e84:	bcs	17ee0 <ftello64@plt+0x6a7c>
   17e88:	ldr	r1, [r4]
   17e8c:	add	r2, r1, r0, lsl #3
   17e90:	ldr	r3, [r2]
   17e94:	ldr	r2, [r2, #4]
   17e98:	cmp	r3, r5
   17e9c:	beq	17eac <ftello64@plt+0x6a48>
   17ea0:	cmp	r2, #0
   17ea4:	bne	17e90 <ftello64@plt+0x6a2c>
   17ea8:	b	17eb8 <ftello64@plt+0x6a54>
   17eac:	cmp	r2, #0
   17eb0:	ldrne	r0, [r2]
   17eb4:	popne	{r4, r5, fp, pc}
   17eb8:	ldr	r2, [r4, #4]
   17ebc:	add	r0, r1, r0, lsl #3
   17ec0:	add	r1, r0, #8
   17ec4:	cmp	r1, r2
   17ec8:	movcs	r0, #0
   17ecc:	popcs	{r4, r5, fp, pc}
   17ed0:	ldr	r0, [r1], #8
   17ed4:	cmp	r0, #0
   17ed8:	popne	{r4, r5, fp, pc}
   17edc:	b	17ec4 <ftello64@plt+0x6a60>
   17ee0:	bl	11440 <abort@plt>
   17ee4:	push	{r4, r5, fp, lr}
   17ee8:	add	fp, sp, #8
   17eec:	ldm	r0, {r5, lr}
   17ef0:	mov	ip, r0
   17ef4:	mov	r0, #0
   17ef8:	cmp	r5, lr
   17efc:	bcs	17f58 <ftello64@plt+0x6af4>
   17f00:	mov	r0, #0
   17f04:	ldr	r3, [r5]
   17f08:	cmp	r3, #0
   17f0c:	cmpne	r5, #0
   17f10:	bne	17f24 <ftello64@plt+0x6ac0>
   17f14:	add	r5, r5, #8
   17f18:	cmp	r5, lr
   17f1c:	bcc	17f04 <ftello64@plt+0x6aa0>
   17f20:	b	17f58 <ftello64@plt+0x6af4>
   17f24:	mov	r3, r5
   17f28:	cmp	r0, r2
   17f2c:	popcs	{r4, r5, fp, pc}
   17f30:	ldr	r4, [r3]
   17f34:	str	r4, [r1, r0, lsl #2]
   17f38:	add	r0, r0, #1
   17f3c:	ldr	r3, [r3, #4]
   17f40:	cmp	r3, #0
   17f44:	bne	17f28 <ftello64@plt+0x6ac4>
   17f48:	ldr	lr, [ip, #4]
   17f4c:	add	r5, r5, #8
   17f50:	cmp	r5, lr
   17f54:	bcc	17f04 <ftello64@plt+0x6aa0>
   17f58:	pop	{r4, r5, fp, pc}
   17f5c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17f60:	add	fp, sp, #24
   17f64:	mov	r5, r1
   17f68:	ldr	r4, [r0]
   17f6c:	ldr	r1, [r0, #4]
   17f70:	mov	r6, #0
   17f74:	cmp	r4, r1
   17f78:	bcs	17ff4 <ftello64@plt+0x6b90>
   17f7c:	mov	r9, r2
   17f80:	mov	r8, r0
   17f84:	mov	r6, #0
   17f88:	ldr	r0, [r4]
   17f8c:	cmp	r0, #0
   17f90:	cmpne	r4, #0
   17f94:	bne	17fa8 <ftello64@plt+0x6b44>
   17f98:	add	r4, r4, #8
   17f9c:	cmp	r4, r1
   17fa0:	bcc	17f88 <ftello64@plt+0x6b24>
   17fa4:	b	17ff4 <ftello64@plt+0x6b90>
   17fa8:	mov	r1, r9
   17fac:	blx	r5
   17fb0:	cmp	r0, #0
   17fb4:	beq	17ff4 <ftello64@plt+0x6b90>
   17fb8:	mov	r7, r4
   17fbc:	ldr	r7, [r7, #4]
   17fc0:	add	r6, r6, #1
   17fc4:	cmp	r7, #0
   17fc8:	beq	17fe4 <ftello64@plt+0x6b80>
   17fcc:	ldr	r0, [r7]
   17fd0:	mov	r1, r9
   17fd4:	blx	r5
   17fd8:	cmp	r0, #0
   17fdc:	bne	17fbc <ftello64@plt+0x6b58>
   17fe0:	b	17ff4 <ftello64@plt+0x6b90>
   17fe4:	ldr	r1, [r8, #4]
   17fe8:	add	r4, r4, #8
   17fec:	cmp	r4, r1
   17ff0:	bcc	17f88 <ftello64@plt+0x6b24>
   17ff4:	mov	r0, r6
   17ff8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17ffc:	ldrb	r2, [r0]
   18000:	cmp	r2, #0
   18004:	moveq	r0, #0
   18008:	bxeq	lr
   1800c:	add	r3, r0, #1
   18010:	mov	r0, #0
   18014:	rsb	r0, r0, r0, lsl #5
   18018:	uxtab	r0, r0, r2
   1801c:	udiv	r2, r0, r1
   18020:	mls	r0, r2, r1, r0
   18024:	ldrb	r2, [r3], #1
   18028:	cmp	r2, #0
   1802c:	bne	18014 <ftello64@plt+0x6bb0>
   18030:	bx	lr
   18034:	movw	r1, #41392	; 0xa1b0
   18038:	movt	r1, #1
   1803c:	vld1.32	{d16-d17}, [r1]!
   18040:	ldr	r1, [r1]
   18044:	vst1.32	{d16-d17}, [r0]!
   18048:	str	r1, [r0]
   1804c:	bx	lr
   18050:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   18054:	add	fp, sp, #24
   18058:	movw	r9, #33436	; 0x829c
   1805c:	movw	r5, #33416	; 0x8288
   18060:	cmp	r3, #0
   18064:	mov	r6, r0
   18068:	mov	r0, #40	; 0x28
   1806c:	mov	r7, r1
   18070:	movt	r9, #1
   18074:	movt	r5, #1
   18078:	movne	r9, r3
   1807c:	cmp	r2, #0
   18080:	movne	r5, r2
   18084:	bl	179c8 <ftello64@plt+0x6564>
   18088:	mov	r8, #0
   1808c:	cmp	r0, #0
   18090:	beq	18270 <ftello64@plt+0x6e0c>
   18094:	mov	r4, r0
   18098:	cmp	r7, #0
   1809c:	beq	1814c <ftello64@plt+0x6ce8>
   180a0:	movw	r0, #41392	; 0xa1b0
   180a4:	str	r7, [r4, #20]
   180a8:	movt	r0, #1
   180ac:	cmp	r7, r0
   180b0:	beq	18158 <ftello64@plt+0x6cf4>
   180b4:	vldr	s2, [pc, #444]	; 18278 <ftello64@plt+0x6e14>
   180b8:	vldr	s0, [r7, #8]
   180bc:	vcmpe.f32	s0, s2
   180c0:	vmrs	APSR_nzcv, fpscr
   180c4:	ble	18130 <ftello64@plt+0x6ccc>
   180c8:	vldr	s4, [pc, #428]	; 1827c <ftello64@plt+0x6e18>
   180cc:	vcmpe.f32	s0, s4
   180d0:	vmrs	APSR_nzcv, fpscr
   180d4:	bpl	18130 <ftello64@plt+0x6ccc>
   180d8:	vldr	s4, [pc, #416]	; 18280 <ftello64@plt+0x6e1c>
   180dc:	vldr	s6, [r7, #12]
   180e0:	vcmpe.f32	s6, s4
   180e4:	vmrs	APSR_nzcv, fpscr
   180e8:	ble	18130 <ftello64@plt+0x6ccc>
   180ec:	vldr	s4, [r7]
   180f0:	vcmpe.f32	s4, #0.0
   180f4:	vmrs	APSR_nzcv, fpscr
   180f8:	blt	18130 <ftello64@plt+0x6ccc>
   180fc:	vadd.f32	s2, s4, s2
   18100:	vcmpe.f32	s2, s0
   18104:	vmrs	APSR_nzcv, fpscr
   18108:	bpl	18130 <ftello64@plt+0x6ccc>
   1810c:	vldr	s0, [r7, #4]
   18110:	vmov.f32	s4, #112	; 0x3f800000  1.0
   18114:	vcmpe.f32	s0, s4
   18118:	vmrs	APSR_nzcv, fpscr
   1811c:	bhi	18130 <ftello64@plt+0x6ccc>
   18120:	vcmpe.f32	s2, s0
   18124:	mov	r0, r7
   18128:	vmrs	APSR_nzcv, fpscr
   1812c:	bmi	18158 <ftello64@plt+0x6cf4>
   18130:	movw	r0, #41392	; 0xa1b0
   18134:	movt	r0, #1
   18138:	str	r0, [r4, #20]
   1813c:	mov	r0, r4
   18140:	bl	17b84 <ftello64@plt+0x6720>
   18144:	mov	r0, r8
   18148:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1814c:	movw	r0, #41392	; 0xa1b0
   18150:	movt	r0, #1
   18154:	str	r0, [r4, #20]
   18158:	ldrb	r1, [r0, #16]
   1815c:	cmp	r1, #0
   18160:	bne	1818c <ftello64@plt+0x6d28>
   18164:	vldr	s0, [r0, #8]
   18168:	vldr	s4, [pc, #276]	; 18284 <ftello64@plt+0x6e20>
   1816c:	vmov	s2, r6
   18170:	vcvt.f32.u32	s2, s2
   18174:	vdiv.f32	s2, s2, s0
   18178:	vcmpe.f32	s2, s4
   1817c:	vcvt.u32.f32	s0, s2
   18180:	vmrs	APSR_nzcv, fpscr
   18184:	bge	1820c <ftello64@plt+0x6da8>
   18188:	vmov	r6, s0
   1818c:	cmp	r6, #10
   18190:	movls	r6, #10
   18194:	orr	r0, r6, #1
   18198:	cmn	r0, #1
   1819c:	beq	1820c <ftello64@plt+0x6da8>
   181a0:	ldr	r6, [fp, #8]
   181a4:	mov	r1, #3
   181a8:	cmp	r0, #10
   181ac:	bcc	181e4 <ftello64@plt+0x6d80>
   181b0:	mov	r1, #3
   181b4:	mov	r3, #9
   181b8:	mov	r2, #12
   181bc:	udiv	r7, r0, r1
   181c0:	mls	r7, r7, r1, r0
   181c4:	cmp	r7, #0
   181c8:	beq	181e4 <ftello64@plt+0x6d80>
   181cc:	add	r3, r3, r2
   181d0:	add	r2, r2, #8
   181d4:	add	r1, r1, #2
   181d8:	add	r3, r3, #4
   181dc:	cmp	r3, r0
   181e0:	bcc	181bc <ftello64@plt+0x6d58>
   181e4:	udiv	r2, r0, r1
   181e8:	mls	r1, r2, r1, r0
   181ec:	cmp	r1, #0
   181f0:	bne	18204 <ftello64@plt+0x6da0>
   181f4:	add	r0, r0, #2
   181f8:	cmn	r0, #1
   181fc:	bne	181a4 <ftello64@plt+0x6d40>
   18200:	b	1820c <ftello64@plt+0x6da8>
   18204:	cmp	r0, #536870912	; 0x20000000
   18208:	bcc	18224 <ftello64@plt+0x6dc0>
   1820c:	mov	r0, #0
   18210:	str	r0, [r4, #8]
   18214:	mov	r0, r4
   18218:	bl	17b84 <ftello64@plt+0x6720>
   1821c:	mov	r0, r8
   18220:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   18224:	cmp	r0, #0
   18228:	str	r0, [r4, #8]
   1822c:	beq	18214 <ftello64@plt+0x6db0>
   18230:	mov	r1, #8
   18234:	bl	17974 <ftello64@plt+0x6510>
   18238:	cmp	r0, #0
   1823c:	str	r0, [r4]
   18240:	beq	18214 <ftello64@plt+0x6db0>
   18244:	mov	r1, #0
   18248:	mov	r8, r4
   1824c:	str	r1, [r4, #12]
   18250:	str	r1, [r4, #16]
   18254:	str	r5, [r4, #24]
   18258:	str	r9, [r4, #28]
   1825c:	str	r6, [r4, #32]
   18260:	str	r1, [r4, #36]	; 0x24
   18264:	ldr	r1, [r4, #8]
   18268:	add	r0, r0, r1, lsl #3
   1826c:	str	r0, [r4, #4]
   18270:	mov	r0, r8
   18274:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   18278:	stclcc	12, cr12, [ip, #820]	; 0x334
   1827c:	svccc	0x00666666
   18280:	svccc	0x008ccccd
   18284:	svcmi	0x00800000
   18288:	ror	r2, r0, #3
   1828c:	udiv	r2, r2, r1
   18290:	mul	r1, r2, r1
   18294:	rsb	r0, r1, r0, ror #3
   18298:	bx	lr
   1829c:	sub	r0, r0, r1
   182a0:	clz	r0, r0
   182a4:	lsr	r0, r0, #5
   182a8:	bx	lr
   182ac:	push	{r4, r5, r6, r7, fp, lr}
   182b0:	add	fp, sp, #16
   182b4:	mov	r4, r0
   182b8:	ldr	r5, [r0]
   182bc:	ldr	r0, [r0, #4]
   182c0:	cmp	r5, r0
   182c4:	bcs	1835c <ftello64@plt+0x6ef8>
   182c8:	mov	r6, #0
   182cc:	ldr	r1, [r5]
   182d0:	cmp	r1, #0
   182d4:	beq	18350 <ftello64@plt+0x6eec>
   182d8:	ldr	r1, [r4, #32]
   182dc:	ldr	r7, [r5, #4]
   182e0:	cmp	r1, #0
   182e4:	mov	r0, r1
   182e8:	movwne	r0, #1
   182ec:	cmp	r7, #0
   182f0:	beq	18334 <ftello64@plt+0x6ed0>
   182f4:	tst	r0, #1
   182f8:	beq	18308 <ftello64@plt+0x6ea4>
   182fc:	ldr	r0, [r7]
   18300:	blx	r1
   18304:	ldr	r1, [r4, #32]
   18308:	str	r6, [r7]
   1830c:	cmp	r1, #0
   18310:	ldr	r0, [r4, #36]	; 0x24
   18314:	ldr	r2, [r7, #4]
   18318:	str	r0, [r7, #4]
   1831c:	mov	r0, r1
   18320:	str	r7, [r4, #36]	; 0x24
   18324:	mov	r7, r2
   18328:	movwne	r0, #1
   1832c:	cmp	r2, #0
   18330:	bne	182f4 <ftello64@plt+0x6e90>
   18334:	cmp	r0, #0
   18338:	beq	18344 <ftello64@plt+0x6ee0>
   1833c:	ldr	r0, [r5]
   18340:	blx	r1
   18344:	str	r6, [r5]
   18348:	str	r6, [r5, #4]
   1834c:	ldr	r0, [r4, #4]
   18350:	add	r5, r5, #8
   18354:	cmp	r5, r0
   18358:	bcc	182cc <ftello64@plt+0x6e68>
   1835c:	mov	r0, #0
   18360:	str	r0, [r4, #12]
   18364:	str	r0, [r4, #16]
   18368:	pop	{r4, r5, r6, r7, fp, pc}
   1836c:	push	{r4, r5, r6, sl, fp, lr}
   18370:	add	fp, sp, #16
   18374:	mov	r4, r0
   18378:	ldr	r0, [r0, #32]
   1837c:	cmp	r0, #0
   18380:	ldrne	r0, [r4, #16]
   18384:	cmpne	r0, #0
   18388:	beq	183f0 <ftello64@plt+0x6f8c>
   1838c:	ldr	r5, [r4]
   18390:	ldr	r1, [r4, #4]
   18394:	cmp	r5, r1
   18398:	bcc	183ac <ftello64@plt+0x6f48>
   1839c:	b	183f0 <ftello64@plt+0x6f8c>
   183a0:	add	r5, r5, #8
   183a4:	cmp	r5, r1
   183a8:	bcs	183f0 <ftello64@plt+0x6f8c>
   183ac:	ldr	r0, [r5]
   183b0:	cmp	r0, #0
   183b4:	cmpne	r5, #0
   183b8:	beq	183a0 <ftello64@plt+0x6f3c>
   183bc:	ldr	r1, [r4, #32]
   183c0:	blx	r1
   183c4:	ldr	r6, [r5, #4]
   183c8:	cmp	r6, #0
   183cc:	beq	183e8 <ftello64@plt+0x6f84>
   183d0:	ldr	r1, [r4, #32]
   183d4:	ldr	r0, [r6]
   183d8:	blx	r1
   183dc:	ldr	r6, [r6, #4]
   183e0:	cmp	r6, #0
   183e4:	bne	183d0 <ftello64@plt+0x6f6c>
   183e8:	ldr	r1, [r4, #4]
   183ec:	b	183a0 <ftello64@plt+0x6f3c>
   183f0:	ldr	r5, [r4]
   183f4:	ldr	r1, [r4, #4]
   183f8:	cmp	r5, r1
   183fc:	bcc	18410 <ftello64@plt+0x6fac>
   18400:	b	18438 <ftello64@plt+0x6fd4>
   18404:	add	r5, r5, #8
   18408:	cmp	r5, r1
   1840c:	bcs	18438 <ftello64@plt+0x6fd4>
   18410:	ldr	r0, [r5, #4]
   18414:	cmp	r0, #0
   18418:	beq	18404 <ftello64@plt+0x6fa0>
   1841c:	ldr	r6, [r0, #4]
   18420:	bl	17b84 <ftello64@plt+0x6720>
   18424:	cmp	r6, #0
   18428:	mov	r0, r6
   1842c:	bne	1841c <ftello64@plt+0x6fb8>
   18430:	ldr	r1, [r4, #4]
   18434:	b	18404 <ftello64@plt+0x6fa0>
   18438:	ldr	r0, [r4, #36]	; 0x24
   1843c:	cmp	r0, #0
   18440:	beq	18458 <ftello64@plt+0x6ff4>
   18444:	ldr	r5, [r0, #4]
   18448:	bl	17b84 <ftello64@plt+0x6720>
   1844c:	cmp	r5, #0
   18450:	mov	r0, r5
   18454:	bne	18444 <ftello64@plt+0x6fe0>
   18458:	ldr	r0, [r4]
   1845c:	bl	17b84 <ftello64@plt+0x6720>
   18460:	mov	r0, r4
   18464:	pop	{r4, r5, r6, sl, fp, lr}
   18468:	b	17b84 <ftello64@plt+0x6720>
   1846c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18470:	add	fp, sp, #28
   18474:	sub	sp, sp, #44	; 0x2c
   18478:	mov	r7, r0
   1847c:	mov	r4, r0
   18480:	ldr	r0, [r7, #20]!
   18484:	ldrb	r2, [r0, #16]
   18488:	cmp	r2, #0
   1848c:	bne	184bc <ftello64@plt+0x7058>
   18490:	vldr	s0, [r0, #8]
   18494:	vldr	s4, [pc, #576]	; 186dc <ftello64@plt+0x7278>
   18498:	vmov	s2, r1
   1849c:	mov	r5, #0
   184a0:	vcvt.f32.u32	s2, s2
   184a4:	vdiv.f32	s2, s2, s0
   184a8:	vcmpe.f32	s2, s4
   184ac:	vcvt.u32.f32	s0, s2
   184b0:	vmrs	APSR_nzcv, fpscr
   184b4:	bge	185e0 <ftello64@plt+0x717c>
   184b8:	vmov	r1, s0
   184bc:	cmp	r1, #10
   184c0:	mov	r5, #0
   184c4:	movls	r1, #10
   184c8:	orr	r6, r1, #1
   184cc:	cmn	r6, #1
   184d0:	bne	184e4 <ftello64@plt+0x7080>
   184d4:	b	185e0 <ftello64@plt+0x717c>
   184d8:	add	r6, r6, #2
   184dc:	cmn	r6, #1
   184e0:	beq	185e0 <ftello64@plt+0x717c>
   184e4:	mov	r0, #3
   184e8:	cmp	r6, #10
   184ec:	bcc	18524 <ftello64@plt+0x70c0>
   184f0:	mov	r0, #3
   184f4:	mov	r2, #9
   184f8:	mov	r1, #12
   184fc:	udiv	r3, r6, r0
   18500:	mls	r3, r3, r0, r6
   18504:	cmp	r3, #0
   18508:	beq	18524 <ftello64@plt+0x70c0>
   1850c:	add	r2, r2, r1
   18510:	add	r1, r1, #8
   18514:	add	r0, r0, #2
   18518:	add	r2, r2, #4
   1851c:	cmp	r2, r6
   18520:	bcc	184fc <ftello64@plt+0x7098>
   18524:	udiv	r1, r6, r0
   18528:	mls	r0, r1, r0, r6
   1852c:	cmp	r0, #0
   18530:	beq	184d8 <ftello64@plt+0x7074>
   18534:	sub	r0, r6, #1
   18538:	cmn	r0, #-536870910	; 0xe0000002
   1853c:	bhi	185e0 <ftello64@plt+0x717c>
   18540:	ldr	r0, [r4, #8]
   18544:	cmp	r6, r0
   18548:	bne	1855c <ftello64@plt+0x70f8>
   1854c:	mov	r5, #1
   18550:	mov	r0, r5
   18554:	sub	sp, fp, #28
   18558:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1855c:	mov	r0, r6
   18560:	mov	r1, #8
   18564:	bl	17974 <ftello64@plt+0x6510>
   18568:	cmp	r0, #0
   1856c:	str	r0, [sp, #4]
   18570:	beq	185e0 <ftello64@plt+0x717c>
   18574:	mov	r1, #0
   18578:	add	r0, r0, r6, lsl #3
   1857c:	str	r6, [sp, #12]
   18580:	add	r5, sp, #4
   18584:	mov	sl, r4
   18588:	mov	r2, #0
   1858c:	str	r1, [sp, #16]
   18590:	str	r1, [sp, #20]
   18594:	str	r0, [sp, #8]
   18598:	add	r0, r5, #20
   1859c:	mov	r1, r4
   185a0:	vld1.32	{d16-d17}, [r7]
   185a4:	vst1.32	{d16-d17}, [r0]
   185a8:	ldr	r0, [sl, #36]!	; 0x24
   185ac:	str	r0, [sp, #40]	; 0x28
   185b0:	mov	r0, r5
   185b4:	bl	186e0 <ftello64@plt+0x727c>
   185b8:	cmp	r0, #0
   185bc:	beq	185ec <ftello64@plt+0x7188>
   185c0:	ldr	r0, [r4]
   185c4:	bl	17b84 <ftello64@plt+0x6720>
   185c8:	mov	r0, #36	; 0x24
   185cc:	vld1.32	{d16-d17}, [r5], r0
   185d0:	vst1.32	{d16-d17}, [r4], r0
   185d4:	ldr	r0, [r5]
   185d8:	mov	r5, #1
   185dc:	str	r0, [r4]
   185e0:	mov	r0, r5
   185e4:	sub	sp, fp, #28
   185e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185ec:	ldr	r0, [sp, #40]	; 0x28
   185f0:	str	r0, [sl]
   185f4:	ldr	r0, [sp, #8]
   185f8:	ldr	r8, [sp, #4]
   185fc:	cmp	r8, r0
   18600:	str	r0, [sp]
   18604:	bcs	186a8 <ftello64@plt+0x7244>
   18608:	mov	r9, #0
   1860c:	ldr	r0, [r8]
   18610:	cmp	r0, #0
   18614:	beq	18698 <ftello64@plt+0x7234>
   18618:	ldr	r6, [r8, #4]
   1861c:	cmp	r6, #0
   18620:	beq	18694 <ftello64@plt+0x7230>
   18624:	ldr	r1, [r4, #8]
   18628:	ldr	r5, [r6]
   1862c:	ldr	r2, [r4, #24]
   18630:	mov	r0, r5
   18634:	blx	r2
   18638:	ldr	r1, [r4, #8]
   1863c:	cmp	r0, r1
   18640:	bcs	186d8 <ftello64@plt+0x7274>
   18644:	ldr	r3, [r4]
   18648:	ldr	r2, [r6, #4]
   1864c:	ldr	r7, [r3, r0, lsl #3]
   18650:	cmp	r7, #0
   18654:	beq	18664 <ftello64@plt+0x7200>
   18658:	add	r0, r3, r0, lsl #3
   1865c:	add	r0, r0, #4
   18660:	b	1867c <ftello64@plt+0x7218>
   18664:	str	r5, [r3, r0, lsl #3]
   18668:	ldr	r0, [r4, #12]
   1866c:	add	r0, r0, #1
   18670:	str	r0, [r4, #12]
   18674:	mov	r0, sl
   18678:	str	r9, [r6]
   1867c:	ldr	r3, [r0]
   18680:	cmp	r2, #0
   18684:	str	r3, [r6, #4]
   18688:	str	r6, [r0]
   1868c:	mov	r6, r2
   18690:	bne	18628 <ftello64@plt+0x71c4>
   18694:	str	r9, [r8, #4]
   18698:	ldr	r0, [sp]
   1869c:	add	r8, r8, #8
   186a0:	cmp	r8, r0
   186a4:	bcc	1860c <ftello64@plt+0x71a8>
   186a8:	add	r1, sp, #4
   186ac:	mov	r0, r4
   186b0:	mov	r2, #0
   186b4:	mov	r5, #0
   186b8:	bl	186e0 <ftello64@plt+0x727c>
   186bc:	cmp	r0, #0
   186c0:	beq	186d8 <ftello64@plt+0x7274>
   186c4:	ldr	r0, [sp, #4]
   186c8:	bl	17b84 <ftello64@plt+0x6720>
   186cc:	mov	r0, r5
   186d0:	sub	sp, fp, #28
   186d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   186d8:	bl	11440 <abort@plt>
   186dc:	svcmi	0x00800000
   186e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   186e4:	add	fp, sp, #28
   186e8:	sub	sp, sp, #4
   186ec:	ldr	r8, [r1]
   186f0:	ldr	r3, [r1, #4]
   186f4:	mov	r6, r0
   186f8:	mov	r0, #1
   186fc:	str	r1, [sp]
   18700:	cmp	r8, r3
   18704:	bcs	18904 <ftello64@plt+0x74a0>
   18708:	add	r9, r6, #36	; 0x24
   1870c:	cmp	r2, #0
   18710:	beq	187bc <ftello64@plt+0x7358>
   18714:	mov	sl, #0
   18718:	ldr	r1, [r8]
   1871c:	cmp	r1, #0
   18720:	beq	187ac <ftello64@plt+0x7348>
   18724:	ldr	r7, [r8, #4]
   18728:	cmp	r7, #0
   1872c:	beq	187a8 <ftello64@plt+0x7344>
   18730:	ldr	r1, [r6, #8]
   18734:	ldr	r4, [r7]
   18738:	ldr	r2, [r6, #24]
   1873c:	mov	r0, r4
   18740:	blx	r2
   18744:	ldr	r1, [r6, #8]
   18748:	cmp	r0, r1
   1874c:	bcs	18918 <ftello64@plt+0x74b4>
   18750:	ldr	r3, [r6]
   18754:	ldr	r2, [r7, #4]
   18758:	ldr	r5, [r3, r0, lsl #3]
   1875c:	cmp	r5, #0
   18760:	beq	18770 <ftello64@plt+0x730c>
   18764:	add	r0, r3, r0, lsl #3
   18768:	add	r0, r0, #4
   1876c:	b	18788 <ftello64@plt+0x7324>
   18770:	str	r4, [r3, r0, lsl #3]
   18774:	ldr	r0, [r6, #12]
   18778:	add	r0, r0, #1
   1877c:	str	r0, [r6, #12]
   18780:	mov	r0, r9
   18784:	str	sl, [r7]
   18788:	ldr	r3, [r0]
   1878c:	cmp	r2, #0
   18790:	str	r3, [r7, #4]
   18794:	str	r7, [r0]
   18798:	mov	r7, r2
   1879c:	bne	18734 <ftello64@plt+0x72d0>
   187a0:	ldr	r0, [sp]
   187a4:	ldr	r3, [r0, #4]
   187a8:	str	sl, [r8, #4]
   187ac:	add	r8, r8, #8
   187b0:	cmp	r8, r3
   187b4:	bcc	18718 <ftello64@plt+0x72b4>
   187b8:	b	18900 <ftello64@plt+0x749c>
   187bc:	mov	r5, #0
   187c0:	ldr	sl, [r8]
   187c4:	cmp	sl, #0
   187c8:	beq	188f4 <ftello64@plt+0x7490>
   187cc:	ldr	r7, [r8, #4]
   187d0:	ldr	r1, [r6, #8]
   187d4:	cmp	r7, #0
   187d8:	beq	18854 <ftello64@plt+0x73f0>
   187dc:	mov	sl, #0
   187e0:	ldr	r4, [r7]
   187e4:	ldr	r2, [r6, #24]
   187e8:	mov	r0, r4
   187ec:	blx	r2
   187f0:	ldr	r1, [r6, #8]
   187f4:	cmp	r0, r1
   187f8:	bcs	18918 <ftello64@plt+0x74b4>
   187fc:	ldr	r3, [r6]
   18800:	ldr	r2, [r7, #4]
   18804:	ldr	r5, [r3, r0, lsl #3]
   18808:	cmp	r5, #0
   1880c:	beq	1881c <ftello64@plt+0x73b8>
   18810:	add	r0, r3, r0, lsl #3
   18814:	add	r0, r0, #4
   18818:	b	18834 <ftello64@plt+0x73d0>
   1881c:	str	r4, [r3, r0, lsl #3]
   18820:	ldr	r0, [r6, #12]
   18824:	add	r0, r0, #1
   18828:	str	r0, [r6, #12]
   1882c:	mov	r0, r9
   18830:	str	sl, [r7]
   18834:	ldr	r3, [r0]
   18838:	cmp	r2, #0
   1883c:	str	r3, [r7, #4]
   18840:	str	r7, [r0]
   18844:	mov	r7, r2
   18848:	bne	187e0 <ftello64@plt+0x737c>
   1884c:	ldr	sl, [r8]
   18850:	mov	r5, #0
   18854:	str	r5, [r8, #4]
   18858:	mov	r0, sl
   1885c:	ldr	r2, [r6, #24]
   18860:	blx	r2
   18864:	mov	r4, r0
   18868:	ldr	r0, [r6, #8]
   1886c:	cmp	r4, r0
   18870:	bcs	18918 <ftello64@plt+0x74b4>
   18874:	ldr	r7, [r6]
   18878:	ldr	r0, [r7, r4, lsl #3]
   1887c:	cmp	r0, #0
   18880:	beq	188a0 <ftello64@plt+0x743c>
   18884:	ldr	r0, [r9]
   18888:	cmp	r0, #0
   1888c:	beq	188b4 <ftello64@plt+0x7450>
   18890:	mov	r1, r0
   18894:	ldr	r2, [r1, #4]!
   18898:	str	r2, [r9]
   1889c:	b	188c8 <ftello64@plt+0x7464>
   188a0:	str	sl, [r7, r4, lsl #3]
   188a4:	ldr	r0, [r6, #12]
   188a8:	add	r0, r0, #1
   188ac:	str	r0, [r6, #12]
   188b0:	b	188dc <ftello64@plt+0x7478>
   188b4:	mov	r0, #8
   188b8:	bl	179c8 <ftello64@plt+0x6564>
   188bc:	cmp	r0, #0
   188c0:	beq	1890c <ftello64@plt+0x74a8>
   188c4:	add	r1, r0, #4
   188c8:	str	sl, [r0]
   188cc:	add	r2, r7, r4, lsl #3
   188d0:	ldr	r3, [r2, #4]
   188d4:	str	r3, [r1]
   188d8:	str	r0, [r2, #4]
   188dc:	ldr	r0, [sp]
   188e0:	str	r5, [r8]
   188e4:	ldr	r1, [r0, #12]
   188e8:	ldr	r3, [r0, #4]
   188ec:	sub	r1, r1, #1
   188f0:	str	r1, [r0, #12]
   188f4:	add	r8, r8, #8
   188f8:	cmp	r8, r3
   188fc:	bcc	187c0 <ftello64@plt+0x735c>
   18900:	mov	r0, #1
   18904:	sub	sp, fp, #28
   18908:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1890c:	mov	r0, #0
   18910:	sub	sp, fp, #28
   18914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18918:	bl	11440 <abort@plt>
   1891c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18920:	add	fp, sp, #28
   18924:	sub	sp, sp, #4
   18928:	cmp	r1, #0
   1892c:	beq	18c70 <ftello64@plt+0x780c>
   18930:	mov	r8, r2
   18934:	mov	sl, r1
   18938:	ldr	r1, [r0, #8]
   1893c:	ldr	r2, [r0, #24]
   18940:	mov	r4, r0
   18944:	mov	r0, sl
   18948:	blx	r2
   1894c:	mov	r7, r0
   18950:	ldr	r0, [r4, #8]
   18954:	cmp	r7, r0
   18958:	bcs	18c70 <ftello64@plt+0x780c>
   1895c:	ldr	r5, [r4]
   18960:	mov	r9, r5
   18964:	ldr	r1, [r9, r7, lsl #3]!
   18968:	cmp	r1, #0
   1896c:	beq	18a00 <ftello64@plt+0x759c>
   18970:	cmp	r1, sl
   18974:	beq	189a0 <ftello64@plt+0x753c>
   18978:	ldr	r2, [r4, #28]
   1897c:	mov	r0, sl
   18980:	blx	r2
   18984:	cmp	r0, #0
   18988:	mov	r6, r9
   1898c:	beq	189bc <ftello64@plt+0x7558>
   18990:	ldr	r0, [r6]
   18994:	cmp	r0, #0
   18998:	bne	189a4 <ftello64@plt+0x7540>
   1899c:	b	18a00 <ftello64@plt+0x759c>
   189a0:	mov	r0, sl
   189a4:	cmp	r8, #0
   189a8:	mov	r7, #0
   189ac:	strne	r0, [r8]
   189b0:	mov	r0, r7
   189b4:	sub	sp, fp, #28
   189b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   189bc:	add	r6, r5, r7, lsl #3
   189c0:	ldr	r0, [r6, #4]!
   189c4:	cmp	r0, #0
   189c8:	beq	18a00 <ftello64@plt+0x759c>
   189cc:	ldr	r1, [r0]
   189d0:	cmp	r1, sl
   189d4:	beq	189f4 <ftello64@plt+0x7590>
   189d8:	ldr	r2, [r4, #28]
   189dc:	mov	r0, sl
   189e0:	blx	r2
   189e4:	ldr	r6, [r6]
   189e8:	cmp	r0, #0
   189ec:	beq	189c0 <ftello64@plt+0x755c>
   189f0:	b	18990 <ftello64@plt+0x752c>
   189f4:	mov	r0, sl
   189f8:	cmp	r0, #0
   189fc:	bne	189a4 <ftello64@plt+0x7540>
   18a00:	vldr	s0, [r4, #8]
   18a04:	vldr	s2, [r4, #12]
   18a08:	ldr	r0, [r4, #20]
   18a0c:	vcvt.f32.u32	s0, s0
   18a10:	vcvt.f32.u32	s4, s2
   18a14:	vldr	s2, [r0, #8]
   18a18:	vmul.f32	s6, s2, s0
   18a1c:	vcmpe.f32	s6, s4
   18a20:	vmrs	APSR_nzcv, fpscr
   18a24:	bpl	18b88 <ftello64@plt+0x7724>
   18a28:	movw	r1, #41392	; 0xa1b0
   18a2c:	movt	r1, #1
   18a30:	cmp	r0, r1
   18a34:	beq	18ad0 <ftello64@plt+0x766c>
   18a38:	vldr	s6, [pc, #564]	; 18c74 <ftello64@plt+0x7810>
   18a3c:	vcmpe.f32	s2, s6
   18a40:	vmrs	APSR_nzcv, fpscr
   18a44:	ble	18aac <ftello64@plt+0x7648>
   18a48:	vldr	s8, [pc, #552]	; 18c78 <ftello64@plt+0x7814>
   18a4c:	vcmpe.f32	s2, s8
   18a50:	vmrs	APSR_nzcv, fpscr
   18a54:	bpl	18aac <ftello64@plt+0x7648>
   18a58:	vldr	s8, [pc, #540]	; 18c7c <ftello64@plt+0x7818>
   18a5c:	vldr	s10, [r0, #12]
   18a60:	vcmpe.f32	s10, s8
   18a64:	vmrs	APSR_nzcv, fpscr
   18a68:	ble	18aac <ftello64@plt+0x7648>
   18a6c:	vldr	s8, [r0]
   18a70:	vcmpe.f32	s8, #0.0
   18a74:	vmrs	APSR_nzcv, fpscr
   18a78:	blt	18aac <ftello64@plt+0x7648>
   18a7c:	vadd.f32	s6, s8, s6
   18a80:	vcmpe.f32	s6, s2
   18a84:	vmrs	APSR_nzcv, fpscr
   18a88:	bpl	18aac <ftello64@plt+0x7648>
   18a8c:	vldr	s8, [r0, #4]
   18a90:	vmov.f32	s10, #112	; 0x3f800000  1.0
   18a94:	vcmpe.f32	s8, s10
   18a98:	vmrs	APSR_nzcv, fpscr
   18a9c:	bhi	18aac <ftello64@plt+0x7648>
   18aa0:	vcmpe.f32	s6, s8
   18aa4:	vmrs	APSR_nzcv, fpscr
   18aa8:	bmi	18abc <ftello64@plt+0x7658>
   18aac:	vldr	s2, [pc, #460]	; 18c80 <ftello64@plt+0x781c>
   18ab0:	movw	r0, #41392	; 0xa1b0
   18ab4:	movt	r0, #1
   18ab8:	str	r0, [r4, #20]
   18abc:	vmul.f32	s6, s2, s0
   18ac0:	vcmpe.f32	s6, s4
   18ac4:	vmrs	APSR_nzcv, fpscr
   18ac8:	bmi	18ae4 <ftello64@plt+0x7680>
   18acc:	b	18b88 <ftello64@plt+0x7724>
   18ad0:	mov	r0, r1
   18ad4:	vmul.f32	s6, s2, s0
   18ad8:	vcmpe.f32	s6, s4
   18adc:	vmrs	APSR_nzcv, fpscr
   18ae0:	bpl	18b88 <ftello64@plt+0x7724>
   18ae4:	vldr	s4, [r0, #12]
   18ae8:	ldrb	r0, [r0, #16]
   18aec:	mvn	r7, #0
   18af0:	vmul.f32	s0, s4, s0
   18af4:	vldr	s4, [pc, #392]	; 18c84 <ftello64@plt+0x7820>
   18af8:	cmp	r0, #0
   18afc:	vmul.f32	s2, s2, s0
   18b00:	vseleq.f32	s0, s2, s0
   18b04:	vcmpe.f32	s0, s4
   18b08:	vmrs	APSR_nzcv, fpscr
   18b0c:	bge	18c04 <ftello64@plt+0x77a0>
   18b10:	vcvt.u32.f32	s0, s0
   18b14:	mov	r0, r4
   18b18:	vmov	r1, s0
   18b1c:	bl	1846c <ftello64@plt+0x7008>
   18b20:	cmp	r0, #0
   18b24:	beq	18c04 <ftello64@plt+0x77a0>
   18b28:	ldr	r1, [r4, #8]
   18b2c:	ldr	r2, [r4, #24]
   18b30:	mov	r0, sl
   18b34:	blx	r2
   18b38:	mov	r7, r0
   18b3c:	ldr	r0, [r4, #8]
   18b40:	cmp	r7, r0
   18b44:	bcs	18c70 <ftello64@plt+0x780c>
   18b48:	ldr	r5, [r4]
   18b4c:	mov	r9, r5
   18b50:	ldr	r1, [r9, r7, lsl #3]!
   18b54:	cmp	r1, #0
   18b58:	beq	18bb0 <ftello64@plt+0x774c>
   18b5c:	cmp	r1, sl
   18b60:	mov	r0, sl
   18b64:	beq	18b80 <ftello64@plt+0x771c>
   18b68:	ldr	r2, [r4, #28]
   18b6c:	mov	r0, sl
   18b70:	blx	r2
   18b74:	cmp	r0, #0
   18b78:	beq	18c20 <ftello64@plt+0x77bc>
   18b7c:	ldr	r0, [r9]
   18b80:	cmp	r0, #0
   18b84:	bne	18c70 <ftello64@plt+0x780c>
   18b88:	ldr	r0, [r9]
   18b8c:	cmp	r0, #0
   18b90:	beq	18bb0 <ftello64@plt+0x774c>
   18b94:	ldr	r0, [r4, #36]	; 0x24
   18b98:	cmp	r0, #0
   18b9c:	beq	18bd0 <ftello64@plt+0x776c>
   18ba0:	mov	r1, r0
   18ba4:	ldr	r2, [r1, #4]!
   18ba8:	str	r2, [r4, #36]	; 0x24
   18bac:	b	18be4 <ftello64@plt+0x7780>
   18bb0:	str	sl, [r9]
   18bb4:	ldr	r0, [r4, #12]
   18bb8:	ldr	r1, [r4, #16]
   18bbc:	add	r0, r0, #1
   18bc0:	add	r1, r1, #1
   18bc4:	str	r0, [r4, #12]
   18bc8:	str	r1, [r4, #16]
   18bcc:	b	18c00 <ftello64@plt+0x779c>
   18bd0:	mov	r0, #8
   18bd4:	bl	179c8 <ftello64@plt+0x6564>
   18bd8:	cmp	r0, #0
   18bdc:	beq	18c10 <ftello64@plt+0x77ac>
   18be0:	add	r1, r0, #4
   18be4:	str	sl, [r0]
   18be8:	ldr	r2, [r9, #4]
   18bec:	str	r2, [r1]
   18bf0:	str	r0, [r9, #4]
   18bf4:	ldr	r0, [r4, #16]
   18bf8:	add	r0, r0, #1
   18bfc:	str	r0, [r4, #16]
   18c00:	mov	r7, #1
   18c04:	mov	r0, r7
   18c08:	sub	sp, fp, #28
   18c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c10:	mvn	r7, #0
   18c14:	mov	r0, r7
   18c18:	sub	sp, fp, #28
   18c1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c20:	add	r6, r5, r7, lsl #3
   18c24:	ldr	r0, [r6, #4]!
   18c28:	cmp	r0, #0
   18c2c:	beq	18b88 <ftello64@plt+0x7724>
   18c30:	ldr	r1, [r0]
   18c34:	cmp	r1, sl
   18c38:	beq	18c64 <ftello64@plt+0x7800>
   18c3c:	ldr	r2, [r4, #28]
   18c40:	mov	r0, sl
   18c44:	blx	r2
   18c48:	ldr	r6, [r6]
   18c4c:	cmp	r0, #0
   18c50:	beq	18c24 <ftello64@plt+0x77c0>
   18c54:	ldr	r0, [r6]
   18c58:	cmp	r0, #0
   18c5c:	beq	18b88 <ftello64@plt+0x7724>
   18c60:	b	18c70 <ftello64@plt+0x780c>
   18c64:	mov	r0, sl
   18c68:	cmp	r0, #0
   18c6c:	beq	18b88 <ftello64@plt+0x7724>
   18c70:	bl	11440 <abort@plt>
   18c74:	stclcc	12, cr12, [ip, #820]	; 0x334
   18c78:	svccc	0x00666666
   18c7c:	svccc	0x008ccccd
   18c80:	svccc	0x004ccccd
   18c84:	svcmi	0x00800000
   18c88:	push	{r4, sl, fp, lr}
   18c8c:	add	fp, sp, #8
   18c90:	sub	sp, sp, #8
   18c94:	add	r2, sp, #4
   18c98:	mov	r4, r1
   18c9c:	bl	1891c <ftello64@plt+0x74b8>
   18ca0:	cmn	r0, #1
   18ca4:	beq	18cc0 <ftello64@plt+0x785c>
   18ca8:	ldr	r1, [sp, #4]
   18cac:	cmp	r0, #0
   18cb0:	moveq	r4, r1
   18cb4:	mov	r0, r4
   18cb8:	sub	sp, fp, #8
   18cbc:	pop	{r4, sl, fp, pc}
   18cc0:	mov	r4, #0
   18cc4:	mov	r0, r4
   18cc8:	sub	sp, fp, #8
   18ccc:	pop	{r4, sl, fp, pc}
   18cd0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   18cd4:	add	fp, sp, #24
   18cd8:	mov	r9, r1
   18cdc:	ldr	r1, [r0, #8]
   18ce0:	ldr	r2, [r0, #24]
   18ce4:	mov	r5, r0
   18ce8:	mov	r0, r9
   18cec:	blx	r2
   18cf0:	mov	r7, r0
   18cf4:	ldr	r0, [r5, #8]
   18cf8:	cmp	r7, r0
   18cfc:	bcs	18f6c <ftello64@plt+0x7b08>
   18d00:	ldr	r6, [r5]
   18d04:	mov	r8, #0
   18d08:	mov	r4, r6
   18d0c:	ldr	r1, [r4, r7, lsl #3]!
   18d10:	cmp	r1, #0
   18d14:	beq	18dc8 <ftello64@plt+0x7964>
   18d18:	cmp	r1, r9
   18d1c:	beq	18d38 <ftello64@plt+0x78d4>
   18d20:	ldr	r2, [r5, #28]
   18d24:	mov	r0, r9
   18d28:	blx	r2
   18d2c:	cmp	r0, #0
   18d30:	beq	18d70 <ftello64@plt+0x790c>
   18d34:	ldr	r9, [r4]
   18d38:	add	r0, r6, r7, lsl #3
   18d3c:	ldr	r0, [r0, #4]
   18d40:	cmp	r0, #0
   18d44:	beq	18db8 <ftello64@plt+0x7954>
   18d48:	ldm	r0, {r1, r2}
   18d4c:	stm	r4, {r1, r2}
   18d50:	mov	r1, #0
   18d54:	str	r1, [r0]
   18d58:	ldr	r1, [r5, #36]	; 0x24
   18d5c:	str	r1, [r0, #4]
   18d60:	str	r0, [r5, #36]	; 0x24
   18d64:	cmp	r9, #0
   18d68:	bne	18e00 <ftello64@plt+0x799c>
   18d6c:	b	18dc8 <ftello64@plt+0x7964>
   18d70:	add	r7, r6, r7, lsl #3
   18d74:	ldr	r0, [r7, #4]!
   18d78:	cmp	r0, #0
   18d7c:	beq	18dc8 <ftello64@plt+0x7964>
   18d80:	ldr	r1, [r0]
   18d84:	cmp	r1, r9
   18d88:	beq	18dd0 <ftello64@plt+0x796c>
   18d8c:	ldr	r2, [r5, #28]
   18d90:	mov	r0, r9
   18d94:	blx	r2
   18d98:	ldr	r1, [r7]
   18d9c:	cmp	r0, #0
   18da0:	bne	18dd8 <ftello64@plt+0x7974>
   18da4:	ldr	r0, [r1, #4]!
   18da8:	cmp	r0, #0
   18dac:	mov	r7, r1
   18db0:	bne	18d80 <ftello64@plt+0x791c>
   18db4:	b	18dc8 <ftello64@plt+0x7964>
   18db8:	mov	r0, #0
   18dbc:	str	r0, [r4]
   18dc0:	cmp	r9, #0
   18dc4:	bne	18e00 <ftello64@plt+0x799c>
   18dc8:	mov	r0, r8
   18dcc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   18dd0:	mov	r1, r0
   18dd4:	b	18ddc <ftello64@plt+0x7978>
   18dd8:	ldr	r9, [r1]
   18ddc:	ldr	r0, [r1, #4]
   18de0:	str	r0, [r7]
   18de4:	mov	r0, #0
   18de8:	str	r0, [r1]
   18dec:	ldr	r0, [r5, #36]	; 0x24
   18df0:	str	r0, [r1, #4]
   18df4:	str	r1, [r5, #36]	; 0x24
   18df8:	cmp	r9, #0
   18dfc:	beq	18dc8 <ftello64@plt+0x7964>
   18e00:	ldr	r0, [r5, #16]
   18e04:	sub	r0, r0, #1
   18e08:	str	r0, [r5, #16]
   18e0c:	ldr	r0, [r4]
   18e10:	cmp	r0, #0
   18e14:	bne	18f2c <ftello64@plt+0x7ac8>
   18e18:	ldr	r0, [r5, #12]
   18e1c:	vldr	s0, [r5, #8]
   18e20:	sub	r1, r0, #1
   18e24:	str	r1, [r5, #12]
   18e28:	vmov	s2, r1
   18e2c:	ldr	r0, [r5, #20]
   18e30:	vcvt.f32.u32	s0, s0
   18e34:	vcvt.f32.u32	s2, s2
   18e38:	vldr	s4, [r0]
   18e3c:	vmul.f32	s6, s4, s0
   18e40:	vcmpe.f32	s6, s2
   18e44:	vmrs	APSR_nzcv, fpscr
   18e48:	ble	18f2c <ftello64@plt+0x7ac8>
   18e4c:	movw	r1, #41392	; 0xa1b0
   18e50:	movt	r1, #1
   18e54:	cmp	r0, r1
   18e58:	beq	18ec0 <ftello64@plt+0x7a5c>
   18e5c:	vldr	s8, [pc, #268]	; 18f70 <ftello64@plt+0x7b0c>
   18e60:	vldr	s6, [r0, #8]
   18e64:	vcmpe.f32	s6, s8
   18e68:	vmrs	APSR_nzcv, fpscr
   18e6c:	ble	18e9c <ftello64@plt+0x7a38>
   18e70:	vldr	s10, [pc, #252]	; 18f74 <ftello64@plt+0x7b10>
   18e74:	vcmpe.f32	s6, s10
   18e78:	vmrs	APSR_nzcv, fpscr
   18e7c:	bpl	18e9c <ftello64@plt+0x7a38>
   18e80:	vcmpe.f32	s4, #0.0
   18e84:	vmrs	APSR_nzcv, fpscr
   18e88:	vldrge	s10, [r0, #12]
   18e8c:	vldrge	s12, [pc, #228]	; 18f78 <ftello64@plt+0x7b14>
   18e90:	vcmpege.f32	s10, s12
   18e94:	vmrsge	APSR_nzcv, fpscr
   18e98:	bgt	18f38 <ftello64@plt+0x7ad4>
   18e9c:	vldr	s4, [pc, #216]	; 18f7c <ftello64@plt+0x7b18>
   18ea0:	movw	r0, #41392	; 0xa1b0
   18ea4:	movt	r0, #1
   18ea8:	str	r0, [r5, #20]
   18eac:	vmul.f32	s4, s4, s0
   18eb0:	vcmpe.f32	s4, s2
   18eb4:	vmrs	APSR_nzcv, fpscr
   18eb8:	bgt	18ed4 <ftello64@plt+0x7a70>
   18ebc:	b	18f2c <ftello64@plt+0x7ac8>
   18ec0:	mov	r0, r1
   18ec4:	vmul.f32	s4, s4, s0
   18ec8:	vcmpe.f32	s4, s2
   18ecc:	vmrs	APSR_nzcv, fpscr
   18ed0:	ble	18f2c <ftello64@plt+0x7ac8>
   18ed4:	ldrb	r1, [r0, #16]
   18ed8:	vldr	s2, [r0, #4]
   18edc:	cmp	r1, #0
   18ee0:	vmul.f32	s0, s2, s0
   18ee4:	vldreq	s2, [r0, #8]
   18ee8:	mov	r0, r5
   18eec:	vmuleq.f32	s0, s0, s2
   18ef0:	vcvt.u32.f32	s0, s0
   18ef4:	vmov	r1, s0
   18ef8:	bl	1846c <ftello64@plt+0x7008>
   18efc:	cmp	r0, #0
   18f00:	bne	18f2c <ftello64@plt+0x7ac8>
   18f04:	ldr	r0, [r5, #36]	; 0x24
   18f08:	cmp	r0, #0
   18f0c:	beq	18f24 <ftello64@plt+0x7ac0>
   18f10:	ldr	r4, [r0, #4]
   18f14:	bl	17b84 <ftello64@plt+0x6720>
   18f18:	cmp	r4, #0
   18f1c:	mov	r0, r4
   18f20:	bne	18f10 <ftello64@plt+0x7aac>
   18f24:	mov	r0, #0
   18f28:	str	r0, [r5, #36]	; 0x24
   18f2c:	mov	r8, r9
   18f30:	mov	r0, r8
   18f34:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   18f38:	vadd.f32	s8, s4, s8
   18f3c:	vcmpe.f32	s8, s6
   18f40:	vmrs	APSR_nzcv, fpscr
   18f44:	bpl	18e9c <ftello64@plt+0x7a38>
   18f48:	vldr	s6, [r0, #4]
   18f4c:	vmov.f32	s10, #112	; 0x3f800000  1.0
   18f50:	vcmpe.f32	s6, s10
   18f54:	vmrs	APSR_nzcv, fpscr
   18f58:	bhi	18e9c <ftello64@plt+0x7a38>
   18f5c:	vcmpe.f32	s8, s6
   18f60:	vmrs	APSR_nzcv, fpscr
   18f64:	bmi	18ec4 <ftello64@plt+0x7a60>
   18f68:	b	18e9c <ftello64@plt+0x7a38>
   18f6c:	bl	11440 <abort@plt>
   18f70:	stclcc	12, cr12, [ip, #820]	; 0x334
   18f74:	svccc	0x00666666
   18f78:	svccc	0x008ccccd
   18f7c:	andeq	r0, r0, r0
   18f80:	b	18cd0 <ftello64@plt+0x786c>
   18f84:	push	{fp, lr}
   18f88:	mov	fp, sp
   18f8c:	mov	r0, #14
   18f90:	bl	113f8 <nl_langinfo@plt>
   18f94:	movw	r1, #39710	; 0x9b1e
   18f98:	cmp	r0, #0
   18f9c:	movt	r1, #1
   18fa0:	movne	r1, r0
   18fa4:	movw	r0, #41412	; 0xa1c4
   18fa8:	ldrb	r2, [r1]
   18fac:	movt	r0, #1
   18fb0:	cmp	r2, #0
   18fb4:	movne	r0, r1
   18fb8:	pop	{fp, pc}
   18fbc:	push	{r4, r5, r6, r7, fp, lr}
   18fc0:	add	fp, sp, #16
   18fc4:	sub	sp, sp, #8
   18fc8:	add	r5, sp, #4
   18fcc:	cmp	r0, #0
   18fd0:	mov	r7, r2
   18fd4:	mov	r4, r1
   18fd8:	movne	r5, r0
   18fdc:	mov	r0, r5
   18fe0:	bl	112b4 <mbrtowc@plt>
   18fe4:	mov	r6, r0
   18fe8:	cmp	r7, #0
   18fec:	beq	19010 <ftello64@plt+0x7bac>
   18ff0:	cmn	r6, #2
   18ff4:	bcc	19010 <ftello64@plt+0x7bac>
   18ff8:	mov	r0, #0
   18ffc:	bl	19244 <ftello64@plt+0x7de0>
   19000:	cmp	r0, #0
   19004:	ldrbeq	r0, [r4]
   19008:	moveq	r6, #1
   1900c:	streq	r0, [r5]
   19010:	mov	r0, r6
   19014:	sub	sp, fp, #16
   19018:	pop	{r4, r5, r6, r7, fp, pc}
   1901c:	cmp	r2, #0
   19020:	beq	19050 <ftello64@plt+0x7bec>
   19024:	mvn	r3, #0
   19028:	udiv	r3, r3, r2
   1902c:	cmp	r3, r1
   19030:	bcs	19050 <ftello64@plt+0x7bec>
   19034:	push	{fp, lr}
   19038:	mov	fp, sp
   1903c:	bl	11350 <__errno_location@plt>
   19040:	mov	r1, #12
   19044:	str	r1, [r0]
   19048:	mov	r0, #0
   1904c:	pop	{fp, pc}
   19050:	mul	r1, r2, r1
   19054:	b	179f8 <ftello64@plt+0x6594>
   19058:	mov	r1, #0
   1905c:	mov	r2, #3
   19060:	b	19064 <ftello64@plt+0x7c00>
   19064:	sub	sp, sp, #8
   19068:	push	{r4, r5, r6, r7, fp, lr}
   1906c:	add	fp, sp, #16
   19070:	sub	sp, sp, #8
   19074:	mov	r5, r0
   19078:	add	r0, fp, #8
   1907c:	cmp	r1, #11
   19080:	str	r3, [fp, #12]
   19084:	str	r2, [fp, #8]
   19088:	str	r0, [sp, #4]
   1908c:	bhi	190c8 <ftello64@plt+0x7c64>
   19090:	mov	r0, #1
   19094:	movw	r2, #1300	; 0x514
   19098:	tst	r2, r0, lsl r1
   1909c:	bne	19188 <ftello64@plt+0x7d24>
   190a0:	movw	r2, #2570	; 0xa0a
   190a4:	tst	r2, r0, lsl r1
   190a8:	bne	190f0 <ftello64@plt+0x7c8c>
   190ac:	cmp	r1, #0
   190b0:	bne	190c8 <ftello64@plt+0x7c64>
   190b4:	ldr	r0, [sp, #4]
   190b8:	add	r1, r0, #4
   190bc:	str	r1, [sp, #4]
   190c0:	mov	r1, #0
   190c4:	b	19194 <ftello64@plt+0x7d30>
   190c8:	sub	r0, r1, #1024	; 0x400
   190cc:	cmp	r0, #10
   190d0:	bhi	19188 <ftello64@plt+0x7d24>
   190d4:	mov	r2, #1
   190d8:	movw	r3, #645	; 0x285
   190dc:	tst	r3, r2, lsl r0
   190e0:	bne	19188 <ftello64@plt+0x7d24>
   190e4:	movw	r3, #1282	; 0x502
   190e8:	tst	r3, r2, lsl r0
   190ec:	beq	190fc <ftello64@plt+0x7c98>
   190f0:	mov	r0, r5
   190f4:	bl	113bc <fcntl64@plt>
   190f8:	b	191a0 <ftello64@plt+0x7d3c>
   190fc:	cmp	r0, #6
   19100:	bne	19188 <ftello64@plt+0x7d24>
   19104:	ldr	r0, [sp, #4]
   19108:	movw	r7, #45776	; 0xb2d0
   1910c:	movt	r7, #2
   19110:	add	r1, r0, #4
   19114:	str	r1, [sp, #4]
   19118:	ldr	r6, [r0]
   1911c:	ldr	r0, [r7]
   19120:	cmp	r0, #0
   19124:	blt	191c4 <ftello64@plt+0x7d60>
   19128:	mov	r0, r5
   1912c:	movw	r1, #1030	; 0x406
   19130:	mov	r2, r6
   19134:	bl	113bc <fcntl64@plt>
   19138:	mov	r4, r0
   1913c:	cmn	r0, #1
   19140:	bgt	191b8 <ftello64@plt+0x7d54>
   19144:	bl	11350 <__errno_location@plt>
   19148:	ldr	r0, [r0]
   1914c:	cmp	r0, #22
   19150:	bne	191b8 <ftello64@plt+0x7d54>
   19154:	mov	r0, r5
   19158:	mov	r1, #0
   1915c:	mov	r2, r6
   19160:	bl	113bc <fcntl64@plt>
   19164:	mov	r4, r0
   19168:	cmp	r0, #0
   1916c:	blt	191a4 <ftello64@plt+0x7d40>
   19170:	mvn	r0, #0
   19174:	str	r0, [r7]
   19178:	mov	r0, #1
   1917c:	cmp	r0, #0
   19180:	bne	191f0 <ftello64@plt+0x7d8c>
   19184:	b	191a4 <ftello64@plt+0x7d40>
   19188:	ldr	r0, [sp, #4]
   1918c:	add	r2, r0, #4
   19190:	str	r2, [sp, #4]
   19194:	ldr	r2, [r0]
   19198:	mov	r0, r5
   1919c:	bl	113bc <fcntl64@plt>
   191a0:	mov	r4, r0
   191a4:	mov	r0, r4
   191a8:	sub	sp, fp, #16
   191ac:	pop	{r4, r5, r6, r7, fp, lr}
   191b0:	add	sp, sp, #8
   191b4:	bx	lr
   191b8:	mov	r0, #1
   191bc:	str	r0, [r7]
   191c0:	b	191a4 <ftello64@plt+0x7d40>
   191c4:	mov	r0, r5
   191c8:	mov	r1, #0
   191cc:	mov	r2, r6
   191d0:	bl	113bc <fcntl64@plt>
   191d4:	mov	r4, r0
   191d8:	ldr	r0, [r7]
   191dc:	add	r0, r0, #1
   191e0:	clz	r0, r0
   191e4:	lsr	r0, r0, #5
   191e8:	cmp	r0, #0
   191ec:	beq	191a4 <ftello64@plt+0x7d40>
   191f0:	cmp	r4, #0
   191f4:	blt	191a4 <ftello64@plt+0x7d40>
   191f8:	mov	r0, r4
   191fc:	mov	r1, #1
   19200:	bl	113bc <fcntl64@plt>
   19204:	cmp	r0, #0
   19208:	blt	19224 <ftello64@plt+0x7dc0>
   1920c:	orr	r2, r0, #1
   19210:	mov	r0, r4
   19214:	mov	r1, #2
   19218:	bl	113bc <fcntl64@plt>
   1921c:	cmn	r0, #1
   19220:	bne	191a4 <ftello64@plt+0x7d40>
   19224:	bl	11350 <__errno_location@plt>
   19228:	ldr	r6, [r0]
   1922c:	mov	r5, r0
   19230:	mov	r0, r4
   19234:	bl	1144c <close@plt>
   19238:	str	r6, [r5]
   1923c:	mvn	r4, #0
   19240:	b	191a4 <ftello64@plt+0x7d40>
   19244:	push	{r4, sl, fp, lr}
   19248:	add	fp, sp, #8
   1924c:	sub	sp, sp, #264	; 0x108
   19250:	add	r1, sp, #7
   19254:	movw	r2, #257	; 0x101
   19258:	bl	192a8 <ftello64@plt+0x7e44>
   1925c:	mov	r4, #0
   19260:	cmp	r0, #0
   19264:	bne	1929c <ftello64@plt+0x7e38>
   19268:	movw	r1, #41418	; 0xa1ca
   1926c:	add	r0, sp, #7
   19270:	movt	r1, #1
   19274:	bl	11194 <strcmp@plt>
   19278:	cmp	r0, #0
   1927c:	beq	1929c <ftello64@plt+0x7e38>
   19280:	movw	r1, #41420	; 0xa1cc
   19284:	add	r0, sp, #7
   19288:	movt	r1, #1
   1928c:	bl	11194 <strcmp@plt>
   19290:	mov	r4, r0
   19294:	cmp	r0, #0
   19298:	movwne	r4, #1
   1929c:	mov	r0, r4
   192a0:	sub	sp, fp, #8
   192a4:	pop	{r4, sl, fp, pc}
   192a8:	push	{r4, r5, r6, r7, fp, lr}
   192ac:	add	fp, sp, #16
   192b0:	mov	r4, r1
   192b4:	mov	r1, #0
   192b8:	mov	r6, r2
   192bc:	bl	113d4 <setlocale@plt>
   192c0:	cmp	r0, #0
   192c4:	beq	192f4 <ftello64@plt+0x7e90>
   192c8:	mov	r7, r0
   192cc:	bl	11338 <strlen@plt>
   192d0:	cmp	r0, r6
   192d4:	bcs	19314 <ftello64@plt+0x7eb0>
   192d8:	add	r2, r0, #1
   192dc:	mov	r0, r4
   192e0:	mov	r1, r7
   192e4:	bl	111dc <memcpy@plt>
   192e8:	mov	r5, #0
   192ec:	mov	r0, r5
   192f0:	pop	{r4, r5, r6, r7, fp, pc}
   192f4:	cmp	r6, #0
   192f8:	mov	r5, #22
   192fc:	movne	r0, #0
   19300:	strbne	r0, [r4]
   19304:	movne	r0, r5
   19308:	popne	{r4, r5, r6, r7, fp, pc}
   1930c:	mov	r0, r5
   19310:	pop	{r4, r5, r6, r7, fp, pc}
   19314:	mov	r5, #34	; 0x22
   19318:	cmp	r6, #0
   1931c:	beq	1933c <ftello64@plt+0x7ed8>
   19320:	sub	r6, r6, #1
   19324:	mov	r0, r4
   19328:	mov	r1, r7
   1932c:	mov	r2, r6
   19330:	bl	111dc <memcpy@plt>
   19334:	mov	r0, #0
   19338:	strb	r0, [r4, r6]
   1933c:	mov	r0, r5
   19340:	pop	{r4, r5, r6, r7, fp, pc}
   19344:	mov	r1, #0
   19348:	b	113d4 <setlocale@plt>
   1934c:	cmp	r3, #0
   19350:	cmpeq	r2, #0
   19354:	bne	1936c <ftello64@plt+0x7f08>
   19358:	cmp	r1, #0
   1935c:	cmpeq	r0, #0
   19360:	mvnne	r1, #0
   19364:	mvnne	r0, #0
   19368:	b	19388 <ftello64@plt+0x7f24>
   1936c:	sub	sp, sp, #8
   19370:	push	{sp, lr}
   19374:	bl	19398 <ftello64@plt+0x7f34>
   19378:	ldr	lr, [sp, #4]
   1937c:	add	sp, sp, #8
   19380:	pop	{r2, r3}
   19384:	bx	lr
   19388:	push	{r1, lr}
   1938c:	mov	r0, #8
   19390:	bl	11188 <raise@plt>
   19394:	pop	{r1, pc}
   19398:	cmp	r1, r3
   1939c:	cmpeq	r0, r2
   193a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   193a4:	mov	r4, r0
   193a8:	movcc	r0, #0
   193ac:	mov	r5, r1
   193b0:	ldr	lr, [sp, #36]	; 0x24
   193b4:	movcc	r1, r0
   193b8:	bcc	194b4 <ftello64@plt+0x8050>
   193bc:	cmp	r3, #0
   193c0:	clzeq	ip, r2
   193c4:	clzne	ip, r3
   193c8:	addeq	ip, ip, #32
   193cc:	cmp	r5, #0
   193d0:	clzeq	r1, r4
   193d4:	addeq	r1, r1, #32
   193d8:	clzne	r1, r5
   193dc:	sub	ip, ip, r1
   193e0:	sub	sl, ip, #32
   193e4:	lsl	r9, r3, ip
   193e8:	rsb	fp, ip, #32
   193ec:	orr	r9, r9, r2, lsl sl
   193f0:	orr	r9, r9, r2, lsr fp
   193f4:	lsl	r8, r2, ip
   193f8:	cmp	r5, r9
   193fc:	cmpeq	r4, r8
   19400:	movcc	r0, #0
   19404:	movcc	r1, r0
   19408:	bcc	19424 <ftello64@plt+0x7fc0>
   1940c:	mov	r0, #1
   19410:	subs	r4, r4, r8
   19414:	lsl	r1, r0, sl
   19418:	orr	r1, r1, r0, lsr fp
   1941c:	lsl	r0, r0, ip
   19420:	sbc	r5, r5, r9
   19424:	cmp	ip, #0
   19428:	beq	194b4 <ftello64@plt+0x8050>
   1942c:	lsr	r6, r8, #1
   19430:	orr	r6, r6, r9, lsl #31
   19434:	lsr	r7, r9, #1
   19438:	mov	r2, ip
   1943c:	b	19460 <ftello64@plt+0x7ffc>
   19440:	subs	r3, r4, r6
   19444:	sbc	r8, r5, r7
   19448:	adds	r3, r3, r3
   1944c:	adc	r8, r8, r8
   19450:	adds	r4, r3, #1
   19454:	adc	r5, r8, #0
   19458:	subs	r2, r2, #1
   1945c:	beq	1947c <ftello64@plt+0x8018>
   19460:	cmp	r5, r7
   19464:	cmpeq	r4, r6
   19468:	bcs	19440 <ftello64@plt+0x7fdc>
   1946c:	adds	r4, r4, r4
   19470:	adc	r5, r5, r5
   19474:	subs	r2, r2, #1
   19478:	bne	19460 <ftello64@plt+0x7ffc>
   1947c:	lsr	r3, r4, ip
   19480:	orr	r3, r3, r5, lsl fp
   19484:	lsr	r2, r5, ip
   19488:	orr	r3, r3, r5, lsr sl
   1948c:	adds	r0, r0, r4
   19490:	mov	r4, r3
   19494:	lsl	r3, r2, ip
   19498:	orr	r3, r3, r4, lsl sl
   1949c:	lsl	ip, r4, ip
   194a0:	orr	r3, r3, r4, lsr fp
   194a4:	adc	r1, r1, r5
   194a8:	subs	r0, r0, ip
   194ac:	mov	r5, r2
   194b0:	sbc	r1, r1, r3
   194b4:	cmp	lr, #0
   194b8:	strdne	r4, [lr]
   194bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   194c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   194c4:	mov	r7, r0
   194c8:	ldr	r6, [pc, #72]	; 19518 <ftello64@plt+0x80b4>
   194cc:	ldr	r5, [pc, #72]	; 1951c <ftello64@plt+0x80b8>
   194d0:	add	r6, pc, r6
   194d4:	add	r5, pc, r5
   194d8:	sub	r6, r6, r5
   194dc:	mov	r8, r1
   194e0:	mov	r9, r2
   194e4:	bl	11144 <fdopen@plt-0x20>
   194e8:	asrs	r6, r6, #2
   194ec:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   194f0:	mov	r4, #0
   194f4:	add	r4, r4, #1
   194f8:	ldr	r3, [r5], #4
   194fc:	mov	r2, r9
   19500:	mov	r1, r8
   19504:	mov	r0, r7
   19508:	blx	r3
   1950c:	cmp	r6, r4
   19510:	bne	194f4 <ftello64@plt+0x8090>
   19514:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19518:	andeq	r1, r1, r4, lsr sl
   1951c:	andeq	r1, r1, ip, lsr #20
   19520:	bx	lr
   19524:	ldr	r3, [pc, #12]	; 19538 <ftello64@plt+0x80d4>
   19528:	mov	r1, #0
   1952c:	add	r3, pc, r3
   19530:	ldr	r2, [r3]
   19534:	b	1135c <__cxa_atexit@plt>
   19538:	andeq	r1, r1, r8, ror #23

Disassembly of section .fini:

0001953c <.fini>:
   1953c:	push	{r3, lr}
   19540:	pop	{r3, pc}
