module partsel_00657(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [0:24] x4;
  wire signed [1:31] x5;
  wire signed [5:26] x6;
  wire [28:0] x7;
  wire [29:0] x8;
  wire [28:1] x9;
  wire [29:6] x10;
  wire signed [30:5] x11;
  wire signed [27:0] x12;
  wire signed [25:5] x13;
  wire [2:31] x14;
  wire [26:7] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [24:0] p0 = 41718889;
  localparam signed [27:1] p1 = 560282796;
  localparam signed [28:1] p2 = 878354287;
  localparam [3:25] p3 = 954842049;
  assign x4 = ((x3[21] | p2[13 -: 4]) | ((((!ctrl[1] || !ctrl[1] || ctrl[1] ? p0[19 + s2] : x0[8 + s3]) & x3[22 + s2 -: 5]) ^ p0[12]) + x2));
  assign x5 = p3;
  assign x6 = (x0[16 -: 2] & (((p2 | x0[1 + s1 +: 5]) | {2{p1[15 +: 1]}}) + {(x0[18 + s0 -: 4] | p3[6 + s1 -: 7]), p0}));
  assign x7 = p0[31 + s0 +: 8];
  assign x8 = x6;
  assign x9 = x2[12 + s3];
  assign x10 = ((({(!ctrl[1] || ctrl[2] && !ctrl[3] ? p2 : x5[10]), {2{x2[18 + s3]}}} ^ ({x3[29 + s3 +: 5], ((x1[25 + s3 -: 5] | (((x9[11 + s1] & x8) - x5[22]) & x1[18 -: 4])) - (p1 | x4[15 + s2]))} - (x3 - ((p2[13 +: 4] + x4[29 + s0 -: 8]) | p3[4 + s1])))) - (x3[31 + s0 +: 5] - p0)) & ((x8[6 + s1 +: 8] & {p0[12], (x1[14] & (p1[8] & p3))}) + x7));
  assign x11 = (!ctrl[0] || !ctrl[3] && !ctrl[1] ? x9[16 -: 1] : p1);
  assign x12 = x4[18 -: 4];
  assign x13 = x2[23 + s2 +: 3];
  assign x14 = p0[22];
  assign x15 = x7[16];
  assign y0 = {x7, {2{((ctrl[0] && !ctrl[2] || ctrl[0] ? {2{p1}} : {x13[9 + s0], p1}) | p2[21 -: 1])}}};
  assign y1 = ({2{{2{(((x4[12] ^ p1) - x6[22]) ^ {(x4[18 + s1] - x8[7 + s0 -: 4]), p3[16 -: 2]})}}}} - p2[8 +: 1]);
  assign y2 = x12;
  assign y3 = x6[15 +: 3];
endmodule
