--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml FPGB.twx FPGB.ncd -o FPGB.twr FPGB.pcf -ucf FPGB.ucf

Design file:              FPGB.ncd
Physical constraint file: FPGB.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
4 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! v_blank_int_req                   SLICE_X29Y24.B    SLICE_X15Y38.D1  !
 ! lcd_stat_int_req                  SLICE_X28Y24.A    SLICE_X26Y33.B1  !
 ! timer_int_req                     SLICE_X30Y24.B    SLICE_X29Y24.A4  !
 ! serial_int_req                    SLICE_X29Y27.B    SLICE_X29Y27.C3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y81.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.963ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.928ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y85.A3      net (fanout=1)        0.602   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y85.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X30Y83.A4      net (fanout=3)        0.670   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y83.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y81.B2      net (fanout=1)        0.743   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y81.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (0.913ns logic, 2.015ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X32Y85.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.868ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y85.A3      net (fanout=1)        0.602   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y85.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X32Y85.CX      net (fanout=3)        0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X32Y85.CLK     Tdick                -0.005   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.833ns (0.787ns logic, 1.046ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X33Y85.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.742ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y85.A3      net (fanout=1)        0.602   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y85.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X33Y85.BX      net (fanout=3)        0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X33Y85.CLK     Tdick                -0.011   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.781ns logic, 0.926ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X33Y85.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.315ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.350ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y85.A3      net (fanout=1)        0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y85.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X33Y85.BX      net (fanout=3)        0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X33Y85.CLK     Tckdi       (-Th)     0.231   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (0.498ns logic, 0.852ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X32Y85.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.427ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y85.A3      net (fanout=1)        0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y85.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X32Y85.CX      net (fanout=3)        0.409   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X32Y85.CLK     Tckdi       (-Th)     0.230   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.499ns logic, 0.963ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y81.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.439ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.474ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X32Y85.A3      net (fanout=1)        0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X32Y85.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X30Y83.A4      net (fanout=3)        0.616   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X30Y83.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y81.B2      net (fanout=1)        0.684   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y81.CLK     Tah         (-Th)     0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (0.620ns logic, 1.854ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X34Y85.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.117ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.117ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y64.A3      net (fanout=2)        0.887   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X34Y82.B3      net (fanout=10)       1.942   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X34Y82.B       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X34Y85.CLK     net (fanout=5)        0.650   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (0.638ns logic, 3.479ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.981ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.981ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y68.DQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X31Y68.A2      net (fanout=4)        0.747   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X31Y68.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y82.B2      net (fanout=10)       1.946   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y82.B       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X34Y85.CLK     net (fanout=5)        0.650   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (0.638ns logic, 3.343ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.744ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.744ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y68.DQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X33Y82.D2      net (fanout=10)       1.575   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X33Y82.D       Tilo                  0.094   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X34Y82.B1      net (fanout=1)        0.881   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X34Y82.B       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X34Y85.CLK     net (fanout=5)        0.650   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (0.638ns logic, 3.106ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2140 paths analyzed, 347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.178ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X24Y99.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.143ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y64.A3      net (fanout=2)        0.887   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y82.D2      net (fanout=10)       1.941   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y82.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X24Y99.CE      net (fanout=14)       2.352   icon_control0<19>
    SLICE_X24Y99.CLK     Tceck                 0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.143ns (0.963ns logic, 5.180ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.BQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X29Y68.C2      net (fanout=4)        0.622   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X29Y68.C       Tilo                  0.094   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y82.D1      net (fanout=9)        1.972   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y82.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X24Y99.CE      net (fanout=14)       2.352   icon_control0<19>
    SLICE_X24Y99.CLK     Tceck                 0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (0.984ns logic, 4.946ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.630ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X29Y68.C6      net (fanout=3)        0.322   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X29Y68.C       Tilo                  0.094   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y82.D1      net (fanout=9)        1.972   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y82.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X24Y99.CE      net (fanout=14)       2.352   icon_control0<19>
    SLICE_X24Y99.CLK     Tceck                 0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (0.984ns logic, 4.646ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X24Y96.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.034ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y64.A3      net (fanout=2)        0.887   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y82.D2      net (fanout=10)       1.941   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y82.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X24Y96.CE      net (fanout=14)       2.243   icon_control0<19>
    SLICE_X24Y96.CLK     Tceck                 0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.034ns (0.963ns logic, 5.071ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.BQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X29Y68.C2      net (fanout=4)        0.622   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X29Y68.C       Tilo                  0.094   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y82.D1      net (fanout=9)        1.972   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y82.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X24Y96.CE      net (fanout=14)       2.243   icon_control0<19>
    SLICE_X24Y96.CLK     Tceck                 0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (0.984ns logic, 4.837ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.521ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X29Y68.C6      net (fanout=3)        0.322   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X29Y68.C       Tilo                  0.094   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y82.D1      net (fanout=9)        1.972   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y82.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X24Y96.CE      net (fanout=14)       2.243   icon_control0<19>
    SLICE_X24Y96.CLK     Tceck                 0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.521ns (0.984ns logic, 4.537ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X24Y95.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.030ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y64.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X28Y64.A3      net (fanout=2)        0.887   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X28Y64.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y82.D2      net (fanout=10)       1.941   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y82.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X24Y95.CE      net (fanout=14)       2.239   icon_control0<19>
    SLICE_X24Y95.CLK     Tceck                 0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.030ns (0.963ns logic, 5.067ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.817ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.BQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X29Y68.C2      net (fanout=4)        0.622   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X29Y68.C       Tilo                  0.094   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y82.D1      net (fanout=9)        1.972   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y82.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X24Y95.CE      net (fanout=14)       2.239   icon_control0<19>
    SLICE_X24Y95.CLK     Tceck                 0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (0.984ns logic, 4.833ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y68.AQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X29Y68.C6      net (fanout=3)        0.322   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X29Y68.C       Tilo                  0.094   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y82.D1      net (fanout=9)        1.972   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y82.D       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE
    SLICE_X24Y95.CE      net (fanout=14)       2.239   icon_control0<19>
    SLICE_X24Y95.CLK     Tceck                 0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.517ns (0.984ns logic, 4.533ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X27Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.BQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    SLICE_X27Y64.AX      net (fanout=2)        0.289   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
    SLICE_X27Y64.CLK     Tckdi       (-Th)     0.229   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.185ns logic, 0.289ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (SLICE_X27Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X27Y74.BX      net (fanout=2)        0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X27Y74.CLK     Tckdi       (-Th)     0.231   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.183ns logic, 0.292ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X24Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y76.AQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X24Y76.BX      net (fanout=1)        0.285   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X24Y76.CLK     Tckdi       (-Th)     0.242   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/CLKAU
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAU
  Location pin: RAMB36_X1Y13.CLKARDCLKU
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/REGCLKAU
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAU
  Location pin: RAMB36_X1Y13.REGCLKARDRCLKU
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A/CLK
  Location pin: SLICE_X24Y77.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.272ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X30Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.237ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y62.A1      net (fanout=3)        1.621   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y62.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X30Y68.CE      net (fanout=3)        0.843   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X30Y68.CLK     Tceck                 0.229   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.773ns logic, 2.464ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X30Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.237ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y62.A1      net (fanout=3)        1.621   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y62.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X30Y68.CE      net (fanout=3)        0.843   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X30Y68.CLK     Tceck                 0.229   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.773ns logic, 2.464ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X30Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.237ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X29Y62.A1      net (fanout=3)        1.621   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X29Y62.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X30Y68.CE      net (fanout=3)        0.843   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X30Y68.CLK     Tceck                 0.229   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.773ns logic, 2.464ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X27Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.651ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y62.D5      net (fanout=3)        0.663   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X27Y62.D       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X27Y64.SR      net (fanout=3)        0.280   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X27Y64.CLK     Tcksr       (-Th)    -0.207   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (0.708ns logic, 0.943ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X27Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.652ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y62.D5      net (fanout=3)        0.663   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X27Y62.D       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X27Y64.SR      net (fanout=3)        0.280   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X27Y64.CLK     Tcksr       (-Th)    -0.208   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.652ns (0.709ns logic, 0.943ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X27Y64.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.652ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y62.D5      net (fanout=3)        0.663   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X27Y62.D       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X27Y64.SR      net (fanout=3)        0.280   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X27Y64.CLK     Tcksr       (-Th)    -0.208   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.652ns (0.709ns logic, 0.943ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.890ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X26Y55.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y55.A4      net (fanout=3)        0.379   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y55.CLK     Tas                   0.026   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.476ns logic, 0.379ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X26Y55.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y55.A4      net (fanout=3)        0.349   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X26Y55.CLK     Tah         (-Th)     0.197   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.217ns logic, 0.349ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 111 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X26Y79.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.643ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      3.608ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk4_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AMUX    Treg                  1.983   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X26Y79.SR      net (fanout=3)        1.078   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y79.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (2.530ns logic, 1.078ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.642ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      3.607ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk4_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AMUX    Treg                  1.982   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X26Y79.SR      net (fanout=3)        1.078   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y79.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (2.529ns logic, 1.078ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X26Y79.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.641ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      3.606ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk4_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AMUX    Treg                  1.983   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X26Y79.SR      net (fanout=3)        1.078   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y79.CLK     Tsrck                 0.545   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (2.528ns logic, 1.078ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.640ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      3.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk4_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AMUX    Treg                  1.982   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X26Y79.SR      net (fanout=3)        1.078   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y79.CLK     Tsrck                 0.545   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (2.527ns logic, 1.078ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X26Y78.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.639ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      3.604ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk4_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AMUX    Treg                  1.983   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X26Y78.SR      net (fanout=3)        1.074   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y78.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (2.530ns logic, 1.074ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.638ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      3.603ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk4_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.AMUX    Treg                  1.982   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X26Y78.SR      net (fanout=3)        1.074   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y78.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (2.529ns logic, 1.074ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X27Y73.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.525ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk4_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y73.BQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X27Y73.B5      net (fanout=2)        0.342   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X27Y73.CLK     Tah         (-Th)     0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.218ns logic, 0.342ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X27Y75.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.525ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk4_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.BQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X27Y75.B5      net (fanout=2)        0.342   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X27Y75.CLK     Tah         (-Th)     0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.218ns logic, 0.342ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X26Y74.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.545ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk4_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X26Y74.A5      net (fanout=2)        0.363   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X26Y74.CLK     Tah         (-Th)     0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.217ns logic, 0.363ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 223 paths analyzed, 206 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y81.B2), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.615ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.580ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk4_2_OBUF rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X29Y84.B1      net (fanout=2)        1.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X29Y84.AMUX    Topba                 0.371   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X30Y83.A3      net (fanout=1)        0.599   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X30Y83.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y81.B2      net (fanout=1)        0.743   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y81.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (0.942ns logic, 2.638ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.523ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.488ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk4_2_OBUF rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y84.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X29Y84.B2      net (fanout=2)        1.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X29Y84.AMUX    Topba                 0.371   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X30Y83.A3      net (fanout=1)        0.599   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X30Y83.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y81.B2      net (fanout=1)        0.743   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y81.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (0.942ns logic, 2.546ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.207ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk4_2_OBUF rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y84.AQ      Tcko                  0.471   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X29Y84.A1      net (fanout=1)        0.864   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X29Y84.AMUX    Tilo                  0.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X30Y83.A3      net (fanout=1)        0.599   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X30Y83.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y81.B2      net (fanout=1)        0.743   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y81.CLK     Tas                   0.027   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (0.966ns logic, 2.206ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X28Y103.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.160ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.160ns (Levels of Logic = 0)
  Source Clock:         clk4_2_OBUF rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y82.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X28Y103.A4     net (fanout=17)       2.710   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (0.450ns logic, 2.710ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X28Y102.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.034ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.034ns (Levels of Logic = 0)
  Source Clock:         clk4_2_OBUF rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y82.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X28Y102.A4     net (fanout=17)       2.584   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.450ns logic, 2.584ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ext_clk_p = PERIOD TIMEGRP "ext_clk_p" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ext_clk_p = PERIOD TIMEGRP "ext_clk_p" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: systemPLL_inst/PLL_ADV_INST/CLKIN1
  Logical resource: systemPLL_inst/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: systemPLL_inst/CLKIN1_IBUFGDS
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: systemPLL_inst/PLL_ADV_INST/CLKIN1
  Logical resource: systemPLL_inst/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: systemPLL_inst/CLKIN1_IBUFGDS
--------------------------------------------------------------------------------
Slack: 3.451ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.549ns (645.578MHz) (Tpllper_CLKIN)
  Physical resource: systemPLL_inst/PLL_ADV_INST/CLKIN1
  Logical resource: systemPLL_inst/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: systemPLL_inst/CLKIN1_IBUFGDS
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_systemPLL_inst_CLKOUT0_BUF = PERIOD TIMEGRP 
"systemPLL_inst_CLKOUT0_BUF"         TS_ext_clk_p / 0.021 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7707772 paths analyzed, 1952 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  44.909ns.
--------------------------------------------------------------------------------

Paths for end point dma_engine_inst/GDMA_address_bus_rd_count_0 (SLICE_X45Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     32.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chrontel_serial_bus_driver_inst/complete (FF)
  Destination:          dma_engine_inst/GDMA_address_bus_rd_count_0 (FF)
  Requirement:          39.683ns
  Data Path Delay:      6.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (3.360 - 3.544)
  Source Clock:         clk25_2 rising at 198.412ns
  Destination Clock:    clk4_2_OBUF rising at 238.095ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: chrontel_serial_bus_driver_inst/complete to dma_engine_inst/GDMA_address_bus_rd_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y89.DQ      Tcko                  0.471   chrontel_serial_bus_driver_inst/complete
                                                       chrontel_serial_bus_driver_inst/complete
    SLICE_X49Y23.A1      net (fanout=13)       5.287   chrontel_serial_bus_driver_inst/complete
    SLICE_X49Y23.A       Tilo                  0.094   reset_n
                                                       reset_n1
    SLICE_X45Y17.CE      net (fanout=5)        0.829   reset_n
    SLICE_X45Y17.CLK     Tceck                 0.229   dma_engine_inst/GDMA_address_bus_rd_count<1>
                                                       dma_engine_inst/GDMA_address_bus_rd_count_0
    -------------------------------------------------  ---------------------------
    Total                                      6.910ns (0.794ns logic, 6.116ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point dma_engine_inst/GDMA_address_bus_rd_count_1 (SLICE_X45Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     32.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chrontel_serial_bus_driver_inst/complete (FF)
  Destination:          dma_engine_inst/GDMA_address_bus_rd_count_1 (FF)
  Requirement:          39.683ns
  Data Path Delay:      6.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (3.360 - 3.544)
  Source Clock:         clk25_2 rising at 198.412ns
  Destination Clock:    clk4_2_OBUF rising at 238.095ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: chrontel_serial_bus_driver_inst/complete to dma_engine_inst/GDMA_address_bus_rd_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y89.DQ      Tcko                  0.471   chrontel_serial_bus_driver_inst/complete
                                                       chrontel_serial_bus_driver_inst/complete
    SLICE_X49Y23.A1      net (fanout=13)       5.287   chrontel_serial_bus_driver_inst/complete
    SLICE_X49Y23.A       Tilo                  0.094   reset_n
                                                       reset_n1
    SLICE_X45Y17.CE      net (fanout=5)        0.829   reset_n
    SLICE_X45Y17.CLK     Tceck                 0.229   dma_engine_inst/GDMA_address_bus_rd_count<1>
                                                       dma_engine_inst/GDMA_address_bus_rd_count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.910ns (0.794ns logic, 6.116ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point dma_engine_inst/GDMA_address_bus_rd_count_2 (SLICE_X47Y18.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     32.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chrontel_serial_bus_driver_inst/complete (FF)
  Destination:          dma_engine_inst/GDMA_address_bus_rd_count_2 (FF)
  Requirement:          39.683ns
  Data Path Delay:      6.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.175ns (3.369 - 3.544)
  Source Clock:         clk25_2 rising at 198.412ns
  Destination Clock:    clk4_2_OBUF rising at 238.095ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: chrontel_serial_bus_driver_inst/complete to dma_engine_inst/GDMA_address_bus_rd_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y89.DQ      Tcko                  0.471   chrontel_serial_bus_driver_inst/complete
                                                       chrontel_serial_bus_driver_inst/complete
    SLICE_X49Y23.A1      net (fanout=13)       5.287   chrontel_serial_bus_driver_inst/complete
    SLICE_X49Y23.A       Tilo                  0.094   reset_n
                                                       reset_n1
    SLICE_X47Y18.CE      net (fanout=5)        0.837   reset_n
    SLICE_X47Y18.CLK     Tceck                 0.229   dma_engine_inst/GDMA_address_bus_rd_count<6>
                                                       dma_engine_inst/GDMA_address_bus_rd_count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (0.794ns logic, 6.124ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_systemPLL_inst_CLKOUT0_BUF = PERIOD TIMEGRP "systemPLL_inst_CLKOUT0_BUF"
        TS_ext_clk_p / 0.021 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X24Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.135 - 0.125)
  Source Clock:         clk4_2_OBUF rising at 238.095ns
  Destination Clock:    clk4_2_OBUF rising at 238.095ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y87.BQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    SLICE_X24Y87.AX      net (fanout=2)        0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<0>
    SLICE_X24Y87.CLK     Tckdi       (-Th)     0.236   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.178ns logic, 0.156ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (SLICE_X27Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk4_2_OBUF rising at 238.095ns
  Destination Clock:    clk4_2_OBUF rising at 238.095ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y84.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X27Y84.AX      net (fanout=2)        0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X27Y84.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.185ns logic, 0.155ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (SLICE_X29Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk4_2_OBUF rising at 238.095ns
  Destination Clock:    clk4_2_OBUF rising at 238.095ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y85.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X29Y85.AX      net (fanout=2)        0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X29Y85.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.185ns logic, 0.155ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_systemPLL_inst_CLKOUT0_BUF = PERIOD TIMEGRP "systemPLL_inst_CLKOUT0_BUF"
        TS_ext_clk_p / 0.021 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 235.873ns (period - min period limit)
  Period: 238.095ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: memory_inst/boot_ROM/Mrom_data_out1/CLKAL
  Logical resource: memory_inst/boot_ROM/Mrom_data_out1/CLKAL
  Location pin: RAMB36_X0Y8.CLKARDCLKL
  Clock network: clk4_2_OBUF
--------------------------------------------------------------------------------
Slack: 235.873ns (period - min period limit)
  Period: 238.095ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: memory_inst/boot_ROM/Mrom_data_out1/REGCLKAL
  Logical resource: memory_inst/boot_ROM/Mrom_data_out1/REGCLKAL
  Location pin: RAMB36_X0Y8.REGCLKARDRCLKL
  Clock network: clk4_2_OBUF
--------------------------------------------------------------------------------
Slack: 235.873ns (period - min period limit)
  Period: 238.095ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: memory_inst/work_ram_bank7/Mram_ram/CLKAL
  Logical resource: memory_inst/work_ram_bank7/Mram_ram/CLKAL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: clk4_2_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_systemPLL_inst_CLKOUT1_BUF = PERIOD TIMEGRP 
"systemPLL_inst_CLKOUT1_BUF"         TS_ext_clk_p / 0.126 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 827510 paths analyzed, 2332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.111ns.
--------------------------------------------------------------------------------

Paths for end point ppu_inst/VRAM_bank0/Mram_ram2 (RAMB36_X2Y1.ENAU), 643 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_inst/counterX_0 (FF)
  Destination:          ppu_inst/VRAM_bank0/Mram_ram2 (RAM)
  Requirement:          39.682ns
  Data Path Delay:      16.605ns (Levels of Logic = 15)
  Clock Path Skew:      -0.115ns (3.527 - 3.642)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 39.682ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ppu_inst/counterX_0 to ppu_inst/VRAM_bank0/Mram_ram2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y8.AQ         Tcko                  0.450   ppu_inst/counterX<3>
                                                         ppu_inst/counterX_0
    SLICE_X54Y10.A1        net (fanout=7)        1.239   ppu_inst/counterX<0>
    SLICE_X54Y10.A         Tilo                  0.094   ppu_inst/v_blank_int_sig69
                                                         ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A5        net (fanout=1)        0.532   ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A         Tilo                  0.094   frame_buffer_inst/ppu_vblank_pulse<1>
                                                         ppu_inst/v_blank_int_sig71
    SLICE_X28Y15.A5        net (fanout=1)        1.696   v_blank_int_sig
    SLICE_X28Y15.A         Tilo                  0.094   special_registers_inst/IF_reg<0>
                                                         special_registers_inst/IF_0_or00011
    SLICE_X29Y24.B4        net (fanout=3)        0.876   IF<0>
    SLICE_X29Y24.B         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         special_registers_inst/v_blank_int_req1
    SLICE_X26Y33.B3        net (fanout=21)       2.741   v_blank_int_req
    SLICE_X26Y33.B         Tilo                  0.094   cpu_top_inst/cpu_control_inst/control_word<74>
                                                         cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1
    SLICE_X30Y24.D5        net (fanout=2)        1.207   cpu_lcd_stat_int_clear
    SLICE_X30Y24.D         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_1_or00001
    SLICE_X28Y24.A6        net (fanout=3)        0.319   IF<1>
    SLICE_X28Y24.A         Tilo                  0.094   special_registers_inst/serial_int_set
                                                         special_registers_inst/lcd_stat_int_req1
    SLICE_X29Y24.A6        net (fanout=20)       0.178   lcd_stat_int_req
    SLICE_X29Y24.A         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1
    SLICE_X30Y24.A6        net (fanout=2)        0.301   cpu_timer_int_clear
    SLICE_X30Y24.A         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_2_or00001
    SLICE_X30Y24.B6        net (fanout=3)        0.163   IF<2>
    SLICE_X30Y24.B         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/timer_int_req1
    SLICE_X29Y27.C5        net (fanout=19)       0.579   timer_int_req
    SLICE_X29Y27.C         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1
    SLICE_X29Y27.D5        net (fanout=2)        0.233   cpu_serial_int_clear
    SLICE_X29Y27.D         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/IF_3_or00001
    SLICE_X29Y27.B5        net (fanout=3)        0.367   IF<3>
    SLICE_X29Y27.B         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/serial_int_req1
    SLICE_X29Y23.B4        net (fanout=34)       0.740   serial_int_req
    SLICE_X29Y23.B         Tilo                  0.094   memory_router_inst/address_bus_reg<9>
                                                         cpu_top_inst/cpu_control_inst/control_word_9_mux0000238
    SLICE_X32Y10.A5        net (fanout=20)       0.995   address_bus_we
    SLICE_X32Y10.A         Tilo                  0.094   ppu_inst/mem_enable_VRAM_bank0
                                                         ppu_inst/mem_enable_VRAM_bank01
    RAMB36_X2Y1.ENAU       net (fanout=4)        2.165   ppu_inst/mem_enable_VRAM_bank0
    RAMB36_X2Y1.CLKARDCLKU Trcck_ENA             0.414   ppu_inst/VRAM_bank0/Mram_ram2
                                                         ppu_inst/VRAM_bank0/Mram_ram2
    ---------------------------------------------------  ---------------------------
    Total                                       16.605ns (2.274ns logic, 14.331ns route)
                                                         (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_inst/counterY_3 (FF)
  Destination:          ppu_inst/VRAM_bank0/Mram_ram2 (RAM)
  Requirement:          39.682ns
  Data Path Delay:      16.351ns (Levels of Logic = 15)
  Clock Path Skew:      -0.116ns (3.527 - 3.643)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 39.682ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ppu_inst/counterY_3 to ppu_inst/VRAM_bank0/Mram_ram2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X52Y12.DQ        Tcko                  0.471   ppu_inst/counterY<3>
                                                         ppu_inst/counterY_3
    SLICE_X54Y10.A2        net (fanout=8)        0.964   ppu_inst/counterY<3>
    SLICE_X54Y10.A         Tilo                  0.094   ppu_inst/v_blank_int_sig69
                                                         ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A5        net (fanout=1)        0.532   ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A         Tilo                  0.094   frame_buffer_inst/ppu_vblank_pulse<1>
                                                         ppu_inst/v_blank_int_sig71
    SLICE_X28Y15.A5        net (fanout=1)        1.696   v_blank_int_sig
    SLICE_X28Y15.A         Tilo                  0.094   special_registers_inst/IF_reg<0>
                                                         special_registers_inst/IF_0_or00011
    SLICE_X29Y24.B4        net (fanout=3)        0.876   IF<0>
    SLICE_X29Y24.B         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         special_registers_inst/v_blank_int_req1
    SLICE_X26Y33.B3        net (fanout=21)       2.741   v_blank_int_req
    SLICE_X26Y33.B         Tilo                  0.094   cpu_top_inst/cpu_control_inst/control_word<74>
                                                         cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1
    SLICE_X30Y24.D5        net (fanout=2)        1.207   cpu_lcd_stat_int_clear
    SLICE_X30Y24.D         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_1_or00001
    SLICE_X28Y24.A6        net (fanout=3)        0.319   IF<1>
    SLICE_X28Y24.A         Tilo                  0.094   special_registers_inst/serial_int_set
                                                         special_registers_inst/lcd_stat_int_req1
    SLICE_X29Y24.A6        net (fanout=20)       0.178   lcd_stat_int_req
    SLICE_X29Y24.A         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1
    SLICE_X30Y24.A6        net (fanout=2)        0.301   cpu_timer_int_clear
    SLICE_X30Y24.A         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_2_or00001
    SLICE_X30Y24.B6        net (fanout=3)        0.163   IF<2>
    SLICE_X30Y24.B         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/timer_int_req1
    SLICE_X29Y27.C5        net (fanout=19)       0.579   timer_int_req
    SLICE_X29Y27.C         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1
    SLICE_X29Y27.D5        net (fanout=2)        0.233   cpu_serial_int_clear
    SLICE_X29Y27.D         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/IF_3_or00001
    SLICE_X29Y27.B5        net (fanout=3)        0.367   IF<3>
    SLICE_X29Y27.B         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/serial_int_req1
    SLICE_X29Y23.B4        net (fanout=34)       0.740   serial_int_req
    SLICE_X29Y23.B         Tilo                  0.094   memory_router_inst/address_bus_reg<9>
                                                         cpu_top_inst/cpu_control_inst/control_word_9_mux0000238
    SLICE_X32Y10.A5        net (fanout=20)       0.995   address_bus_we
    SLICE_X32Y10.A         Tilo                  0.094   ppu_inst/mem_enable_VRAM_bank0
                                                         ppu_inst/mem_enable_VRAM_bank01
    RAMB36_X2Y1.ENAU       net (fanout=4)        2.165   ppu_inst/mem_enable_VRAM_bank0
    RAMB36_X2Y1.CLKARDCLKU Trcck_ENA             0.414   ppu_inst/VRAM_bank0/Mram_ram2
                                                         ppu_inst/VRAM_bank0/Mram_ram2
    ---------------------------------------------------  ---------------------------
    Total                                       16.351ns (2.295ns logic, 14.056ns route)
                                                         (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_inst/counterX_4 (FF)
  Destination:          ppu_inst/VRAM_bank0/Mram_ram2 (RAM)
  Requirement:          39.682ns
  Data Path Delay:      16.328ns (Levels of Logic = 15)
  Clock Path Skew:      -0.109ns (3.527 - 3.636)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 39.682ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ppu_inst/counterX_4 to ppu_inst/VRAM_bank0/Mram_ram2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y9.AQ         Tcko                  0.450   ppu_inst/counterX<7>
                                                         ppu_inst/counterX_4
    SLICE_X54Y9.A1         net (fanout=4)        0.922   ppu_inst/counterX<4>
    SLICE_X54Y9.A          Tilo                  0.094   ppu_inst/v_blank_int_sig24
                                                         ppu_inst/v_blank_int_sig24
    SLICE_X53Y13.A6        net (fanout=1)        0.572   ppu_inst/v_blank_int_sig24
    SLICE_X53Y13.A         Tilo                  0.094   frame_buffer_inst/ppu_vblank_pulse<1>
                                                         ppu_inst/v_blank_int_sig71
    SLICE_X28Y15.A5        net (fanout=1)        1.696   v_blank_int_sig
    SLICE_X28Y15.A         Tilo                  0.094   special_registers_inst/IF_reg<0>
                                                         special_registers_inst/IF_0_or00011
    SLICE_X29Y24.B4        net (fanout=3)        0.876   IF<0>
    SLICE_X29Y24.B         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         special_registers_inst/v_blank_int_req1
    SLICE_X26Y33.B3        net (fanout=21)       2.741   v_blank_int_req
    SLICE_X26Y33.B         Tilo                  0.094   cpu_top_inst/cpu_control_inst/control_word<74>
                                                         cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1
    SLICE_X30Y24.D5        net (fanout=2)        1.207   cpu_lcd_stat_int_clear
    SLICE_X30Y24.D         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_1_or00001
    SLICE_X28Y24.A6        net (fanout=3)        0.319   IF<1>
    SLICE_X28Y24.A         Tilo                  0.094   special_registers_inst/serial_int_set
                                                         special_registers_inst/lcd_stat_int_req1
    SLICE_X29Y24.A6        net (fanout=20)       0.178   lcd_stat_int_req
    SLICE_X29Y24.A         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1
    SLICE_X30Y24.A6        net (fanout=2)        0.301   cpu_timer_int_clear
    SLICE_X30Y24.A         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_2_or00001
    SLICE_X30Y24.B6        net (fanout=3)        0.163   IF<2>
    SLICE_X30Y24.B         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/timer_int_req1
    SLICE_X29Y27.C5        net (fanout=19)       0.579   timer_int_req
    SLICE_X29Y27.C         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1
    SLICE_X29Y27.D5        net (fanout=2)        0.233   cpu_serial_int_clear
    SLICE_X29Y27.D         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/IF_3_or00001
    SLICE_X29Y27.B5        net (fanout=3)        0.367   IF<3>
    SLICE_X29Y27.B         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/serial_int_req1
    SLICE_X29Y23.B4        net (fanout=34)       0.740   serial_int_req
    SLICE_X29Y23.B         Tilo                  0.094   memory_router_inst/address_bus_reg<9>
                                                         cpu_top_inst/cpu_control_inst/control_word_9_mux0000238
    SLICE_X32Y10.A5        net (fanout=20)       0.995   address_bus_we
    SLICE_X32Y10.A         Tilo                  0.094   ppu_inst/mem_enable_VRAM_bank0
                                                         ppu_inst/mem_enable_VRAM_bank01
    RAMB36_X2Y1.ENAU       net (fanout=4)        2.165   ppu_inst/mem_enable_VRAM_bank0
    RAMB36_X2Y1.CLKARDCLKU Trcck_ENA             0.414   ppu_inst/VRAM_bank0/Mram_ram2
                                                         ppu_inst/VRAM_bank0/Mram_ram2
    ---------------------------------------------------  ---------------------------
    Total                                       16.328ns (2.274ns logic, 14.054ns route)
                                                         (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point ppu_inst/VRAM_bank0/Mram_ram2 (RAMB36_X2Y1.ENARDENL), 643 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_inst/counterX_0 (FF)
  Destination:          ppu_inst/VRAM_bank0/Mram_ram2 (RAM)
  Requirement:          39.682ns
  Data Path Delay:      16.605ns (Levels of Logic = 15)
  Clock Path Skew:      -0.105ns (3.537 - 3.642)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 39.682ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ppu_inst/counterX_0 to ppu_inst/VRAM_bank0/Mram_ram2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y8.AQ         Tcko                  0.450   ppu_inst/counterX<3>
                                                         ppu_inst/counterX_0
    SLICE_X54Y10.A1        net (fanout=7)        1.239   ppu_inst/counterX<0>
    SLICE_X54Y10.A         Tilo                  0.094   ppu_inst/v_blank_int_sig69
                                                         ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A5        net (fanout=1)        0.532   ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A         Tilo                  0.094   frame_buffer_inst/ppu_vblank_pulse<1>
                                                         ppu_inst/v_blank_int_sig71
    SLICE_X28Y15.A5        net (fanout=1)        1.696   v_blank_int_sig
    SLICE_X28Y15.A         Tilo                  0.094   special_registers_inst/IF_reg<0>
                                                         special_registers_inst/IF_0_or00011
    SLICE_X29Y24.B4        net (fanout=3)        0.876   IF<0>
    SLICE_X29Y24.B         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         special_registers_inst/v_blank_int_req1
    SLICE_X26Y33.B3        net (fanout=21)       2.741   v_blank_int_req
    SLICE_X26Y33.B         Tilo                  0.094   cpu_top_inst/cpu_control_inst/control_word<74>
                                                         cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1
    SLICE_X30Y24.D5        net (fanout=2)        1.207   cpu_lcd_stat_int_clear
    SLICE_X30Y24.D         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_1_or00001
    SLICE_X28Y24.A6        net (fanout=3)        0.319   IF<1>
    SLICE_X28Y24.A         Tilo                  0.094   special_registers_inst/serial_int_set
                                                         special_registers_inst/lcd_stat_int_req1
    SLICE_X29Y24.A6        net (fanout=20)       0.178   lcd_stat_int_req
    SLICE_X29Y24.A         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1
    SLICE_X30Y24.A6        net (fanout=2)        0.301   cpu_timer_int_clear
    SLICE_X30Y24.A         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_2_or00001
    SLICE_X30Y24.B6        net (fanout=3)        0.163   IF<2>
    SLICE_X30Y24.B         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/timer_int_req1
    SLICE_X29Y27.C5        net (fanout=19)       0.579   timer_int_req
    SLICE_X29Y27.C         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1
    SLICE_X29Y27.D5        net (fanout=2)        0.233   cpu_serial_int_clear
    SLICE_X29Y27.D         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/IF_3_or00001
    SLICE_X29Y27.B5        net (fanout=3)        0.367   IF<3>
    SLICE_X29Y27.B         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/serial_int_req1
    SLICE_X29Y23.B4        net (fanout=34)       0.740   serial_int_req
    SLICE_X29Y23.B         Tilo                  0.094   memory_router_inst/address_bus_reg<9>
                                                         cpu_top_inst/cpu_control_inst/control_word_9_mux0000238
    SLICE_X32Y10.A5        net (fanout=20)       0.995   address_bus_we
    SLICE_X32Y10.A         Tilo                  0.094   ppu_inst/mem_enable_VRAM_bank0
                                                         ppu_inst/mem_enable_VRAM_bank01
    RAMB36_X2Y1.ENARDENL   net (fanout=4)        2.165   ppu_inst/mem_enable_VRAM_bank0
    RAMB36_X2Y1.CLKARDCLKL Trcck_ENA             0.414   ppu_inst/VRAM_bank0/Mram_ram2
                                                         ppu_inst/VRAM_bank0/Mram_ram2
    ---------------------------------------------------  ---------------------------
    Total                                       16.605ns (2.274ns logic, 14.331ns route)
                                                         (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_inst/counterY_3 (FF)
  Destination:          ppu_inst/VRAM_bank0/Mram_ram2 (RAM)
  Requirement:          39.682ns
  Data Path Delay:      16.351ns (Levels of Logic = 15)
  Clock Path Skew:      -0.106ns (3.537 - 3.643)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 39.682ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ppu_inst/counterY_3 to ppu_inst/VRAM_bank0/Mram_ram2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X52Y12.DQ        Tcko                  0.471   ppu_inst/counterY<3>
                                                         ppu_inst/counterY_3
    SLICE_X54Y10.A2        net (fanout=8)        0.964   ppu_inst/counterY<3>
    SLICE_X54Y10.A         Tilo                  0.094   ppu_inst/v_blank_int_sig69
                                                         ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A5        net (fanout=1)        0.532   ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A         Tilo                  0.094   frame_buffer_inst/ppu_vblank_pulse<1>
                                                         ppu_inst/v_blank_int_sig71
    SLICE_X28Y15.A5        net (fanout=1)        1.696   v_blank_int_sig
    SLICE_X28Y15.A         Tilo                  0.094   special_registers_inst/IF_reg<0>
                                                         special_registers_inst/IF_0_or00011
    SLICE_X29Y24.B4        net (fanout=3)        0.876   IF<0>
    SLICE_X29Y24.B         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         special_registers_inst/v_blank_int_req1
    SLICE_X26Y33.B3        net (fanout=21)       2.741   v_blank_int_req
    SLICE_X26Y33.B         Tilo                  0.094   cpu_top_inst/cpu_control_inst/control_word<74>
                                                         cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1
    SLICE_X30Y24.D5        net (fanout=2)        1.207   cpu_lcd_stat_int_clear
    SLICE_X30Y24.D         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_1_or00001
    SLICE_X28Y24.A6        net (fanout=3)        0.319   IF<1>
    SLICE_X28Y24.A         Tilo                  0.094   special_registers_inst/serial_int_set
                                                         special_registers_inst/lcd_stat_int_req1
    SLICE_X29Y24.A6        net (fanout=20)       0.178   lcd_stat_int_req
    SLICE_X29Y24.A         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1
    SLICE_X30Y24.A6        net (fanout=2)        0.301   cpu_timer_int_clear
    SLICE_X30Y24.A         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_2_or00001
    SLICE_X30Y24.B6        net (fanout=3)        0.163   IF<2>
    SLICE_X30Y24.B         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/timer_int_req1
    SLICE_X29Y27.C5        net (fanout=19)       0.579   timer_int_req
    SLICE_X29Y27.C         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1
    SLICE_X29Y27.D5        net (fanout=2)        0.233   cpu_serial_int_clear
    SLICE_X29Y27.D         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/IF_3_or00001
    SLICE_X29Y27.B5        net (fanout=3)        0.367   IF<3>
    SLICE_X29Y27.B         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/serial_int_req1
    SLICE_X29Y23.B4        net (fanout=34)       0.740   serial_int_req
    SLICE_X29Y23.B         Tilo                  0.094   memory_router_inst/address_bus_reg<9>
                                                         cpu_top_inst/cpu_control_inst/control_word_9_mux0000238
    SLICE_X32Y10.A5        net (fanout=20)       0.995   address_bus_we
    SLICE_X32Y10.A         Tilo                  0.094   ppu_inst/mem_enable_VRAM_bank0
                                                         ppu_inst/mem_enable_VRAM_bank01
    RAMB36_X2Y1.ENARDENL   net (fanout=4)        2.165   ppu_inst/mem_enable_VRAM_bank0
    RAMB36_X2Y1.CLKARDCLKL Trcck_ENA             0.414   ppu_inst/VRAM_bank0/Mram_ram2
                                                         ppu_inst/VRAM_bank0/Mram_ram2
    ---------------------------------------------------  ---------------------------
    Total                                       16.351ns (2.295ns logic, 14.056ns route)
                                                         (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_inst/counterX_4 (FF)
  Destination:          ppu_inst/VRAM_bank0/Mram_ram2 (RAM)
  Requirement:          39.682ns
  Data Path Delay:      16.328ns (Levels of Logic = 15)
  Clock Path Skew:      -0.099ns (3.537 - 3.636)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 39.682ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ppu_inst/counterX_4 to ppu_inst/VRAM_bank0/Mram_ram2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y9.AQ         Tcko                  0.450   ppu_inst/counterX<7>
                                                         ppu_inst/counterX_4
    SLICE_X54Y9.A1         net (fanout=4)        0.922   ppu_inst/counterX<4>
    SLICE_X54Y9.A          Tilo                  0.094   ppu_inst/v_blank_int_sig24
                                                         ppu_inst/v_blank_int_sig24
    SLICE_X53Y13.A6        net (fanout=1)        0.572   ppu_inst/v_blank_int_sig24
    SLICE_X53Y13.A         Tilo                  0.094   frame_buffer_inst/ppu_vblank_pulse<1>
                                                         ppu_inst/v_blank_int_sig71
    SLICE_X28Y15.A5        net (fanout=1)        1.696   v_blank_int_sig
    SLICE_X28Y15.A         Tilo                  0.094   special_registers_inst/IF_reg<0>
                                                         special_registers_inst/IF_0_or00011
    SLICE_X29Y24.B4        net (fanout=3)        0.876   IF<0>
    SLICE_X29Y24.B         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         special_registers_inst/v_blank_int_req1
    SLICE_X26Y33.B3        net (fanout=21)       2.741   v_blank_int_req
    SLICE_X26Y33.B         Tilo                  0.094   cpu_top_inst/cpu_control_inst/control_word<74>
                                                         cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1
    SLICE_X30Y24.D5        net (fanout=2)        1.207   cpu_lcd_stat_int_clear
    SLICE_X30Y24.D         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_1_or00001
    SLICE_X28Y24.A6        net (fanout=3)        0.319   IF<1>
    SLICE_X28Y24.A         Tilo                  0.094   special_registers_inst/serial_int_set
                                                         special_registers_inst/lcd_stat_int_req1
    SLICE_X29Y24.A6        net (fanout=20)       0.178   lcd_stat_int_req
    SLICE_X29Y24.A         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1
    SLICE_X30Y24.A6        net (fanout=2)        0.301   cpu_timer_int_clear
    SLICE_X30Y24.A         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_2_or00001
    SLICE_X30Y24.B6        net (fanout=3)        0.163   IF<2>
    SLICE_X30Y24.B         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/timer_int_req1
    SLICE_X29Y27.C5        net (fanout=19)       0.579   timer_int_req
    SLICE_X29Y27.C         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1
    SLICE_X29Y27.D5        net (fanout=2)        0.233   cpu_serial_int_clear
    SLICE_X29Y27.D         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/IF_3_or00001
    SLICE_X29Y27.B5        net (fanout=3)        0.367   IF<3>
    SLICE_X29Y27.B         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/serial_int_req1
    SLICE_X29Y23.B4        net (fanout=34)       0.740   serial_int_req
    SLICE_X29Y23.B         Tilo                  0.094   memory_router_inst/address_bus_reg<9>
                                                         cpu_top_inst/cpu_control_inst/control_word_9_mux0000238
    SLICE_X32Y10.A5        net (fanout=20)       0.995   address_bus_we
    SLICE_X32Y10.A         Tilo                  0.094   ppu_inst/mem_enable_VRAM_bank0
                                                         ppu_inst/mem_enable_VRAM_bank01
    RAMB36_X2Y1.ENARDENL   net (fanout=4)        2.165   ppu_inst/mem_enable_VRAM_bank0
    RAMB36_X2Y1.CLKARDCLKL Trcck_ENA             0.414   ppu_inst/VRAM_bank0/Mram_ram2
                                                         ppu_inst/VRAM_bank0/Mram_ram2
    ---------------------------------------------------  ---------------------------
    Total                                       16.328ns (2.274ns logic, 14.054ns route)
                                                         (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point ppu_inst/VRAM_bank0/Mram_ram1 (RAMB36_X2Y0.ENAU), 643 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_inst/counterX_0 (FF)
  Destination:          ppu_inst/VRAM_bank0/Mram_ram1 (RAM)
  Requirement:          39.682ns
  Data Path Delay:      16.430ns (Levels of Logic = 15)
  Clock Path Skew:      -0.095ns (3.547 - 3.642)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 39.682ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ppu_inst/counterX_0 to ppu_inst/VRAM_bank0/Mram_ram1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y8.AQ         Tcko                  0.450   ppu_inst/counterX<3>
                                                         ppu_inst/counterX_0
    SLICE_X54Y10.A1        net (fanout=7)        1.239   ppu_inst/counterX<0>
    SLICE_X54Y10.A         Tilo                  0.094   ppu_inst/v_blank_int_sig69
                                                         ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A5        net (fanout=1)        0.532   ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A         Tilo                  0.094   frame_buffer_inst/ppu_vblank_pulse<1>
                                                         ppu_inst/v_blank_int_sig71
    SLICE_X28Y15.A5        net (fanout=1)        1.696   v_blank_int_sig
    SLICE_X28Y15.A         Tilo                  0.094   special_registers_inst/IF_reg<0>
                                                         special_registers_inst/IF_0_or00011
    SLICE_X29Y24.B4        net (fanout=3)        0.876   IF<0>
    SLICE_X29Y24.B         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         special_registers_inst/v_blank_int_req1
    SLICE_X26Y33.B3        net (fanout=21)       2.741   v_blank_int_req
    SLICE_X26Y33.B         Tilo                  0.094   cpu_top_inst/cpu_control_inst/control_word<74>
                                                         cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1
    SLICE_X30Y24.D5        net (fanout=2)        1.207   cpu_lcd_stat_int_clear
    SLICE_X30Y24.D         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_1_or00001
    SLICE_X28Y24.A6        net (fanout=3)        0.319   IF<1>
    SLICE_X28Y24.A         Tilo                  0.094   special_registers_inst/serial_int_set
                                                         special_registers_inst/lcd_stat_int_req1
    SLICE_X29Y24.A6        net (fanout=20)       0.178   lcd_stat_int_req
    SLICE_X29Y24.A         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1
    SLICE_X30Y24.A6        net (fanout=2)        0.301   cpu_timer_int_clear
    SLICE_X30Y24.A         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_2_or00001
    SLICE_X30Y24.B6        net (fanout=3)        0.163   IF<2>
    SLICE_X30Y24.B         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/timer_int_req1
    SLICE_X29Y27.C5        net (fanout=19)       0.579   timer_int_req
    SLICE_X29Y27.C         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1
    SLICE_X29Y27.D5        net (fanout=2)        0.233   cpu_serial_int_clear
    SLICE_X29Y27.D         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/IF_3_or00001
    SLICE_X29Y27.B5        net (fanout=3)        0.367   IF<3>
    SLICE_X29Y27.B         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/serial_int_req1
    SLICE_X29Y23.B4        net (fanout=34)       0.740   serial_int_req
    SLICE_X29Y23.B         Tilo                  0.094   memory_router_inst/address_bus_reg<9>
                                                         cpu_top_inst/cpu_control_inst/control_word_9_mux0000238
    SLICE_X32Y10.A5        net (fanout=20)       0.995   address_bus_we
    SLICE_X32Y10.A         Tilo                  0.094   ppu_inst/mem_enable_VRAM_bank0
                                                         ppu_inst/mem_enable_VRAM_bank01
    RAMB36_X2Y0.ENAU       net (fanout=4)        1.990   ppu_inst/mem_enable_VRAM_bank0
    RAMB36_X2Y0.CLKARDCLKU Trcck_ENA             0.414   ppu_inst/VRAM_bank0/Mram_ram1
                                                         ppu_inst/VRAM_bank0/Mram_ram1
    ---------------------------------------------------  ---------------------------
    Total                                       16.430ns (2.274ns logic, 14.156ns route)
                                                         (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_inst/counterY_3 (FF)
  Destination:          ppu_inst/VRAM_bank0/Mram_ram1 (RAM)
  Requirement:          39.682ns
  Data Path Delay:      16.176ns (Levels of Logic = 15)
  Clock Path Skew:      -0.096ns (3.547 - 3.643)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 39.682ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ppu_inst/counterY_3 to ppu_inst/VRAM_bank0/Mram_ram1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X52Y12.DQ        Tcko                  0.471   ppu_inst/counterY<3>
                                                         ppu_inst/counterY_3
    SLICE_X54Y10.A2        net (fanout=8)        0.964   ppu_inst/counterY<3>
    SLICE_X54Y10.A         Tilo                  0.094   ppu_inst/v_blank_int_sig69
                                                         ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A5        net (fanout=1)        0.532   ppu_inst/v_blank_int_sig69
    SLICE_X53Y13.A         Tilo                  0.094   frame_buffer_inst/ppu_vblank_pulse<1>
                                                         ppu_inst/v_blank_int_sig71
    SLICE_X28Y15.A5        net (fanout=1)        1.696   v_blank_int_sig
    SLICE_X28Y15.A         Tilo                  0.094   special_registers_inst/IF_reg<0>
                                                         special_registers_inst/IF_0_or00011
    SLICE_X29Y24.B4        net (fanout=3)        0.876   IF<0>
    SLICE_X29Y24.B         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         special_registers_inst/v_blank_int_req1
    SLICE_X26Y33.B3        net (fanout=21)       2.741   v_blank_int_req
    SLICE_X26Y33.B         Tilo                  0.094   cpu_top_inst/cpu_control_inst/control_word<74>
                                                         cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1
    SLICE_X30Y24.D5        net (fanout=2)        1.207   cpu_lcd_stat_int_clear
    SLICE_X30Y24.D         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_1_or00001
    SLICE_X28Y24.A6        net (fanout=3)        0.319   IF<1>
    SLICE_X28Y24.A         Tilo                  0.094   special_registers_inst/serial_int_set
                                                         special_registers_inst/lcd_stat_int_req1
    SLICE_X29Y24.A6        net (fanout=20)       0.178   lcd_stat_int_req
    SLICE_X29Y24.A         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1
    SLICE_X30Y24.A6        net (fanout=2)        0.301   cpu_timer_int_clear
    SLICE_X30Y24.A         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_2_or00001
    SLICE_X30Y24.B6        net (fanout=3)        0.163   IF<2>
    SLICE_X30Y24.B         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/timer_int_req1
    SLICE_X29Y27.C5        net (fanout=19)       0.579   timer_int_req
    SLICE_X29Y27.C         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1
    SLICE_X29Y27.D5        net (fanout=2)        0.233   cpu_serial_int_clear
    SLICE_X29Y27.D         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/IF_3_or00001
    SLICE_X29Y27.B5        net (fanout=3)        0.367   IF<3>
    SLICE_X29Y27.B         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/serial_int_req1
    SLICE_X29Y23.B4        net (fanout=34)       0.740   serial_int_req
    SLICE_X29Y23.B         Tilo                  0.094   memory_router_inst/address_bus_reg<9>
                                                         cpu_top_inst/cpu_control_inst/control_word_9_mux0000238
    SLICE_X32Y10.A5        net (fanout=20)       0.995   address_bus_we
    SLICE_X32Y10.A         Tilo                  0.094   ppu_inst/mem_enable_VRAM_bank0
                                                         ppu_inst/mem_enable_VRAM_bank01
    RAMB36_X2Y0.ENAU       net (fanout=4)        1.990   ppu_inst/mem_enable_VRAM_bank0
    RAMB36_X2Y0.CLKARDCLKU Trcck_ENA             0.414   ppu_inst/VRAM_bank0/Mram_ram1
                                                         ppu_inst/VRAM_bank0/Mram_ram1
    ---------------------------------------------------  ---------------------------
    Total                                       16.176ns (2.295ns logic, 13.881ns route)
                                                         (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_inst/counterX_4 (FF)
  Destination:          ppu_inst/VRAM_bank0/Mram_ram1 (RAM)
  Requirement:          39.682ns
  Data Path Delay:      16.153ns (Levels of Logic = 15)
  Clock Path Skew:      -0.089ns (3.547 - 3.636)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 39.682ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ppu_inst/counterX_4 to ppu_inst/VRAM_bank0/Mram_ram1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X57Y9.AQ         Tcko                  0.450   ppu_inst/counterX<7>
                                                         ppu_inst/counterX_4
    SLICE_X54Y9.A1         net (fanout=4)        0.922   ppu_inst/counterX<4>
    SLICE_X54Y9.A          Tilo                  0.094   ppu_inst/v_blank_int_sig24
                                                         ppu_inst/v_blank_int_sig24
    SLICE_X53Y13.A6        net (fanout=1)        0.572   ppu_inst/v_blank_int_sig24
    SLICE_X53Y13.A         Tilo                  0.094   frame_buffer_inst/ppu_vblank_pulse<1>
                                                         ppu_inst/v_blank_int_sig71
    SLICE_X28Y15.A5        net (fanout=1)        1.696   v_blank_int_sig
    SLICE_X28Y15.A         Tilo                  0.094   special_registers_inst/IF_reg<0>
                                                         special_registers_inst/IF_0_or00011
    SLICE_X29Y24.B4        net (fanout=3)        0.876   IF<0>
    SLICE_X29Y24.B         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         special_registers_inst/v_blank_int_req1
    SLICE_X26Y33.B3        net (fanout=21)       2.741   v_blank_int_req
    SLICE_X26Y33.B         Tilo                  0.094   cpu_top_inst/cpu_control_inst/control_word<74>
                                                         cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1
    SLICE_X30Y24.D5        net (fanout=2)        1.207   cpu_lcd_stat_int_clear
    SLICE_X30Y24.D         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_1_or00001
    SLICE_X28Y24.A6        net (fanout=3)        0.319   IF<1>
    SLICE_X28Y24.A         Tilo                  0.094   special_registers_inst/serial_int_set
                                                         special_registers_inst/lcd_stat_int_req1
    SLICE_X29Y24.A6        net (fanout=20)       0.178   lcd_stat_int_req
    SLICE_X29Y24.A         Tilo                  0.094   memory_inst/mem_enable_work_ram_bank4
                                                         cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1
    SLICE_X30Y24.A6        net (fanout=2)        0.301   cpu_timer_int_clear
    SLICE_X30Y24.A         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/IF_2_or00001
    SLICE_X30Y24.B6        net (fanout=3)        0.163   IF<2>
    SLICE_X30Y24.B         Tilo                  0.094   special_registers_inst/IF_reg<1>
                                                         special_registers_inst/timer_int_req1
    SLICE_X29Y27.C5        net (fanout=19)       0.579   timer_int_req
    SLICE_X29Y27.C         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1
    SLICE_X29Y27.D5        net (fanout=2)        0.233   cpu_serial_int_clear
    SLICE_X29Y27.D         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/IF_3_or00001
    SLICE_X29Y27.B5        net (fanout=3)        0.367   IF<3>
    SLICE_X29Y27.B         Tilo                  0.094   special_registers_inst/IF_reg<3>
                                                         special_registers_inst/serial_int_req1
    SLICE_X29Y23.B4        net (fanout=34)       0.740   serial_int_req
    SLICE_X29Y23.B         Tilo                  0.094   memory_router_inst/address_bus_reg<9>
                                                         cpu_top_inst/cpu_control_inst/control_word_9_mux0000238
    SLICE_X32Y10.A5        net (fanout=20)       0.995   address_bus_we
    SLICE_X32Y10.A         Tilo                  0.094   ppu_inst/mem_enable_VRAM_bank0
                                                         ppu_inst/mem_enable_VRAM_bank01
    RAMB36_X2Y0.ENAU       net (fanout=4)        1.990   ppu_inst/mem_enable_VRAM_bank0
    RAMB36_X2Y0.CLKARDCLKU Trcck_ENA             0.414   ppu_inst/VRAM_bank0/Mram_ram1
                                                         ppu_inst/VRAM_bank0/Mram_ram1
    ---------------------------------------------------  ---------------------------
    Total                                       16.153ns (2.274ns logic, 13.879ns route)
                                                         (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_systemPLL_inst_CLKOUT1_BUF = PERIOD TIMEGRP "systemPLL_inst_CLKOUT1_BUF"
        TS_ext_clk_p / 0.126 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ppu_inst/ppu_mem_en (SLICE_X53Y12.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ppu_inst/counterY_7 (FF)
  Destination:          ppu_inst/ppu_mem_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.255ns (3.647 - 3.392)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 0.000ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: ppu_inst/counterY_7 to ppu_inst/ppu_mem_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y13.DQ      Tcko                  0.433   ppu_inst/counterY<7>
                                                       ppu_inst/counterY_7
    SLICE_X53Y12.C3      net (fanout=9)        0.563   ppu_inst/counterY<7>
    SLICE_X53Y12.CLK     Tah         (-Th)     0.195   ppu_inst/ppu_mem_en
                                                       ppu_inst/ppu_mem_en_and00001
                                                       ppu_inst/ppu_mem_en
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.238ns logic, 0.563ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point ppu_inst/ppu_mem_en (SLICE_X53Y12.C6), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ppu_inst/counterY_4 (FF)
  Destination:          ppu_inst/ppu_mem_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 2)
  Clock Path Skew:      0.255ns (3.647 - 3.392)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 0.000ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: ppu_inst/counterY_4 to ppu_inst/ppu_mem_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y13.AQ      Tcko                  0.433   ppu_inst/counterY<7>
                                                       ppu_inst/counterY_4
    SLICE_X53Y12.D5      net (fanout=4)        0.353   ppu_inst/counterY<4>
    SLICE_X53Y12.D       Tilo                  0.087   ppu_inst/ppu_mem_en
                                                       ppu_inst/STAT_mode_cmp_ge000011
    SLICE_X53Y12.C6      net (fanout=5)        0.146   ppu_inst/N28
    SLICE_X53Y12.CLK     Tah         (-Th)     0.195   ppu_inst/ppu_mem_en
                                                       ppu_inst/ppu_mem_en_and00001
                                                       ppu_inst/ppu_mem_en
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.325ns logic, 0.499ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ppu_inst/counterY_6 (FF)
  Destination:          ppu_inst/ppu_mem_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 2)
  Clock Path Skew:      0.255ns (3.647 - 3.392)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 0.000ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: ppu_inst/counterY_6 to ppu_inst/ppu_mem_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y13.CQ      Tcko                  0.433   ppu_inst/counterY<7>
                                                       ppu_inst/counterY_6
    SLICE_X53Y12.D4      net (fanout=4)        0.489   ppu_inst/counterY<6>
    SLICE_X53Y12.D       Tilo                  0.087   ppu_inst/ppu_mem_en
                                                       ppu_inst/STAT_mode_cmp_ge000011
    SLICE_X53Y12.C6      net (fanout=5)        0.146   ppu_inst/N28
    SLICE_X53Y12.CLK     Tah         (-Th)     0.195   ppu_inst/ppu_mem_en
                                                       ppu_inst/ppu_mem_en_and00001
                                                       ppu_inst/ppu_mem_en
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.325ns logic, 0.635ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ppu_inst/counterY_5 (FF)
  Destination:          ppu_inst/ppu_mem_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 2)
  Clock Path Skew:      0.255ns (3.647 - 3.392)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 0.000ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: ppu_inst/counterY_5 to ppu_inst/ppu_mem_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y13.BQ      Tcko                  0.433   ppu_inst/counterY<7>
                                                       ppu_inst/counterY_5
    SLICE_X53Y12.D2      net (fanout=4)        0.704   ppu_inst/counterY<5>
    SLICE_X53Y12.D       Tilo                  0.087   ppu_inst/ppu_mem_en
                                                       ppu_inst/STAT_mode_cmp_ge000011
    SLICE_X53Y12.C6      net (fanout=5)        0.146   ppu_inst/N28
    SLICE_X53Y12.CLK     Tah         (-Th)     0.195   ppu_inst/ppu_mem_en
                                                       ppu_inst/ppu_mem_en_and00001
                                                       ppu_inst/ppu_mem_en
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.325ns logic, 0.850ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point ppu_inst/ppu_address_10 (SLICE_X50Y7.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               special_registers_inst/LCDC_3 (FF)
  Destination:          ppu_inst/ppu_address_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.283ns (3.637 - 3.354)
  Source Clock:         clk4_2_OBUF rising at 0.000ns
  Destination Clock:    clk25_2 rising at 0.000ns
  Clock Uncertainty:    0.391ns

  Clock Uncertainty:          0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.536ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: special_registers_inst/LCDC_3 to ppu_inst/ppu_address_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y13.DQ      Tcko                  0.433   special_registers_inst/LCDC<3>
                                                       special_registers_inst/LCDC_3
    SLICE_X50Y7.C6       net (fanout=2)        0.458   special_registers_inst/LCDC<3>
    SLICE_X50Y7.CLK      Tah         (-Th)     0.033   ppu_inst/ppu_address<11>
                                                       ppu_inst/ppu_address_mux0002<5>
                                                       ppu_inst/Madd_ppu_address_share0000_cy<11>
                                                       ppu_inst/ppu_address_10
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.400ns logic, 0.458ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_systemPLL_inst_CLKOUT1_BUF = PERIOD TIMEGRP "systemPLL_inst_CLKOUT1_BUF"
        TS_ext_clk_p / 0.126 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.460ns (period - min period limit)
  Period: 39.682ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/CLKAL
  Logical resource: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/CLKAL
  Location pin: RAMB36_X2Y14.CLKARDCLKL
  Clock network: clk25_2
--------------------------------------------------------------------------------
Slack: 37.460ns (period - min period limit)
  Period: 39.682ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/CLKBL
  Logical resource: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/CLKBL
  Location pin: RAMB36_X2Y14.CLKBWRCLKL
  Clock network: clk25_2
--------------------------------------------------------------------------------
Slack: 37.460ns (period - min period limit)
  Period: 39.682ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/REGCLKAL
  Logical resource: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/REGCLKAL
  Location pin: RAMB36_X2Y14.REGCLKARDRCLKL
  Clock network: clk25_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_systemPLL_inst_CLKOUT2_BUF = PERIOD TIMEGRP 
"systemPLL_inst_CLKOUT2_BUF"         TS_ext_clk_p / 0.126 PHASE 29.7619048 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 326 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.189ns.
--------------------------------------------------------------------------------

Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst7 (OLOGIC_X2Y35.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chrontel_CH7301C_driver_inst/counterX_8 (FF)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst7 (FF)
  Requirement:          29.761ns
  Data Path Delay:      7.987ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (3.427 - 3.500)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at 29.761ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: chrontel_CH7301C_driver_inst/counterX_8 to chrontel_CH7301C_driver_inst/ODDR_inst7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y40.AQ      Tcko                  0.450   chrontel_CH7301C_driver_inst/counterX<9>
                                                       chrontel_CH7301C_driver_inst/counterX_8
    SLICE_X53Y35.A5      net (fanout=7)        1.663   chrontel_CH7301C_driver_inst/counterX<8>
    SLICE_X53Y35.A       Tilo                  0.094   N355
                                                       chrontel_CH7301C_driver_inst/pix_data_and0000_SW0
    SLICE_X55Y36.A4      net (fanout=1)        0.499   N355
    SLICE_X55Y36.A       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<5>
                                                       chrontel_CH7301C_driver_inst/pix_data_and0000
    SLICE_X44Y59.B2      net (fanout=32)       2.518   read_pixel_data
    SLICE_X44Y59.B       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<1>
                                                       chrontel_CH7301C_driver_inst/pix_data<1>1
    OLOGIC_X2Y35.D2      net (fanout=1)        2.141   chrontel_CH7301C_driver_inst/pix_data<1>
    OLOGIC_X2Y35.CLK     Todck                 0.434   DVI_D_7_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst7
    -------------------------------------------------  ---------------------------
    Total                                      7.987ns (1.166ns logic, 6.821ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chrontel_CH7301C_driver_inst/counterX_9 (FF)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst7 (FF)
  Requirement:          29.761ns
  Data Path Delay:      7.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (3.427 - 3.500)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at 29.761ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: chrontel_CH7301C_driver_inst/counterX_9 to chrontel_CH7301C_driver_inst/ODDR_inst7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y40.BQ      Tcko                  0.450   chrontel_CH7301C_driver_inst/counterX<9>
                                                       chrontel_CH7301C_driver_inst/counterX_9
    SLICE_X53Y35.A3      net (fanout=7)        1.318   chrontel_CH7301C_driver_inst/counterX<9>
    SLICE_X53Y35.A       Tilo                  0.094   N355
                                                       chrontel_CH7301C_driver_inst/pix_data_and0000_SW0
    SLICE_X55Y36.A4      net (fanout=1)        0.499   N355
    SLICE_X55Y36.A       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<5>
                                                       chrontel_CH7301C_driver_inst/pix_data_and0000
    SLICE_X44Y59.B2      net (fanout=32)       2.518   read_pixel_data
    SLICE_X44Y59.B       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<1>
                                                       chrontel_CH7301C_driver_inst/pix_data<1>1
    OLOGIC_X2Y35.D2      net (fanout=1)        2.141   chrontel_CH7301C_driver_inst/pix_data<1>
    OLOGIC_X2Y35.CLK     Todck                 0.434   DVI_D_7_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst7
    -------------------------------------------------  ---------------------------
    Total                                      7.642ns (1.166ns logic, 6.476ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst7 (FF)
  Requirement:          29.761ns
  Data Path Delay:      7.279ns (Levels of Logic = 1)
  Clock Path Skew:      -0.240ns (3.427 - 3.667)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at 29.761ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP to chrontel_CH7301C_driver_inst/ODDR_inst7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y14.DOBDOL1 Trcko_DORB            2.180   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP
    SLICE_X44Y59.B4      net (fanout=1)        2.430   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<1>
    SLICE_X44Y59.B       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<1>
                                                       chrontel_CH7301C_driver_inst/pix_data<1>1
    OLOGIC_X2Y35.D2      net (fanout=1)        2.141   chrontel_CH7301C_driver_inst/pix_data<1>
    OLOGIC_X2Y35.CLK     Todck                 0.434   DVI_D_7_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst7
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (2.708ns logic, 4.571ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst8 (OLOGIC_X2Y36.D1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst8 (FF)
  Requirement:          29.761ns
  Data Path Delay:      7.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.185ns (3.428 - 3.613)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at 29.761ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst8
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y12.DOPBDOPL0 Trcko_DOPB            2.190   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                         frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X44Y52.B2        net (fanout=1)        1.390   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<8>
    SLICE_X44Y52.B         Tilo                  0.094   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux3
                                                         frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X45Y25.A2        net (fanout=1)        1.923   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux6
    SLICE_X45Y25.A         Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<13>
                                                         frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux62
    SLICE_X45Y25.B6        net (fanout=1)        0.135   pix_data<14>
    SLICE_X45Y25.B         Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<13>
                                                         chrontel_CH7301C_driver_inst/pix_data<14>1
    OLOGIC_X2Y36.D1        net (fanout=1)        0.840   chrontel_CH7301C_driver_inst/pix_data<14>
    OLOGIC_X2Y36.CLK       Todck                 0.434   DVI_D_8_OBUF
                                                         chrontel_CH7301C_driver_inst/ODDR_inst8
    ---------------------------------------------------  ---------------------------
    Total                                        7.194ns (2.906ns logic, 4.288ns route)
                                                         (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst8 (FF)
  Requirement:          29.761ns
  Data Path Delay:      7.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.190ns (3.428 - 3.618)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at 29.761ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst8
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y12.DOPBDOPL0 Trcko_DOPBR           2.180   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                         frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X44Y52.B2        net (fanout=1)        1.390   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<8>
    SLICE_X44Y52.B         Tilo                  0.094   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux3
                                                         frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X45Y25.A2        net (fanout=1)        1.923   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux6
    SLICE_X45Y25.A         Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<13>
                                                         frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux62
    SLICE_X45Y25.B6        net (fanout=1)        0.135   pix_data<14>
    SLICE_X45Y25.B         Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<13>
                                                         chrontel_CH7301C_driver_inst/pix_data<14>1
    OLOGIC_X2Y36.D1        net (fanout=1)        0.840   chrontel_CH7301C_driver_inst/pix_data<14>
    OLOGIC_X2Y36.CLK       Todck                 0.434   DVI_D_8_OBUF
                                                         chrontel_CH7301C_driver_inst/ODDR_inst8
    ---------------------------------------------------  ---------------------------
    Total                                        7.184ns (2.896ns logic, 4.288ns route)
                                                         (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst8 (FF)
  Requirement:          29.761ns
  Data Path Delay:      7.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (3.428 - 3.617)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at 29.761ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst8
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y11.DOPBDOPL0 Trcko_DOPB            2.190   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                         frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X44Y52.B1        net (fanout=1)        1.217   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<8>
    SLICE_X44Y52.B         Tilo                  0.094   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux3
                                                         frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X45Y25.A2        net (fanout=1)        1.923   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux6
    SLICE_X45Y25.A         Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<13>
                                                         frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux62
    SLICE_X45Y25.B6        net (fanout=1)        0.135   pix_data<14>
    SLICE_X45Y25.B         Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<13>
                                                         chrontel_CH7301C_driver_inst/pix_data<14>1
    OLOGIC_X2Y36.D1        net (fanout=1)        0.840   chrontel_CH7301C_driver_inst/pix_data<14>
    OLOGIC_X2Y36.CLK       Todck                 0.434   DVI_D_8_OBUF
                                                         chrontel_CH7301C_driver_inst/ODDR_inst8
    ---------------------------------------------------  ---------------------------
    Total                                        7.021ns (2.906ns logic, 4.115ns route)
                                                         (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst5 (OLOGIC_X2Y33.D2), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst5 (FF)
  Requirement:          29.761ns
  Data Path Delay:      7.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.188ns (3.425 - 3.613)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at 29.761ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y12.DOBDOU1 Trcko_DORB            2.180   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X45Y51.D2      net (fanout=1)        1.504   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<3>
    SLICE_X45Y51.D       Tilo                  0.094   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux151
    SLICE_X47Y22.A2      net (fanout=1)        1.972   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15
    SLICE_X47Y22.A       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<6>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux152
    SLICE_X47Y22.B6      net (fanout=1)        0.135   pix_data<9>
    SLICE_X47Y22.B       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<6>
                                                       chrontel_CH7301C_driver_inst/pix_data<9>1
    OLOGIC_X2Y33.D2      net (fanout=1)        0.635   chrontel_CH7301C_driver_inst/pix_data<9>
    OLOGIC_X2Y33.CLK     Todck                 0.434   DVI_D_5_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst5
    -------------------------------------------------  ---------------------------
    Total                                      7.142ns (2.896ns logic, 4.246ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst5 (FF)
  Requirement:          29.761ns
  Data Path Delay:      6.997ns (Levels of Logic = 3)
  Clock Path Skew:      -0.192ns (3.425 - 3.617)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at 29.761ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y11.DOBDOU1 Trcko_DORB            2.180   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X45Y51.D1      net (fanout=1)        1.359   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<3>
    SLICE_X45Y51.D       Tilo                  0.094   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux151
    SLICE_X47Y22.A2      net (fanout=1)        1.972   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15
    SLICE_X47Y22.A       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<6>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux152
    SLICE_X47Y22.B6      net (fanout=1)        0.135   pix_data<9>
    SLICE_X47Y22.B       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<6>
                                                       chrontel_CH7301C_driver_inst/pix_data<9>1
    OLOGIC_X2Y33.D2      net (fanout=1)        0.635   chrontel_CH7301C_driver_inst/pix_data<9>
    OLOGIC_X2Y33.CLK     Todck                 0.434   DVI_D_5_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst5
    -------------------------------------------------  ---------------------------
    Total                                      6.997ns (2.896ns logic, 4.101ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst5 (FF)
  Requirement:          29.761ns
  Data Path Delay:      6.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.176ns (3.425 - 3.601)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at 29.761ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOBDOU1 Trcko_DORB            2.180   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X45Y51.D4      net (fanout=1)        1.000   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<3>
    SLICE_X45Y51.D       Tilo                  0.094   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux151
    SLICE_X47Y22.A2      net (fanout=1)        1.972   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15
    SLICE_X47Y22.A       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<6>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux152
    SLICE_X47Y22.B6      net (fanout=1)        0.135   pix_data<9>
    SLICE_X47Y22.B       Tilo                  0.094   chrontel_CH7301C_driver_inst/pix_data<6>
                                                       chrontel_CH7301C_driver_inst/pix_data<9>1
    OLOGIC_X2Y33.D2      net (fanout=1)        0.635   chrontel_CH7301C_driver_inst/pix_data<9>
    OLOGIC_X2Y33.CLK     Todck                 0.434   DVI_D_5_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst5
    -------------------------------------------------  ---------------------------
    Total                                      6.638ns (2.896ns logic, 3.742ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_systemPLL_inst_CLKOUT2_BUF = PERIOD TIMEGRP "systemPLL_inst_CLKOUT2_BUF"
        TS_ext_clk_p / 0.126 PHASE 29.7619048 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst11 (OLOGIC_X2Y39.D1), 22 paths
--------------------------------------------------------------------------------
Slack (hold path):      11.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst11 (FF)
  Requirement:          9.921ns
  Data Path Delay:      2.046ns (Levels of Logic = 2)
  Clock Path Skew:      0.269ns (3.687 - 3.418)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at -9.921ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOU0  Trcko_DORB            0.380   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X50Y22.A6      net (fanout=1)        0.605   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<1>
    SLICE_X50Y22.A       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<7>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux132
    SLICE_X50Y22.B6      net (fanout=1)        0.142   pix_data<7>
    SLICE_X50Y22.B       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<7>
                                                       chrontel_CH7301C_driver_inst/pix_data<7>1
    OLOGIC_X2Y39.D1      net (fanout=1)        0.533   chrontel_CH7301C_driver_inst/pix_data<7>
    OLOGIC_X2Y39.CLK     Tockd       (-Th)    -0.212   DVI_D_11_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst11
    -------------------------------------------------  ---------------------------
    Total                                      2.046ns (0.766ns logic, 1.280ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      12.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst11 (FF)
  Requirement:          9.921ns
  Data Path Delay:      2.902ns (Levels of Logic = 2)
  Clock Path Skew:      0.290ns (3.687 - 3.397)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at -9.921ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOU0  Trcko_DORB            0.380   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X50Y22.A1      net (fanout=1)        1.461   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<1>
    SLICE_X50Y22.A       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<7>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux132
    SLICE_X50Y22.B6      net (fanout=1)        0.142   pix_data<7>
    SLICE_X50Y22.B       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<7>
                                                       chrontel_CH7301C_driver_inst/pix_data<7>1
    OLOGIC_X2Y39.D1      net (fanout=1)        0.533   chrontel_CH7301C_driver_inst/pix_data<7>
    OLOGIC_X2Y39.CLK     Tockd       (-Th)    -0.212   DVI_D_11_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst11
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.766ns logic, 2.136ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      12.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst11 (FF)
  Requirement:          9.921ns
  Data Path Delay:      3.128ns (Levels of Logic = 2)
  Clock Path Skew:      0.330ns (3.687 - 3.357)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at -9.921ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 to chrontel_CH7301C_driver_inst/ODDR_inst11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y29.CQ      Tcko                  0.414   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2
    SLICE_X50Y22.A5      net (fanout=24)       1.653   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
    SLICE_X50Y22.A       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<7>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux132
    SLICE_X50Y22.B6      net (fanout=1)        0.142   pix_data<7>
    SLICE_X50Y22.B       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<7>
                                                       chrontel_CH7301C_driver_inst/pix_data<7>1
    OLOGIC_X2Y39.D1      net (fanout=1)        0.533   chrontel_CH7301C_driver_inst/pix_data<7>
    OLOGIC_X2Y39.CLK     Tockd       (-Th)    -0.212   DVI_D_11_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst11
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (0.800ns logic, 2.328ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst9 (OLOGIC_X2Y37.D2), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      11.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst9 (FF)
  Requirement:          9.921ns
  Data Path Delay:      2.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.329ns (3.686 - 3.357)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at -9.921ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2 to chrontel_CH7301C_driver_inst/ODDR_inst9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y29.CQ      Tcko                  0.414   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2
    SLICE_X57Y26.C6      net (fanout=24)       0.413   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
    SLICE_X57Y26.C       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<3>
                                                       chrontel_CH7301C_driver_inst/pix_data<3>1
    OLOGIC_X2Y37.D2      net (fanout=1)        0.990   chrontel_CH7301C_driver_inst/pix_data<3>
    OLOGIC_X2Y37.CLK     Tockd       (-Th)    -0.212   DVI_D_9_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst9
    -------------------------------------------------  ---------------------------
    Total                                      2.116ns (0.713ns logic, 1.403ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      11.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst9 (FF)
  Requirement:          9.921ns
  Data Path Delay:      2.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.329ns (3.686 - 3.357)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at -9.921ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to chrontel_CH7301C_driver_inst/ODDR_inst9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y29.BQ      Tcko                  0.414   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X57Y26.C2      net (fanout=15)       0.880   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X57Y26.C       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<3>
                                                       chrontel_CH7301C_driver_inst/pix_data<3>1
    OLOGIC_X2Y37.D2      net (fanout=1)        0.990   chrontel_CH7301C_driver_inst/pix_data<3>
    OLOGIC_X2Y37.CLK     Tockd       (-Th)    -0.212   DVI_D_9_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst9
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.713ns logic, 1.870ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      12.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst9 (FF)
  Requirement:          9.921ns
  Data Path Delay:      2.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (3.686 - 3.539)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at -9.921ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y2.DOBDOU0  Trcko_DORB            0.380   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X57Y26.C5      net (fanout=1)        0.943   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<1>
    SLICE_X57Y26.C       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<3>
                                                       chrontel_CH7301C_driver_inst/pix_data<3>1
    OLOGIC_X2Y37.D2      net (fanout=1)        0.990   chrontel_CH7301C_driver_inst/pix_data<3>
    OLOGIC_X2Y37.CLK     Tockd       (-Th)    -0.212   DVI_D_9_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst9
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.679ns logic, 1.933ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst4 (OLOGIC_X2Y32.D2), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      11.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst4 (FF)
  Requirement:          9.921ns
  Data Path Delay:      2.089ns (Levels of Logic = 2)
  Clock Path Skew:      0.286ns (3.683 - 3.397)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at -9.921ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOL1  Trcko_DOPB            0.380   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X49Y22.A6      net (fanout=1)        0.596   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<2>
    SLICE_X49Y22.A       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<8>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux142
    SLICE_X49Y22.B6      net (fanout=1)        0.124   pix_data<8>
    SLICE_X49Y22.B       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<8>
                                                       chrontel_CH7301C_driver_inst/pix_data<8>1
    OLOGIC_X2Y32.D2      net (fanout=1)        0.603   chrontel_CH7301C_driver_inst/pix_data<8>
    OLOGIC_X2Y32.CLK     Tockd       (-Th)    -0.212   DVI_D_4_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst4
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (0.766ns logic, 1.323ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      11.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst4 (FF)
  Requirement:          9.921ns
  Data Path Delay:      2.089ns (Levels of Logic = 2)
  Clock Path Skew:      0.276ns (3.683 - 3.407)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at -9.921ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOL1  Trcko_DORB            0.380   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X49Y22.A6      net (fanout=1)        0.596   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<2>
    SLICE_X49Y22.A       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<8>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux142
    SLICE_X49Y22.B6      net (fanout=1)        0.124   pix_data<8>
    SLICE_X49Y22.B       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<8>
                                                       chrontel_CH7301C_driver_inst/pix_data<8>1
    OLOGIC_X2Y32.D2      net (fanout=1)        0.603   chrontel_CH7301C_driver_inst/pix_data<8>
    OLOGIC_X2Y32.CLK     Tockd       (-Th)    -0.212   DVI_D_4_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst4
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (0.766ns logic, 1.323ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      11.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:          chrontel_CH7301C_driver_inst/ODDR_inst4 (FF)
  Requirement:          9.921ns
  Data Path Delay:      2.615ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (3.683 - 3.418)
  Source Clock:         clk25_2 rising at 0.000ns
  Destination Clock:    clk25_2_270deg rising at -9.921ns
  Clock Uncertainty:    0.332ns

  Clock Uncertainty:          0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to chrontel_CH7301C_driver_inst/ODDR_inst4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOBDOL1  Trcko_DOPB            0.380   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    SLICE_X49Y22.A1      net (fanout=1)        1.122   frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<2>
    SLICE_X49Y22.A       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<8>
                                                       frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux142
    SLICE_X49Y22.B6      net (fanout=1)        0.124   pix_data<8>
    SLICE_X49Y22.B       Tilo                  0.087   chrontel_CH7301C_driver_inst/pix_data<8>
                                                       chrontel_CH7301C_driver_inst/pix_data<8>1
    OLOGIC_X2Y32.D2      net (fanout=1)        0.603   chrontel_CH7301C_driver_inst/pix_data<8>
    OLOGIC_X2Y32.CLK     Tockd       (-Th)    -0.212   DVI_D_4_OBUF
                                                       chrontel_CH7301C_driver_inst/ODDR_inst4
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (0.766ns logic, 1.849ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_systemPLL_inst_CLKOUT2_BUF = PERIOD TIMEGRP "systemPLL_inst_CLKOUT2_BUF"
        TS_ext_clk_p / 0.126 PHASE 29.7619048 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.282ns (period - (min high pulse limit / (high pulse / period)))
  Period: 39.682ns
  High pulse: 19.841ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: chrontel_CH7301C_driver_inst/ODDR_inst10/SR
  Location pin: OLOGIC_X2Y38.SR
  Clock network: chrontel_CH7301C_driver_inst/reset_n_inv
--------------------------------------------------------------------------------
Slack: 37.282ns (period - (min high pulse limit / (high pulse / period)))
  Period: 39.682ns
  High pulse: 19.841ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: chrontel_CH7301C_driver_inst/ODDR_inst11/SR
  Location pin: OLOGIC_X2Y39.SR
  Clock network: chrontel_CH7301C_driver_inst/reset_n_inv
--------------------------------------------------------------------------------
Slack: 37.282ns (period - (min high pulse limit / (high pulse / period)))
  Period: 39.682ns
  High pulse: 19.841ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_4_OBUF/SR
  Logical resource: chrontel_CH7301C_driver_inst/ODDR_inst4/SR
  Location pin: OLOGIC_X2Y32.SR
  Clock network: chrontel_CH7301C_driver_inst/reset_n_inv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ext_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ext_clk_p                   |      5.000ns|      2.800ns|      2.156ns|            0|            0|            0|      8535608|
| TS_systemPLL_inst_CLKOUT0_BUF |    238.095ns|     44.909ns|          N/A|            0|            0|      7707772|            0|
| TS_systemPLL_inst_CLKOUT1_BUF |     39.683ns|     17.111ns|          N/A|            0|            0|       827510|            0|
| TS_systemPLL_inst_CLKOUT2_BUF |     39.683ns|     11.189ns|          N/A|            0|            0|          326|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ext_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ext_clk_n      |   17.111|         |         |         |
ext_clk_p      |   17.111|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ext_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ext_clk_n      |   17.111|         |         |         |
ext_clk_p      |   17.111|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8538115 paths, 0 nets, and 9543 connections

Design statistics:
   Minimum period:  44.909ns{1}   (Maximum frequency:  22.267MHz)
   Maximum path delay from/to any node:   3.272ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 16 13:03:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



