
Oct20_Amit_Interfacing.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002994  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  00002994  00002a08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000022ec  00000000  00000000  00002a24  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001417  00000000  00000000  00004d10  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000160  00000000  00000000  00006127  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000018f  00000000  00000000  00006287  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002045  00000000  00000000  00006416  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001101  00000000  00000000  0000845b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f82  00000000  00000000  0000955c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000180  00000000  00000000  0000a4e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002c2  00000000  00000000  0000a660  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000088e  00000000  00000000  0000a922  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000b1b0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e9       	ldi	r30, 0x94	; 148
      68:	f9 e2       	ldi	r31, 0x29	; 41
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 37       	cpi	r26, 0x7C	; 124
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 47 06 	call	0xc8e	; 0xc8e <main>
      7a:	0c 94 c8 14 	jmp	0x2990	; 0x2990 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 ed 03 	call	0x7da	; 0x7da <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 f0 11 	jmp	0x23e0	; 0x23e0 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a3 e6       	ldi	r26, 0x63	; 99
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 0c 12 	jmp	0x2418	; 0x2418 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 f0 11 	jmp	0x23e0	; 0x23e0 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	83 e6       	ldi	r24, 0x63	; 99
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 0c 12 	jmp	0x2418	; 0x2418 <__epilogue_restores__>

00000622 <__divsf3>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 f8 11 	jmp	0x23f0	; 0x23f0 <__prologue_saves__+0x10>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	b9 e0       	ldi	r27, 0x09	; 9
     640:	eb 2e       	mov	r14, r27
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     662:	29 85       	ldd	r18, Y+9	; 0x09
     664:	22 30       	cpi	r18, 0x02	; 2
     666:	08 f4       	brcc	.+2      	; 0x66a <__divsf3+0x48>
     668:	7e c0       	rjmp	.+252    	; 0x766 <__divsf3+0x144>
     66a:	39 89       	ldd	r19, Y+17	; 0x11
     66c:	32 30       	cpi	r19, 0x02	; 2
     66e:	10 f4       	brcc	.+4      	; 0x674 <__divsf3+0x52>
     670:	b8 01       	movw	r22, r16
     672:	7c c0       	rjmp	.+248    	; 0x76c <__divsf3+0x14a>
     674:	8a 85       	ldd	r24, Y+10	; 0x0a
     676:	9a 89       	ldd	r25, Y+18	; 0x12
     678:	89 27       	eor	r24, r25
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	24 30       	cpi	r18, 0x04	; 4
     67e:	11 f0       	breq	.+4      	; 0x684 <__divsf3+0x62>
     680:	22 30       	cpi	r18, 0x02	; 2
     682:	31 f4       	brne	.+12     	; 0x690 <__divsf3+0x6e>
     684:	23 17       	cp	r18, r19
     686:	09 f0       	breq	.+2      	; 0x68a <__divsf3+0x68>
     688:	6e c0       	rjmp	.+220    	; 0x766 <__divsf3+0x144>
     68a:	63 e6       	ldi	r22, 0x63	; 99
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	6e c0       	rjmp	.+220    	; 0x76c <__divsf3+0x14a>
     690:	34 30       	cpi	r19, 0x04	; 4
     692:	39 f4       	brne	.+14     	; 0x6a2 <__divsf3+0x80>
     694:	1d 86       	std	Y+13, r1	; 0x0d
     696:	1e 86       	std	Y+14, r1	; 0x0e
     698:	1f 86       	std	Y+15, r1	; 0x0f
     69a:	18 8a       	std	Y+16, r1	; 0x10
     69c:	1c 86       	std	Y+12, r1	; 0x0c
     69e:	1b 86       	std	Y+11, r1	; 0x0b
     6a0:	04 c0       	rjmp	.+8      	; 0x6aa <__divsf3+0x88>
     6a2:	32 30       	cpi	r19, 0x02	; 2
     6a4:	21 f4       	brne	.+8      	; 0x6ae <__divsf3+0x8c>
     6a6:	84 e0       	ldi	r24, 0x04	; 4
     6a8:	89 87       	std	Y+9, r24	; 0x09
     6aa:	b7 01       	movw	r22, r14
     6ac:	5f c0       	rjmp	.+190    	; 0x76c <__divsf3+0x14a>
     6ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     6b0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6b2:	8b 89       	ldd	r24, Y+19	; 0x13
     6b4:	9c 89       	ldd	r25, Y+20	; 0x14
     6b6:	28 1b       	sub	r18, r24
     6b8:	39 0b       	sbc	r19, r25
     6ba:	3c 87       	std	Y+12, r19	; 0x0c
     6bc:	2b 87       	std	Y+11, r18	; 0x0b
     6be:	ed 84       	ldd	r14, Y+13	; 0x0d
     6c0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6c2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6c4:	18 89       	ldd	r17, Y+16	; 0x10
     6c6:	ad 88       	ldd	r10, Y+21	; 0x15
     6c8:	be 88       	ldd	r11, Y+22	; 0x16
     6ca:	cf 88       	ldd	r12, Y+23	; 0x17
     6cc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6ce:	ea 14       	cp	r14, r10
     6d0:	fb 04       	cpc	r15, r11
     6d2:	0c 05       	cpc	r16, r12
     6d4:	1d 05       	cpc	r17, r13
     6d6:	40 f4       	brcc	.+16     	; 0x6e8 <__divsf3+0xc6>
     6d8:	ee 0c       	add	r14, r14
     6da:	ff 1c       	adc	r15, r15
     6dc:	00 1f       	adc	r16, r16
     6de:	11 1f       	adc	r17, r17
     6e0:	21 50       	subi	r18, 0x01	; 1
     6e2:	30 40       	sbci	r19, 0x00	; 0
     6e4:	3c 87       	std	Y+12, r19	; 0x0c
     6e6:	2b 87       	std	Y+11, r18	; 0x0b
     6e8:	20 e0       	ldi	r18, 0x00	; 0
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e4       	ldi	r27, 0x40	; 64
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	70 e0       	ldi	r23, 0x00	; 0
     6fc:	ea 14       	cp	r14, r10
     6fe:	fb 04       	cpc	r15, r11
     700:	0c 05       	cpc	r16, r12
     702:	1d 05       	cpc	r17, r13
     704:	40 f0       	brcs	.+16     	; 0x716 <__divsf3+0xf4>
     706:	28 2b       	or	r18, r24
     708:	39 2b       	or	r19, r25
     70a:	4a 2b       	or	r20, r26
     70c:	5b 2b       	or	r21, r27
     70e:	ea 18       	sub	r14, r10
     710:	fb 08       	sbc	r15, r11
     712:	0c 09       	sbc	r16, r12
     714:	1d 09       	sbc	r17, r13
     716:	b6 95       	lsr	r27
     718:	a7 95       	ror	r26
     71a:	97 95       	ror	r25
     71c:	87 95       	ror	r24
     71e:	ee 0c       	add	r14, r14
     720:	ff 1c       	adc	r15, r15
     722:	00 1f       	adc	r16, r16
     724:	11 1f       	adc	r17, r17
     726:	6f 5f       	subi	r22, 0xFF	; 255
     728:	7f 4f       	sbci	r23, 0xFF	; 255
     72a:	6f 31       	cpi	r22, 0x1F	; 31
     72c:	71 05       	cpc	r23, r1
     72e:	31 f7       	brne	.-52     	; 0x6fc <__divsf3+0xda>
     730:	da 01       	movw	r26, r20
     732:	c9 01       	movw	r24, r18
     734:	8f 77       	andi	r24, 0x7F	; 127
     736:	90 70       	andi	r25, 0x00	; 0
     738:	a0 70       	andi	r26, 0x00	; 0
     73a:	b0 70       	andi	r27, 0x00	; 0
     73c:	80 34       	cpi	r24, 0x40	; 64
     73e:	91 05       	cpc	r25, r1
     740:	a1 05       	cpc	r26, r1
     742:	b1 05       	cpc	r27, r1
     744:	61 f4       	brne	.+24     	; 0x75e <__divsf3+0x13c>
     746:	27 fd       	sbrc	r18, 7
     748:	0a c0       	rjmp	.+20     	; 0x75e <__divsf3+0x13c>
     74a:	e1 14       	cp	r14, r1
     74c:	f1 04       	cpc	r15, r1
     74e:	01 05       	cpc	r16, r1
     750:	11 05       	cpc	r17, r1
     752:	29 f0       	breq	.+10     	; 0x75e <__divsf3+0x13c>
     754:	20 5c       	subi	r18, 0xC0	; 192
     756:	3f 4f       	sbci	r19, 0xFF	; 255
     758:	4f 4f       	sbci	r20, 0xFF	; 255
     75a:	5f 4f       	sbci	r21, 0xFF	; 255
     75c:	20 78       	andi	r18, 0x80	; 128
     75e:	2d 87       	std	Y+13, r18	; 0x0d
     760:	3e 87       	std	Y+14, r19	; 0x0e
     762:	4f 87       	std	Y+15, r20	; 0x0f
     764:	58 8b       	std	Y+16, r21	; 0x10
     766:	be 01       	movw	r22, r28
     768:	67 5f       	subi	r22, 0xF7	; 247
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	cb 01       	movw	r24, r22
     76e:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     772:	68 96       	adiw	r28, 0x18	; 24
     774:	ea e0       	ldi	r30, 0x0A	; 10
     776:	0c 94 14 12 	jmp	0x2428	; 0x2428 <__epilogue_restores__+0x10>

0000077a <__gtsf2>:
     77a:	a8 e1       	ldi	r26, 0x18	; 24
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	e3 ec       	ldi	r30, 0xC3	; 195
     780:	f3 e0       	ldi	r31, 0x03	; 3
     782:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__prologue_saves__+0x18>
     786:	69 83       	std	Y+1, r22	; 0x01
     788:	7a 83       	std	Y+2, r23	; 0x02
     78a:	8b 83       	std	Y+3, r24	; 0x03
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	2d 83       	std	Y+5, r18	; 0x05
     790:	3e 83       	std	Y+6, r19	; 0x06
     792:	4f 83       	std	Y+7, r20	; 0x07
     794:	58 87       	std	Y+8, r21	; 0x08
     796:	89 e0       	ldi	r24, 0x09	; 9
     798:	e8 2e       	mov	r14, r24
     79a:	f1 2c       	mov	r15, r1
     79c:	ec 0e       	add	r14, r28
     79e:	fd 1e       	adc	r15, r29
     7a0:	ce 01       	movw	r24, r28
     7a2:	01 96       	adiw	r24, 0x01	; 1
     7a4:	b7 01       	movw	r22, r14
     7a6:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     7aa:	8e 01       	movw	r16, r28
     7ac:	0f 5e       	subi	r16, 0xEF	; 239
     7ae:	1f 4f       	sbci	r17, 0xFF	; 255
     7b0:	ce 01       	movw	r24, r28
     7b2:	05 96       	adiw	r24, 0x05	; 5
     7b4:	b8 01       	movw	r22, r16
     7b6:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     7ba:	89 85       	ldd	r24, Y+9	; 0x09
     7bc:	82 30       	cpi	r24, 0x02	; 2
     7be:	40 f0       	brcs	.+16     	; 0x7d0 <__gtsf2+0x56>
     7c0:	89 89       	ldd	r24, Y+17	; 0x11
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	28 f0       	brcs	.+10     	; 0x7d0 <__gtsf2+0x56>
     7c6:	c7 01       	movw	r24, r14
     7c8:	b8 01       	movw	r22, r16
     7ca:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     7ce:	01 c0       	rjmp	.+2      	; 0x7d2 <__gtsf2+0x58>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	68 96       	adiw	r28, 0x18	; 24
     7d4:	e6 e0       	ldi	r30, 0x06	; 6
     7d6:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__epilogue_restores__+0x18>

000007da <__gesf2>:
     7da:	a8 e1       	ldi	r26, 0x18	; 24
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	e3 ef       	ldi	r30, 0xF3	; 243
     7e0:	f3 e0       	ldi	r31, 0x03	; 3
     7e2:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__prologue_saves__+0x18>
     7e6:	69 83       	std	Y+1, r22	; 0x01
     7e8:	7a 83       	std	Y+2, r23	; 0x02
     7ea:	8b 83       	std	Y+3, r24	; 0x03
     7ec:	9c 83       	std	Y+4, r25	; 0x04
     7ee:	2d 83       	std	Y+5, r18	; 0x05
     7f0:	3e 83       	std	Y+6, r19	; 0x06
     7f2:	4f 83       	std	Y+7, r20	; 0x07
     7f4:	58 87       	std	Y+8, r21	; 0x08
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	e8 2e       	mov	r14, r24
     7fa:	f1 2c       	mov	r15, r1
     7fc:	ec 0e       	add	r14, r28
     7fe:	fd 1e       	adc	r15, r29
     800:	ce 01       	movw	r24, r28
     802:	01 96       	adiw	r24, 0x01	; 1
     804:	b7 01       	movw	r22, r14
     806:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     80a:	8e 01       	movw	r16, r28
     80c:	0f 5e       	subi	r16, 0xEF	; 239
     80e:	1f 4f       	sbci	r17, 0xFF	; 255
     810:	ce 01       	movw	r24, r28
     812:	05 96       	adiw	r24, 0x05	; 5
     814:	b8 01       	movw	r22, r16
     816:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     81a:	89 85       	ldd	r24, Y+9	; 0x09
     81c:	82 30       	cpi	r24, 0x02	; 2
     81e:	40 f0       	brcs	.+16     	; 0x830 <__gesf2+0x56>
     820:	89 89       	ldd	r24, Y+17	; 0x11
     822:	82 30       	cpi	r24, 0x02	; 2
     824:	28 f0       	brcs	.+10     	; 0x830 <__gesf2+0x56>
     826:	c7 01       	movw	r24, r14
     828:	b8 01       	movw	r22, r16
     82a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     82e:	01 c0       	rjmp	.+2      	; 0x832 <__gesf2+0x58>
     830:	8f ef       	ldi	r24, 0xFF	; 255
     832:	68 96       	adiw	r28, 0x18	; 24
     834:	e6 e0       	ldi	r30, 0x06	; 6
     836:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__epilogue_restores__+0x18>

0000083a <__ltsf2>:
     83a:	a8 e1       	ldi	r26, 0x18	; 24
     83c:	b0 e0       	ldi	r27, 0x00	; 0
     83e:	e3 e2       	ldi	r30, 0x23	; 35
     840:	f4 e0       	ldi	r31, 0x04	; 4
     842:	0c 94 fc 11 	jmp	0x23f8	; 0x23f8 <__prologue_saves__+0x18>
     846:	69 83       	std	Y+1, r22	; 0x01
     848:	7a 83       	std	Y+2, r23	; 0x02
     84a:	8b 83       	std	Y+3, r24	; 0x03
     84c:	9c 83       	std	Y+4, r25	; 0x04
     84e:	2d 83       	std	Y+5, r18	; 0x05
     850:	3e 83       	std	Y+6, r19	; 0x06
     852:	4f 83       	std	Y+7, r20	; 0x07
     854:	58 87       	std	Y+8, r21	; 0x08
     856:	89 e0       	ldi	r24, 0x09	; 9
     858:	e8 2e       	mov	r14, r24
     85a:	f1 2c       	mov	r15, r1
     85c:	ec 0e       	add	r14, r28
     85e:	fd 1e       	adc	r15, r29
     860:	ce 01       	movw	r24, r28
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	b7 01       	movw	r22, r14
     866:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     86a:	8e 01       	movw	r16, r28
     86c:	0f 5e       	subi	r16, 0xEF	; 239
     86e:	1f 4f       	sbci	r17, 0xFF	; 255
     870:	ce 01       	movw	r24, r28
     872:	05 96       	adiw	r24, 0x05	; 5
     874:	b8 01       	movw	r22, r16
     876:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     87a:	89 85       	ldd	r24, Y+9	; 0x09
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	40 f0       	brcs	.+16     	; 0x890 <__stack+0x31>
     880:	89 89       	ldd	r24, Y+17	; 0x11
     882:	82 30       	cpi	r24, 0x02	; 2
     884:	28 f0       	brcs	.+10     	; 0x890 <__stack+0x31>
     886:	c7 01       	movw	r24, r14
     888:	b8 01       	movw	r22, r16
     88a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     88e:	01 c0       	rjmp	.+2      	; 0x892 <__stack+0x33>
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	68 96       	adiw	r28, 0x18	; 24
     894:	e6 e0       	ldi	r30, 0x06	; 6
     896:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__epilogue_restores__+0x18>

0000089a <__fixsfsi>:
     89a:	ac e0       	ldi	r26, 0x0C	; 12
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e3 e5       	ldi	r30, 0x53	; 83
     8a0:	f4 e0       	ldi	r31, 0x04	; 4
     8a2:	0c 94 00 12 	jmp	0x2400	; 0x2400 <__prologue_saves__+0x20>
     8a6:	69 83       	std	Y+1, r22	; 0x01
     8a8:	7a 83       	std	Y+2, r23	; 0x02
     8aa:	8b 83       	std	Y+3, r24	; 0x03
     8ac:	9c 83       	std	Y+4, r25	; 0x04
     8ae:	ce 01       	movw	r24, r28
     8b0:	01 96       	adiw	r24, 0x01	; 1
     8b2:	be 01       	movw	r22, r28
     8b4:	6b 5f       	subi	r22, 0xFB	; 251
     8b6:	7f 4f       	sbci	r23, 0xFF	; 255
     8b8:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     8bc:	8d 81       	ldd	r24, Y+5	; 0x05
     8be:	82 30       	cpi	r24, 0x02	; 2
     8c0:	61 f1       	breq	.+88     	; 0x91a <__fixsfsi+0x80>
     8c2:	82 30       	cpi	r24, 0x02	; 2
     8c4:	50 f1       	brcs	.+84     	; 0x91a <__fixsfsi+0x80>
     8c6:	84 30       	cpi	r24, 0x04	; 4
     8c8:	21 f4       	brne	.+8      	; 0x8d2 <__fixsfsi+0x38>
     8ca:	8e 81       	ldd	r24, Y+6	; 0x06
     8cc:	88 23       	and	r24, r24
     8ce:	51 f1       	breq	.+84     	; 0x924 <__fixsfsi+0x8a>
     8d0:	2e c0       	rjmp	.+92     	; 0x92e <__fixsfsi+0x94>
     8d2:	2f 81       	ldd	r18, Y+7	; 0x07
     8d4:	38 85       	ldd	r19, Y+8	; 0x08
     8d6:	37 fd       	sbrc	r19, 7
     8d8:	20 c0       	rjmp	.+64     	; 0x91a <__fixsfsi+0x80>
     8da:	6e 81       	ldd	r22, Y+6	; 0x06
     8dc:	2f 31       	cpi	r18, 0x1F	; 31
     8de:	31 05       	cpc	r19, r1
     8e0:	1c f0       	brlt	.+6      	; 0x8e8 <__fixsfsi+0x4e>
     8e2:	66 23       	and	r22, r22
     8e4:	f9 f0       	breq	.+62     	; 0x924 <__fixsfsi+0x8a>
     8e6:	23 c0       	rjmp	.+70     	; 0x92e <__fixsfsi+0x94>
     8e8:	8e e1       	ldi	r24, 0x1E	; 30
     8ea:	90 e0       	ldi	r25, 0x00	; 0
     8ec:	82 1b       	sub	r24, r18
     8ee:	93 0b       	sbc	r25, r19
     8f0:	29 85       	ldd	r18, Y+9	; 0x09
     8f2:	3a 85       	ldd	r19, Y+10	; 0x0a
     8f4:	4b 85       	ldd	r20, Y+11	; 0x0b
     8f6:	5c 85       	ldd	r21, Y+12	; 0x0c
     8f8:	04 c0       	rjmp	.+8      	; 0x902 <__fixsfsi+0x68>
     8fa:	56 95       	lsr	r21
     8fc:	47 95       	ror	r20
     8fe:	37 95       	ror	r19
     900:	27 95       	ror	r18
     902:	8a 95       	dec	r24
     904:	d2 f7       	brpl	.-12     	; 0x8fa <__fixsfsi+0x60>
     906:	66 23       	and	r22, r22
     908:	b1 f0       	breq	.+44     	; 0x936 <__fixsfsi+0x9c>
     90a:	50 95       	com	r21
     90c:	40 95       	com	r20
     90e:	30 95       	com	r19
     910:	21 95       	neg	r18
     912:	3f 4f       	sbci	r19, 0xFF	; 255
     914:	4f 4f       	sbci	r20, 0xFF	; 255
     916:	5f 4f       	sbci	r21, 0xFF	; 255
     918:	0e c0       	rjmp	.+28     	; 0x936 <__fixsfsi+0x9c>
     91a:	20 e0       	ldi	r18, 0x00	; 0
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	09 c0       	rjmp	.+18     	; 0x936 <__fixsfsi+0x9c>
     924:	2f ef       	ldi	r18, 0xFF	; 255
     926:	3f ef       	ldi	r19, 0xFF	; 255
     928:	4f ef       	ldi	r20, 0xFF	; 255
     92a:	5f e7       	ldi	r21, 0x7F	; 127
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__fixsfsi+0x9c>
     92e:	20 e0       	ldi	r18, 0x00	; 0
     930:	30 e0       	ldi	r19, 0x00	; 0
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	50 e8       	ldi	r21, 0x80	; 128
     936:	b9 01       	movw	r22, r18
     938:	ca 01       	movw	r24, r20
     93a:	2c 96       	adiw	r28, 0x0c	; 12
     93c:	e2 e0       	ldi	r30, 0x02	; 2
     93e:	0c 94 1c 12 	jmp	0x2438	; 0x2438 <__epilogue_restores__+0x20>

00000942 <__pack_f>:
     942:	df 92       	push	r13
     944:	ef 92       	push	r14
     946:	ff 92       	push	r15
     948:	0f 93       	push	r16
     94a:	1f 93       	push	r17
     94c:	fc 01       	movw	r30, r24
     94e:	e4 80       	ldd	r14, Z+4	; 0x04
     950:	f5 80       	ldd	r15, Z+5	; 0x05
     952:	06 81       	ldd	r16, Z+6	; 0x06
     954:	17 81       	ldd	r17, Z+7	; 0x07
     956:	d1 80       	ldd	r13, Z+1	; 0x01
     958:	80 81       	ld	r24, Z
     95a:	82 30       	cpi	r24, 0x02	; 2
     95c:	48 f4       	brcc	.+18     	; 0x970 <__pack_f+0x2e>
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	90 e0       	ldi	r25, 0x00	; 0
     962:	a0 e1       	ldi	r26, 0x10	; 16
     964:	b0 e0       	ldi	r27, 0x00	; 0
     966:	e8 2a       	or	r14, r24
     968:	f9 2a       	or	r15, r25
     96a:	0a 2b       	or	r16, r26
     96c:	1b 2b       	or	r17, r27
     96e:	a5 c0       	rjmp	.+330    	; 0xaba <__pack_f+0x178>
     970:	84 30       	cpi	r24, 0x04	; 4
     972:	09 f4       	brne	.+2      	; 0x976 <__pack_f+0x34>
     974:	9f c0       	rjmp	.+318    	; 0xab4 <__pack_f+0x172>
     976:	82 30       	cpi	r24, 0x02	; 2
     978:	21 f4       	brne	.+8      	; 0x982 <__pack_f+0x40>
     97a:	ee 24       	eor	r14, r14
     97c:	ff 24       	eor	r15, r15
     97e:	87 01       	movw	r16, r14
     980:	05 c0       	rjmp	.+10     	; 0x98c <__pack_f+0x4a>
     982:	e1 14       	cp	r14, r1
     984:	f1 04       	cpc	r15, r1
     986:	01 05       	cpc	r16, r1
     988:	11 05       	cpc	r17, r1
     98a:	19 f4       	brne	.+6      	; 0x992 <__pack_f+0x50>
     98c:	e0 e0       	ldi	r30, 0x00	; 0
     98e:	f0 e0       	ldi	r31, 0x00	; 0
     990:	96 c0       	rjmp	.+300    	; 0xabe <__pack_f+0x17c>
     992:	62 81       	ldd	r22, Z+2	; 0x02
     994:	73 81       	ldd	r23, Z+3	; 0x03
     996:	9f ef       	ldi	r25, 0xFF	; 255
     998:	62 38       	cpi	r22, 0x82	; 130
     99a:	79 07       	cpc	r23, r25
     99c:	0c f0       	brlt	.+2      	; 0x9a0 <__pack_f+0x5e>
     99e:	5b c0       	rjmp	.+182    	; 0xa56 <__pack_f+0x114>
     9a0:	22 e8       	ldi	r18, 0x82	; 130
     9a2:	3f ef       	ldi	r19, 0xFF	; 255
     9a4:	26 1b       	sub	r18, r22
     9a6:	37 0b       	sbc	r19, r23
     9a8:	2a 31       	cpi	r18, 0x1A	; 26
     9aa:	31 05       	cpc	r19, r1
     9ac:	2c f0       	brlt	.+10     	; 0x9b8 <__pack_f+0x76>
     9ae:	20 e0       	ldi	r18, 0x00	; 0
     9b0:	30 e0       	ldi	r19, 0x00	; 0
     9b2:	40 e0       	ldi	r20, 0x00	; 0
     9b4:	50 e0       	ldi	r21, 0x00	; 0
     9b6:	2a c0       	rjmp	.+84     	; 0xa0c <__pack_f+0xca>
     9b8:	b8 01       	movw	r22, r16
     9ba:	a7 01       	movw	r20, r14
     9bc:	02 2e       	mov	r0, r18
     9be:	04 c0       	rjmp	.+8      	; 0x9c8 <__pack_f+0x86>
     9c0:	76 95       	lsr	r23
     9c2:	67 95       	ror	r22
     9c4:	57 95       	ror	r21
     9c6:	47 95       	ror	r20
     9c8:	0a 94       	dec	r0
     9ca:	d2 f7       	brpl	.-12     	; 0x9c0 <__pack_f+0x7e>
     9cc:	81 e0       	ldi	r24, 0x01	; 1
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	a0 e0       	ldi	r26, 0x00	; 0
     9d2:	b0 e0       	ldi	r27, 0x00	; 0
     9d4:	04 c0       	rjmp	.+8      	; 0x9de <__pack_f+0x9c>
     9d6:	88 0f       	add	r24, r24
     9d8:	99 1f       	adc	r25, r25
     9da:	aa 1f       	adc	r26, r26
     9dc:	bb 1f       	adc	r27, r27
     9de:	2a 95       	dec	r18
     9e0:	d2 f7       	brpl	.-12     	; 0x9d6 <__pack_f+0x94>
     9e2:	01 97       	sbiw	r24, 0x01	; 1
     9e4:	a1 09       	sbc	r26, r1
     9e6:	b1 09       	sbc	r27, r1
     9e8:	8e 21       	and	r24, r14
     9ea:	9f 21       	and	r25, r15
     9ec:	a0 23       	and	r26, r16
     9ee:	b1 23       	and	r27, r17
     9f0:	00 97       	sbiw	r24, 0x00	; 0
     9f2:	a1 05       	cpc	r26, r1
     9f4:	b1 05       	cpc	r27, r1
     9f6:	21 f0       	breq	.+8      	; 0xa00 <__pack_f+0xbe>
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	a0 e0       	ldi	r26, 0x00	; 0
     9fe:	b0 e0       	ldi	r27, 0x00	; 0
     a00:	9a 01       	movw	r18, r20
     a02:	ab 01       	movw	r20, r22
     a04:	28 2b       	or	r18, r24
     a06:	39 2b       	or	r19, r25
     a08:	4a 2b       	or	r20, r26
     a0a:	5b 2b       	or	r21, r27
     a0c:	da 01       	movw	r26, r20
     a0e:	c9 01       	movw	r24, r18
     a10:	8f 77       	andi	r24, 0x7F	; 127
     a12:	90 70       	andi	r25, 0x00	; 0
     a14:	a0 70       	andi	r26, 0x00	; 0
     a16:	b0 70       	andi	r27, 0x00	; 0
     a18:	80 34       	cpi	r24, 0x40	; 64
     a1a:	91 05       	cpc	r25, r1
     a1c:	a1 05       	cpc	r26, r1
     a1e:	b1 05       	cpc	r27, r1
     a20:	39 f4       	brne	.+14     	; 0xa30 <__pack_f+0xee>
     a22:	27 ff       	sbrs	r18, 7
     a24:	09 c0       	rjmp	.+18     	; 0xa38 <__pack_f+0xf6>
     a26:	20 5c       	subi	r18, 0xC0	; 192
     a28:	3f 4f       	sbci	r19, 0xFF	; 255
     a2a:	4f 4f       	sbci	r20, 0xFF	; 255
     a2c:	5f 4f       	sbci	r21, 0xFF	; 255
     a2e:	04 c0       	rjmp	.+8      	; 0xa38 <__pack_f+0xf6>
     a30:	21 5c       	subi	r18, 0xC1	; 193
     a32:	3f 4f       	sbci	r19, 0xFF	; 255
     a34:	4f 4f       	sbci	r20, 0xFF	; 255
     a36:	5f 4f       	sbci	r21, 0xFF	; 255
     a38:	e0 e0       	ldi	r30, 0x00	; 0
     a3a:	f0 e0       	ldi	r31, 0x00	; 0
     a3c:	20 30       	cpi	r18, 0x00	; 0
     a3e:	a0 e0       	ldi	r26, 0x00	; 0
     a40:	3a 07       	cpc	r19, r26
     a42:	a0 e0       	ldi	r26, 0x00	; 0
     a44:	4a 07       	cpc	r20, r26
     a46:	a0 e4       	ldi	r26, 0x40	; 64
     a48:	5a 07       	cpc	r21, r26
     a4a:	10 f0       	brcs	.+4      	; 0xa50 <__pack_f+0x10e>
     a4c:	e1 e0       	ldi	r30, 0x01	; 1
     a4e:	f0 e0       	ldi	r31, 0x00	; 0
     a50:	79 01       	movw	r14, r18
     a52:	8a 01       	movw	r16, r20
     a54:	27 c0       	rjmp	.+78     	; 0xaa4 <__pack_f+0x162>
     a56:	60 38       	cpi	r22, 0x80	; 128
     a58:	71 05       	cpc	r23, r1
     a5a:	64 f5       	brge	.+88     	; 0xab4 <__pack_f+0x172>
     a5c:	fb 01       	movw	r30, r22
     a5e:	e1 58       	subi	r30, 0x81	; 129
     a60:	ff 4f       	sbci	r31, 0xFF	; 255
     a62:	d8 01       	movw	r26, r16
     a64:	c7 01       	movw	r24, r14
     a66:	8f 77       	andi	r24, 0x7F	; 127
     a68:	90 70       	andi	r25, 0x00	; 0
     a6a:	a0 70       	andi	r26, 0x00	; 0
     a6c:	b0 70       	andi	r27, 0x00	; 0
     a6e:	80 34       	cpi	r24, 0x40	; 64
     a70:	91 05       	cpc	r25, r1
     a72:	a1 05       	cpc	r26, r1
     a74:	b1 05       	cpc	r27, r1
     a76:	39 f4       	brne	.+14     	; 0xa86 <__pack_f+0x144>
     a78:	e7 fe       	sbrs	r14, 7
     a7a:	0d c0       	rjmp	.+26     	; 0xa96 <__pack_f+0x154>
     a7c:	80 e4       	ldi	r24, 0x40	; 64
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	a0 e0       	ldi	r26, 0x00	; 0
     a82:	b0 e0       	ldi	r27, 0x00	; 0
     a84:	04 c0       	rjmp	.+8      	; 0xa8e <__pack_f+0x14c>
     a86:	8f e3       	ldi	r24, 0x3F	; 63
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	b0 e0       	ldi	r27, 0x00	; 0
     a8e:	e8 0e       	add	r14, r24
     a90:	f9 1e       	adc	r15, r25
     a92:	0a 1f       	adc	r16, r26
     a94:	1b 1f       	adc	r17, r27
     a96:	17 ff       	sbrs	r17, 7
     a98:	05 c0       	rjmp	.+10     	; 0xaa4 <__pack_f+0x162>
     a9a:	16 95       	lsr	r17
     a9c:	07 95       	ror	r16
     a9e:	f7 94       	ror	r15
     aa0:	e7 94       	ror	r14
     aa2:	31 96       	adiw	r30, 0x01	; 1
     aa4:	87 e0       	ldi	r24, 0x07	; 7
     aa6:	16 95       	lsr	r17
     aa8:	07 95       	ror	r16
     aaa:	f7 94       	ror	r15
     aac:	e7 94       	ror	r14
     aae:	8a 95       	dec	r24
     ab0:	d1 f7       	brne	.-12     	; 0xaa6 <__pack_f+0x164>
     ab2:	05 c0       	rjmp	.+10     	; 0xabe <__pack_f+0x17c>
     ab4:	ee 24       	eor	r14, r14
     ab6:	ff 24       	eor	r15, r15
     ab8:	87 01       	movw	r16, r14
     aba:	ef ef       	ldi	r30, 0xFF	; 255
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	6e 2f       	mov	r22, r30
     ac0:	67 95       	ror	r22
     ac2:	66 27       	eor	r22, r22
     ac4:	67 95       	ror	r22
     ac6:	90 2f       	mov	r25, r16
     ac8:	9f 77       	andi	r25, 0x7F	; 127
     aca:	d7 94       	ror	r13
     acc:	dd 24       	eor	r13, r13
     ace:	d7 94       	ror	r13
     ad0:	8e 2f       	mov	r24, r30
     ad2:	86 95       	lsr	r24
     ad4:	49 2f       	mov	r20, r25
     ad6:	46 2b       	or	r20, r22
     ad8:	58 2f       	mov	r21, r24
     ada:	5d 29       	or	r21, r13
     adc:	b7 01       	movw	r22, r14
     ade:	ca 01       	movw	r24, r20
     ae0:	1f 91       	pop	r17
     ae2:	0f 91       	pop	r16
     ae4:	ff 90       	pop	r15
     ae6:	ef 90       	pop	r14
     ae8:	df 90       	pop	r13
     aea:	08 95       	ret

00000aec <__unpack_f>:
     aec:	fc 01       	movw	r30, r24
     aee:	db 01       	movw	r26, r22
     af0:	40 81       	ld	r20, Z
     af2:	51 81       	ldd	r21, Z+1	; 0x01
     af4:	22 81       	ldd	r18, Z+2	; 0x02
     af6:	62 2f       	mov	r22, r18
     af8:	6f 77       	andi	r22, 0x7F	; 127
     afa:	70 e0       	ldi	r23, 0x00	; 0
     afc:	22 1f       	adc	r18, r18
     afe:	22 27       	eor	r18, r18
     b00:	22 1f       	adc	r18, r18
     b02:	93 81       	ldd	r25, Z+3	; 0x03
     b04:	89 2f       	mov	r24, r25
     b06:	88 0f       	add	r24, r24
     b08:	82 2b       	or	r24, r18
     b0a:	28 2f       	mov	r18, r24
     b0c:	30 e0       	ldi	r19, 0x00	; 0
     b0e:	99 1f       	adc	r25, r25
     b10:	99 27       	eor	r25, r25
     b12:	99 1f       	adc	r25, r25
     b14:	11 96       	adiw	r26, 0x01	; 1
     b16:	9c 93       	st	X, r25
     b18:	11 97       	sbiw	r26, 0x01	; 1
     b1a:	21 15       	cp	r18, r1
     b1c:	31 05       	cpc	r19, r1
     b1e:	a9 f5       	brne	.+106    	; 0xb8a <__unpack_f+0x9e>
     b20:	41 15       	cp	r20, r1
     b22:	51 05       	cpc	r21, r1
     b24:	61 05       	cpc	r22, r1
     b26:	71 05       	cpc	r23, r1
     b28:	11 f4       	brne	.+4      	; 0xb2e <__unpack_f+0x42>
     b2a:	82 e0       	ldi	r24, 0x02	; 2
     b2c:	37 c0       	rjmp	.+110    	; 0xb9c <__unpack_f+0xb0>
     b2e:	82 e8       	ldi	r24, 0x82	; 130
     b30:	9f ef       	ldi	r25, 0xFF	; 255
     b32:	13 96       	adiw	r26, 0x03	; 3
     b34:	9c 93       	st	X, r25
     b36:	8e 93       	st	-X, r24
     b38:	12 97       	sbiw	r26, 0x02	; 2
     b3a:	9a 01       	movw	r18, r20
     b3c:	ab 01       	movw	r20, r22
     b3e:	67 e0       	ldi	r22, 0x07	; 7
     b40:	22 0f       	add	r18, r18
     b42:	33 1f       	adc	r19, r19
     b44:	44 1f       	adc	r20, r20
     b46:	55 1f       	adc	r21, r21
     b48:	6a 95       	dec	r22
     b4a:	d1 f7       	brne	.-12     	; 0xb40 <__unpack_f+0x54>
     b4c:	83 e0       	ldi	r24, 0x03	; 3
     b4e:	8c 93       	st	X, r24
     b50:	0d c0       	rjmp	.+26     	; 0xb6c <__unpack_f+0x80>
     b52:	22 0f       	add	r18, r18
     b54:	33 1f       	adc	r19, r19
     b56:	44 1f       	adc	r20, r20
     b58:	55 1f       	adc	r21, r21
     b5a:	12 96       	adiw	r26, 0x02	; 2
     b5c:	8d 91       	ld	r24, X+
     b5e:	9c 91       	ld	r25, X
     b60:	13 97       	sbiw	r26, 0x03	; 3
     b62:	01 97       	sbiw	r24, 0x01	; 1
     b64:	13 96       	adiw	r26, 0x03	; 3
     b66:	9c 93       	st	X, r25
     b68:	8e 93       	st	-X, r24
     b6a:	12 97       	sbiw	r26, 0x02	; 2
     b6c:	20 30       	cpi	r18, 0x00	; 0
     b6e:	80 e0       	ldi	r24, 0x00	; 0
     b70:	38 07       	cpc	r19, r24
     b72:	80 e0       	ldi	r24, 0x00	; 0
     b74:	48 07       	cpc	r20, r24
     b76:	80 e4       	ldi	r24, 0x40	; 64
     b78:	58 07       	cpc	r21, r24
     b7a:	58 f3       	brcs	.-42     	; 0xb52 <__unpack_f+0x66>
     b7c:	14 96       	adiw	r26, 0x04	; 4
     b7e:	2d 93       	st	X+, r18
     b80:	3d 93       	st	X+, r19
     b82:	4d 93       	st	X+, r20
     b84:	5c 93       	st	X, r21
     b86:	17 97       	sbiw	r26, 0x07	; 7
     b88:	08 95       	ret
     b8a:	2f 3f       	cpi	r18, 0xFF	; 255
     b8c:	31 05       	cpc	r19, r1
     b8e:	79 f4       	brne	.+30     	; 0xbae <__unpack_f+0xc2>
     b90:	41 15       	cp	r20, r1
     b92:	51 05       	cpc	r21, r1
     b94:	61 05       	cpc	r22, r1
     b96:	71 05       	cpc	r23, r1
     b98:	19 f4       	brne	.+6      	; 0xba0 <__unpack_f+0xb4>
     b9a:	84 e0       	ldi	r24, 0x04	; 4
     b9c:	8c 93       	st	X, r24
     b9e:	08 95       	ret
     ba0:	64 ff       	sbrs	r22, 4
     ba2:	03 c0       	rjmp	.+6      	; 0xbaa <__unpack_f+0xbe>
     ba4:	81 e0       	ldi	r24, 0x01	; 1
     ba6:	8c 93       	st	X, r24
     ba8:	12 c0       	rjmp	.+36     	; 0xbce <__unpack_f+0xe2>
     baa:	1c 92       	st	X, r1
     bac:	10 c0       	rjmp	.+32     	; 0xbce <__unpack_f+0xe2>
     bae:	2f 57       	subi	r18, 0x7F	; 127
     bb0:	30 40       	sbci	r19, 0x00	; 0
     bb2:	13 96       	adiw	r26, 0x03	; 3
     bb4:	3c 93       	st	X, r19
     bb6:	2e 93       	st	-X, r18
     bb8:	12 97       	sbiw	r26, 0x02	; 2
     bba:	83 e0       	ldi	r24, 0x03	; 3
     bbc:	8c 93       	st	X, r24
     bbe:	87 e0       	ldi	r24, 0x07	; 7
     bc0:	44 0f       	add	r20, r20
     bc2:	55 1f       	adc	r21, r21
     bc4:	66 1f       	adc	r22, r22
     bc6:	77 1f       	adc	r23, r23
     bc8:	8a 95       	dec	r24
     bca:	d1 f7       	brne	.-12     	; 0xbc0 <__unpack_f+0xd4>
     bcc:	70 64       	ori	r23, 0x40	; 64
     bce:	14 96       	adiw	r26, 0x04	; 4
     bd0:	4d 93       	st	X+, r20
     bd2:	5d 93       	st	X+, r21
     bd4:	6d 93       	st	X+, r22
     bd6:	7c 93       	st	X, r23
     bd8:	17 97       	sbiw	r26, 0x07	; 7
     bda:	08 95       	ret

00000bdc <__fpcmp_parts_f>:
     bdc:	1f 93       	push	r17
     bde:	dc 01       	movw	r26, r24
     be0:	fb 01       	movw	r30, r22
     be2:	9c 91       	ld	r25, X
     be4:	92 30       	cpi	r25, 0x02	; 2
     be6:	08 f4       	brcc	.+2      	; 0xbea <__fpcmp_parts_f+0xe>
     be8:	47 c0       	rjmp	.+142    	; 0xc78 <__fpcmp_parts_f+0x9c>
     bea:	80 81       	ld	r24, Z
     bec:	82 30       	cpi	r24, 0x02	; 2
     bee:	08 f4       	brcc	.+2      	; 0xbf2 <__fpcmp_parts_f+0x16>
     bf0:	43 c0       	rjmp	.+134    	; 0xc78 <__fpcmp_parts_f+0x9c>
     bf2:	94 30       	cpi	r25, 0x04	; 4
     bf4:	51 f4       	brne	.+20     	; 0xc0a <__fpcmp_parts_f+0x2e>
     bf6:	11 96       	adiw	r26, 0x01	; 1
     bf8:	1c 91       	ld	r17, X
     bfa:	84 30       	cpi	r24, 0x04	; 4
     bfc:	99 f5       	brne	.+102    	; 0xc64 <__fpcmp_parts_f+0x88>
     bfe:	81 81       	ldd	r24, Z+1	; 0x01
     c00:	68 2f       	mov	r22, r24
     c02:	70 e0       	ldi	r23, 0x00	; 0
     c04:	61 1b       	sub	r22, r17
     c06:	71 09       	sbc	r23, r1
     c08:	3f c0       	rjmp	.+126    	; 0xc88 <__fpcmp_parts_f+0xac>
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	21 f0       	breq	.+8      	; 0xc16 <__fpcmp_parts_f+0x3a>
     c0e:	92 30       	cpi	r25, 0x02	; 2
     c10:	31 f4       	brne	.+12     	; 0xc1e <__fpcmp_parts_f+0x42>
     c12:	82 30       	cpi	r24, 0x02	; 2
     c14:	b9 f1       	breq	.+110    	; 0xc84 <__fpcmp_parts_f+0xa8>
     c16:	81 81       	ldd	r24, Z+1	; 0x01
     c18:	88 23       	and	r24, r24
     c1a:	89 f1       	breq	.+98     	; 0xc7e <__fpcmp_parts_f+0xa2>
     c1c:	2d c0       	rjmp	.+90     	; 0xc78 <__fpcmp_parts_f+0x9c>
     c1e:	11 96       	adiw	r26, 0x01	; 1
     c20:	1c 91       	ld	r17, X
     c22:	11 97       	sbiw	r26, 0x01	; 1
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	f1 f0       	breq	.+60     	; 0xc64 <__fpcmp_parts_f+0x88>
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	18 17       	cp	r17, r24
     c2c:	d9 f4       	brne	.+54     	; 0xc64 <__fpcmp_parts_f+0x88>
     c2e:	12 96       	adiw	r26, 0x02	; 2
     c30:	2d 91       	ld	r18, X+
     c32:	3c 91       	ld	r19, X
     c34:	13 97       	sbiw	r26, 0x03	; 3
     c36:	82 81       	ldd	r24, Z+2	; 0x02
     c38:	93 81       	ldd	r25, Z+3	; 0x03
     c3a:	82 17       	cp	r24, r18
     c3c:	93 07       	cpc	r25, r19
     c3e:	94 f0       	brlt	.+36     	; 0xc64 <__fpcmp_parts_f+0x88>
     c40:	28 17       	cp	r18, r24
     c42:	39 07       	cpc	r19, r25
     c44:	bc f0       	brlt	.+46     	; 0xc74 <__fpcmp_parts_f+0x98>
     c46:	14 96       	adiw	r26, 0x04	; 4
     c48:	8d 91       	ld	r24, X+
     c4a:	9d 91       	ld	r25, X+
     c4c:	0d 90       	ld	r0, X+
     c4e:	bc 91       	ld	r27, X
     c50:	a0 2d       	mov	r26, r0
     c52:	24 81       	ldd	r18, Z+4	; 0x04
     c54:	35 81       	ldd	r19, Z+5	; 0x05
     c56:	46 81       	ldd	r20, Z+6	; 0x06
     c58:	57 81       	ldd	r21, Z+7	; 0x07
     c5a:	28 17       	cp	r18, r24
     c5c:	39 07       	cpc	r19, r25
     c5e:	4a 07       	cpc	r20, r26
     c60:	5b 07       	cpc	r21, r27
     c62:	18 f4       	brcc	.+6      	; 0xc6a <__fpcmp_parts_f+0x8e>
     c64:	11 23       	and	r17, r17
     c66:	41 f0       	breq	.+16     	; 0xc78 <__fpcmp_parts_f+0x9c>
     c68:	0a c0       	rjmp	.+20     	; 0xc7e <__fpcmp_parts_f+0xa2>
     c6a:	82 17       	cp	r24, r18
     c6c:	93 07       	cpc	r25, r19
     c6e:	a4 07       	cpc	r26, r20
     c70:	b5 07       	cpc	r27, r21
     c72:	40 f4       	brcc	.+16     	; 0xc84 <__fpcmp_parts_f+0xa8>
     c74:	11 23       	and	r17, r17
     c76:	19 f0       	breq	.+6      	; 0xc7e <__fpcmp_parts_f+0xa2>
     c78:	61 e0       	ldi	r22, 0x01	; 1
     c7a:	70 e0       	ldi	r23, 0x00	; 0
     c7c:	05 c0       	rjmp	.+10     	; 0xc88 <__fpcmp_parts_f+0xac>
     c7e:	6f ef       	ldi	r22, 0xFF	; 255
     c80:	7f ef       	ldi	r23, 0xFF	; 255
     c82:	02 c0       	rjmp	.+4      	; 0xc88 <__fpcmp_parts_f+0xac>
     c84:	60 e0       	ldi	r22, 0x00	; 0
     c86:	70 e0       	ldi	r23, 0x00	; 0
     c88:	cb 01       	movw	r24, r22
     c8a:	1f 91       	pop	r17
     c8c:	08 95       	ret

00000c8e <main>:
#include "SSD.h"
#include "Lcd.h"
#include <stdio.h>
#include "Button.h"
int main()
{
     c8e:	df 93       	push	r29
     c90:	cf 93       	push	r28
     c92:	00 d0       	rcall	.+0      	; 0xc94 <main+0x6>
     c94:	0f 92       	push	r0
     c96:	cd b7       	in	r28, 0x3d	; 61
     c98:	de b7       	in	r29, 0x3e	; 62
	u8 counter = 0;
     c9a:	1b 82       	std	Y+3, r1	; 0x03
	u16 delay = 0;
     c9c:	1a 82       	std	Y+2, r1	; 0x02
     c9e:	19 82       	std	Y+1, r1	; 0x01
	SSD_vidinit();
     ca0:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <SSD_vidinit>
	Button_vidbuttonInit();
     ca4:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <Button_vidbuttonInit>
	while (1)
	{
		SSD_viddisplyNum(counter);
     ca8:	8b 81       	ldd	r24, Y+3	; 0x03
     caa:	0e 94 90 06 	call	0xd20	; 0xd20 <SSD_viddisplyNum>

		if (Button_udtbuttonStatus(BUTTON0) == PRESSED)
     cae:	80 e0       	ldi	r24, 0x00	; 0
     cb0:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <Button_udtbuttonStatus>
     cb4:	81 30       	cpi	r24, 0x01	; 1
     cb6:	c1 f7       	brne	.-16     	; 0xca8 <main+0x1a>
		{
			//_delay_ms(250); /* Debouncing Delay */
			SSD_vidDelayWithDisply_ms(counter, 250);
     cb8:	8b 81       	ldd	r24, Y+3	; 0x03
     cba:	4a ef       	ldi	r20, 0xFA	; 250
     cbc:	50 e0       	ldi	r21, 0x00	; 0
     cbe:	60 e0       	ldi	r22, 0x00	; 0
     cc0:	70 e0       	ldi	r23, 0x00	; 0
     cc2:	0e 94 4f 08 	call	0x109e	; 0x109e <SSD_vidDelayWithDisply_ms>
			counter++;
     cc6:	8b 81       	ldd	r24, Y+3	; 0x03
     cc8:	8f 5f       	subi	r24, 0xFF	; 255
     cca:	8b 83       	std	Y+3, r24	; 0x03

			if (counter == 100)
     ccc:	8b 81       	ldd	r24, Y+3	; 0x03
     cce:	84 36       	cpi	r24, 0x64	; 100
     cd0:	59 f7       	brne	.-42     	; 0xca8 <main+0x1a>
			{
				counter = 0;
     cd2:	1b 82       	std	Y+3, r1	; 0x03
     cd4:	e9 cf       	rjmp	.-46     	; 0xca8 <main+0x1a>

00000cd6 <SSD_vidinit>:
#include "SSD.h"
#include "Dio.h"
#include <util/delay.h>

void SSD_vidinit(void)
{
     cd6:	df 93       	push	r29
     cd8:	cf 93       	push	r28
     cda:	cd b7       	in	r28, 0x3d	; 61
     cdc:	de b7       	in	r29, 0x3e	; 62
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN1, DIO_OUTPUT);
     cde:	81 e0       	ldi	r24, 0x01	; 1
     ce0:	61 e0       	ldi	r22, 0x01	; 1
     ce2:	41 e0       	ldi	r20, 0x01	; 1
     ce4:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN2, DIO_OUTPUT);
     ce8:	81 e0       	ldi	r24, 0x01	; 1
     cea:	62 e0       	ldi	r22, 0x02	; 2
     cec:	41 e0       	ldi	r20, 0x01	; 1
     cee:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>

	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN4, DIO_OUTPUT);
     cf2:	80 e0       	ldi	r24, 0x00	; 0
     cf4:	64 e0       	ldi	r22, 0x04	; 4
     cf6:	41 e0       	ldi	r20, 0x01	; 1
     cf8:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN5, DIO_OUTPUT);
     cfc:	80 e0       	ldi	r24, 0x00	; 0
     cfe:	65 e0       	ldi	r22, 0x05	; 5
     d00:	41 e0       	ldi	r20, 0x01	; 1
     d02:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN6, DIO_OUTPUT);
     d06:	80 e0       	ldi	r24, 0x00	; 0
     d08:	66 e0       	ldi	r22, 0x06	; 6
     d0a:	41 e0       	ldi	r20, 0x01	; 1
     d0c:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN7, DIO_OUTPUT);
     d10:	80 e0       	ldi	r24, 0x00	; 0
     d12:	67 e0       	ldi	r22, 0x07	; 7
     d14:	41 e0       	ldi	r20, 0x01	; 1
     d16:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
}
     d1a:	cf 91       	pop	r28
     d1c:	df 91       	pop	r29
     d1e:	08 95       	ret

00000d20 <SSD_viddisplyNum>:

void SSD_viddisplyNum(u8 num)
{
     d20:	df 93       	push	r29
     d22:	cf 93       	push	r28
     d24:	cd b7       	in	r28, 0x3d	; 61
     d26:	de b7       	in	r29, 0x3e	; 62
     d28:	e3 97       	sbiw	r28, 0x33	; 51
     d2a:	0f b6       	in	r0, 0x3f	; 63
     d2c:	f8 94       	cli
     d2e:	de bf       	out	0x3e, r29	; 62
     d30:	0f be       	out	0x3f, r0	; 63
     d32:	cd bf       	out	0x3d, r28	; 61
     d34:	8b ab       	std	Y+51, r24	; 0x33
	u8 loc_secondDigit =  (num%10)<<4;
     d36:	8b a9       	ldd	r24, Y+51	; 0x33
     d38:	9a e0       	ldi	r25, 0x0A	; 10
     d3a:	69 2f       	mov	r22, r25
     d3c:	0e 94 e4 11 	call	0x23c8	; 0x23c8 <__udivmodqi4>
     d40:	89 2f       	mov	r24, r25
     d42:	82 95       	swap	r24
     d44:	80 7f       	andi	r24, 0xF0	; 240
     d46:	8a ab       	std	Y+50, r24	; 0x32
	u8 loc_firstDigit = (num/10)<<4;
     d48:	8b a9       	ldd	r24, Y+51	; 0x33
     d4a:	9a e0       	ldi	r25, 0x0A	; 10
     d4c:	69 2f       	mov	r22, r25
     d4e:	0e 94 e4 11 	call	0x23c8	; 0x23c8 <__udivmodqi4>
     d52:	82 95       	swap	r24
     d54:	80 7f       	andi	r24, 0xF0	; 240
     d56:	89 ab       	std	Y+49, r24	; 0x31

	/* Enable SSD 1	-> EN1 = High	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN2, DIO_HIGH);
     d58:	81 e0       	ldi	r24, 0x01	; 1
     d5a:	62 e0       	ldi	r22, 0x02	; 2
     d5c:	41 e0       	ldi	r20, 0x01	; 1
     d5e:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
	/* Disable SSD 2 -> EN2 =Low	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_LOW);
     d62:	81 e0       	ldi	r24, 0x01	; 1
     d64:	61 e0       	ldi	r22, 0x01	; 1
     d66:	40 e0       	ldi	r20, 0x00	; 0
     d68:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
	/* Write first digit */
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_firstDigit, SSD_MASK);
     d6c:	80 e0       	ldi	r24, 0x00	; 0
     d6e:	69 a9       	ldd	r22, Y+49	; 0x31
     d70:	4f e0       	ldi	r20, 0x0F	; 15
     d72:	0e 94 78 10 	call	0x20f0	; 0x20f0 <Dio_vidWriteChanelGroup>
     d76:	80 e0       	ldi	r24, 0x00	; 0
     d78:	90 e0       	ldi	r25, 0x00	; 0
     d7a:	aa ef       	ldi	r26, 0xFA	; 250
     d7c:	b3 e4       	ldi	r27, 0x43	; 67
     d7e:	8d a7       	std	Y+45, r24	; 0x2d
     d80:	9e a7       	std	Y+46, r25	; 0x2e
     d82:	af a7       	std	Y+47, r26	; 0x2f
     d84:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
     d86:	6d a5       	ldd	r22, Y+45	; 0x2d
     d88:	7e a5       	ldd	r23, Y+46	; 0x2e
     d8a:	8f a5       	ldd	r24, Y+47	; 0x2f
     d8c:	98 a9       	ldd	r25, Y+48	; 0x30
     d8e:	2b ea       	ldi	r18, 0xAB	; 171
     d90:	3a ea       	ldi	r19, 0xAA	; 170
     d92:	4a ea       	ldi	r20, 0xAA	; 170
     d94:	50 e4       	ldi	r21, 0x40	; 64
     d96:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     d9a:	dc 01       	movw	r26, r24
     d9c:	cb 01       	movw	r24, r22
     d9e:	89 a7       	std	Y+41, r24	; 0x29
     da0:	9a a7       	std	Y+42, r25	; 0x2a
     da2:	ab a7       	std	Y+43, r26	; 0x2b
     da4:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
     da6:	69 a5       	ldd	r22, Y+41	; 0x29
     da8:	7a a5       	ldd	r23, Y+42	; 0x2a
     daa:	8b a5       	ldd	r24, Y+43	; 0x2b
     dac:	9c a5       	ldd	r25, Y+44	; 0x2c
     dae:	20 e0       	ldi	r18, 0x00	; 0
     db0:	30 e0       	ldi	r19, 0x00	; 0
     db2:	40 e8       	ldi	r20, 0x80	; 128
     db4:	5f e3       	ldi	r21, 0x3F	; 63
     db6:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     dba:	88 23       	and	r24, r24
     dbc:	1c f4       	brge	.+6      	; 0xdc4 <SSD_viddisplyNum+0xa4>
		__ticks = 1;
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	88 a7       	std	Y+40, r24	; 0x28
     dc2:	91 c0       	rjmp	.+290    	; 0xee6 <SSD_viddisplyNum+0x1c6>
	else if (__tmp > 255)
     dc4:	69 a5       	ldd	r22, Y+41	; 0x29
     dc6:	7a a5       	ldd	r23, Y+42	; 0x2a
     dc8:	8b a5       	ldd	r24, Y+43	; 0x2b
     dca:	9c a5       	ldd	r25, Y+44	; 0x2c
     dcc:	20 e0       	ldi	r18, 0x00	; 0
     dce:	30 e0       	ldi	r19, 0x00	; 0
     dd0:	4f e7       	ldi	r20, 0x7F	; 127
     dd2:	53 e4       	ldi	r21, 0x43	; 67
     dd4:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     dd8:	18 16       	cp	r1, r24
     dda:	0c f0       	brlt	.+2      	; 0xdde <SSD_viddisplyNum+0xbe>
     ddc:	7b c0       	rjmp	.+246    	; 0xed4 <SSD_viddisplyNum+0x1b4>
	{
		_delay_ms(__us / 1000.0);
     dde:	6d a5       	ldd	r22, Y+45	; 0x2d
     de0:	7e a5       	ldd	r23, Y+46	; 0x2e
     de2:	8f a5       	ldd	r24, Y+47	; 0x2f
     de4:	98 a9       	ldd	r25, Y+48	; 0x30
     de6:	20 e0       	ldi	r18, 0x00	; 0
     de8:	30 e0       	ldi	r19, 0x00	; 0
     dea:	4a e7       	ldi	r20, 0x7A	; 122
     dec:	54 e4       	ldi	r21, 0x44	; 68
     dee:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
     df2:	dc 01       	movw	r26, r24
     df4:	cb 01       	movw	r24, r22
     df6:	8c a3       	std	Y+36, r24	; 0x24
     df8:	9d a3       	std	Y+37, r25	; 0x25
     dfa:	ae a3       	std	Y+38, r26	; 0x26
     dfc:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     dfe:	6c a1       	ldd	r22, Y+36	; 0x24
     e00:	7d a1       	ldd	r23, Y+37	; 0x25
     e02:	8e a1       	ldd	r24, Y+38	; 0x26
     e04:	9f a1       	ldd	r25, Y+39	; 0x27
     e06:	20 e0       	ldi	r18, 0x00	; 0
     e08:	30 e0       	ldi	r19, 0x00	; 0
     e0a:	4a e7       	ldi	r20, 0x7A	; 122
     e0c:	55 e4       	ldi	r21, 0x45	; 69
     e0e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     e12:	dc 01       	movw	r26, r24
     e14:	cb 01       	movw	r24, r22
     e16:	88 a3       	std	Y+32, r24	; 0x20
     e18:	99 a3       	std	Y+33, r25	; 0x21
     e1a:	aa a3       	std	Y+34, r26	; 0x22
     e1c:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
     e1e:	68 a1       	ldd	r22, Y+32	; 0x20
     e20:	79 a1       	ldd	r23, Y+33	; 0x21
     e22:	8a a1       	ldd	r24, Y+34	; 0x22
     e24:	9b a1       	ldd	r25, Y+35	; 0x23
     e26:	20 e0       	ldi	r18, 0x00	; 0
     e28:	30 e0       	ldi	r19, 0x00	; 0
     e2a:	40 e8       	ldi	r20, 0x80	; 128
     e2c:	5f e3       	ldi	r21, 0x3F	; 63
     e2e:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     e32:	88 23       	and	r24, r24
     e34:	2c f4       	brge	.+10     	; 0xe40 <SSD_viddisplyNum+0x120>
		__ticks = 1;
     e36:	81 e0       	ldi	r24, 0x01	; 1
     e38:	90 e0       	ldi	r25, 0x00	; 0
     e3a:	9f 8f       	std	Y+31, r25	; 0x1f
     e3c:	8e 8f       	std	Y+30, r24	; 0x1e
     e3e:	3f c0       	rjmp	.+126    	; 0xebe <SSD_viddisplyNum+0x19e>
	else if (__tmp > 65535)
     e40:	68 a1       	ldd	r22, Y+32	; 0x20
     e42:	79 a1       	ldd	r23, Y+33	; 0x21
     e44:	8a a1       	ldd	r24, Y+34	; 0x22
     e46:	9b a1       	ldd	r25, Y+35	; 0x23
     e48:	20 e0       	ldi	r18, 0x00	; 0
     e4a:	3f ef       	ldi	r19, 0xFF	; 255
     e4c:	4f e7       	ldi	r20, 0x7F	; 127
     e4e:	57 e4       	ldi	r21, 0x47	; 71
     e50:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     e54:	18 16       	cp	r1, r24
     e56:	4c f5       	brge	.+82     	; 0xeaa <SSD_viddisplyNum+0x18a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e58:	6c a1       	ldd	r22, Y+36	; 0x24
     e5a:	7d a1       	ldd	r23, Y+37	; 0x25
     e5c:	8e a1       	ldd	r24, Y+38	; 0x26
     e5e:	9f a1       	ldd	r25, Y+39	; 0x27
     e60:	20 e0       	ldi	r18, 0x00	; 0
     e62:	30 e0       	ldi	r19, 0x00	; 0
     e64:	40 e2       	ldi	r20, 0x20	; 32
     e66:	51 e4       	ldi	r21, 0x41	; 65
     e68:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     e6c:	dc 01       	movw	r26, r24
     e6e:	cb 01       	movw	r24, r22
     e70:	bc 01       	movw	r22, r24
     e72:	cd 01       	movw	r24, r26
     e74:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e78:	dc 01       	movw	r26, r24
     e7a:	cb 01       	movw	r24, r22
     e7c:	9f 8f       	std	Y+31, r25	; 0x1f
     e7e:	8e 8f       	std	Y+30, r24	; 0x1e
     e80:	0f c0       	rjmp	.+30     	; 0xea0 <SSD_viddisplyNum+0x180>
     e82:	80 e9       	ldi	r24, 0x90	; 144
     e84:	91 e0       	ldi	r25, 0x01	; 1
     e86:	9d 8f       	std	Y+29, r25	; 0x1d
     e88:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e8a:	8c 8d       	ldd	r24, Y+28	; 0x1c
     e8c:	9d 8d       	ldd	r25, Y+29	; 0x1d
     e8e:	01 97       	sbiw	r24, 0x01	; 1
     e90:	f1 f7       	brne	.-4      	; 0xe8e <SSD_viddisplyNum+0x16e>
     e92:	9d 8f       	std	Y+29, r25	; 0x1d
     e94:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e96:	8e 8d       	ldd	r24, Y+30	; 0x1e
     e98:	9f 8d       	ldd	r25, Y+31	; 0x1f
     e9a:	01 97       	sbiw	r24, 0x01	; 1
     e9c:	9f 8f       	std	Y+31, r25	; 0x1f
     e9e:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ea0:	8e 8d       	ldd	r24, Y+30	; 0x1e
     ea2:	9f 8d       	ldd	r25, Y+31	; 0x1f
     ea4:	00 97       	sbiw	r24, 0x00	; 0
     ea6:	69 f7       	brne	.-38     	; 0xe82 <SSD_viddisplyNum+0x162>
     ea8:	24 c0       	rjmp	.+72     	; 0xef2 <SSD_viddisplyNum+0x1d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     eaa:	68 a1       	ldd	r22, Y+32	; 0x20
     eac:	79 a1       	ldd	r23, Y+33	; 0x21
     eae:	8a a1       	ldd	r24, Y+34	; 0x22
     eb0:	9b a1       	ldd	r25, Y+35	; 0x23
     eb2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     eb6:	dc 01       	movw	r26, r24
     eb8:	cb 01       	movw	r24, r22
     eba:	9f 8f       	std	Y+31, r25	; 0x1f
     ebc:	8e 8f       	std	Y+30, r24	; 0x1e
     ebe:	8e 8d       	ldd	r24, Y+30	; 0x1e
     ec0:	9f 8d       	ldd	r25, Y+31	; 0x1f
     ec2:	9b 8f       	std	Y+27, r25	; 0x1b
     ec4:	8a 8f       	std	Y+26, r24	; 0x1a
     ec6:	8a 8d       	ldd	r24, Y+26	; 0x1a
     ec8:	9b 8d       	ldd	r25, Y+27	; 0x1b
     eca:	01 97       	sbiw	r24, 0x01	; 1
     ecc:	f1 f7       	brne	.-4      	; 0xeca <SSD_viddisplyNum+0x1aa>
     ece:	9b 8f       	std	Y+27, r25	; 0x1b
     ed0:	8a 8f       	std	Y+26, r24	; 0x1a
     ed2:	0f c0       	rjmp	.+30     	; 0xef2 <SSD_viddisplyNum+0x1d2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     ed4:	69 a5       	ldd	r22, Y+41	; 0x29
     ed6:	7a a5       	ldd	r23, Y+42	; 0x2a
     ed8:	8b a5       	ldd	r24, Y+43	; 0x2b
     eda:	9c a5       	ldd	r25, Y+44	; 0x2c
     edc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     ee0:	dc 01       	movw	r26, r24
     ee2:	cb 01       	movw	r24, r22
     ee4:	88 a7       	std	Y+40, r24	; 0x28
     ee6:	88 a5       	ldd	r24, Y+40	; 0x28
     ee8:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     eea:	89 8d       	ldd	r24, Y+25	; 0x19
     eec:	8a 95       	dec	r24
     eee:	f1 f7       	brne	.-4      	; 0xeec <SSD_viddisplyNum+0x1cc>
     ef0:	89 8f       	std	Y+25, r24	; 0x19

	_delay_us(500);

	/* Disable SSD 1	-> EN1 = Low	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN2, DIO_LOW);
     ef2:	81 e0       	ldi	r24, 0x01	; 1
     ef4:	62 e0       	ldi	r22, 0x02	; 2
     ef6:	40 e0       	ldi	r20, 0x00	; 0
     ef8:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
	/* Enable SSD 2 -> EN2 = High	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_HIGH);
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	61 e0       	ldi	r22, 0x01	; 1
     f00:	41 e0       	ldi	r20, 0x01	; 1
     f02:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
	/* Write second digit */
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_secondDigit, SSD_MASK);
     f06:	80 e0       	ldi	r24, 0x00	; 0
     f08:	6a a9       	ldd	r22, Y+50	; 0x32
     f0a:	4f e0       	ldi	r20, 0x0F	; 15
     f0c:	0e 94 78 10 	call	0x20f0	; 0x20f0 <Dio_vidWriteChanelGroup>
     f10:	80 e0       	ldi	r24, 0x00	; 0
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	aa ef       	ldi	r26, 0xFA	; 250
     f16:	b3 e4       	ldi	r27, 0x43	; 67
     f18:	8d 8b       	std	Y+21, r24	; 0x15
     f1a:	9e 8b       	std	Y+22, r25	; 0x16
     f1c:	af 8b       	std	Y+23, r26	; 0x17
     f1e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
     f20:	6d 89       	ldd	r22, Y+21	; 0x15
     f22:	7e 89       	ldd	r23, Y+22	; 0x16
     f24:	8f 89       	ldd	r24, Y+23	; 0x17
     f26:	98 8d       	ldd	r25, Y+24	; 0x18
     f28:	2b ea       	ldi	r18, 0xAB	; 171
     f2a:	3a ea       	ldi	r19, 0xAA	; 170
     f2c:	4a ea       	ldi	r20, 0xAA	; 170
     f2e:	50 e4       	ldi	r21, 0x40	; 64
     f30:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f34:	dc 01       	movw	r26, r24
     f36:	cb 01       	movw	r24, r22
     f38:	89 8b       	std	Y+17, r24	; 0x11
     f3a:	9a 8b       	std	Y+18, r25	; 0x12
     f3c:	ab 8b       	std	Y+19, r26	; 0x13
     f3e:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
     f40:	69 89       	ldd	r22, Y+17	; 0x11
     f42:	7a 89       	ldd	r23, Y+18	; 0x12
     f44:	8b 89       	ldd	r24, Y+19	; 0x13
     f46:	9c 89       	ldd	r25, Y+20	; 0x14
     f48:	20 e0       	ldi	r18, 0x00	; 0
     f4a:	30 e0       	ldi	r19, 0x00	; 0
     f4c:	40 e8       	ldi	r20, 0x80	; 128
     f4e:	5f e3       	ldi	r21, 0x3F	; 63
     f50:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     f54:	88 23       	and	r24, r24
     f56:	1c f4       	brge	.+6      	; 0xf5e <SSD_viddisplyNum+0x23e>
		__ticks = 1;
     f58:	81 e0       	ldi	r24, 0x01	; 1
     f5a:	88 8b       	std	Y+16, r24	; 0x10
     f5c:	91 c0       	rjmp	.+290    	; 0x1080 <SSD_viddisplyNum+0x360>
	else if (__tmp > 255)
     f5e:	69 89       	ldd	r22, Y+17	; 0x11
     f60:	7a 89       	ldd	r23, Y+18	; 0x12
     f62:	8b 89       	ldd	r24, Y+19	; 0x13
     f64:	9c 89       	ldd	r25, Y+20	; 0x14
     f66:	20 e0       	ldi	r18, 0x00	; 0
     f68:	30 e0       	ldi	r19, 0x00	; 0
     f6a:	4f e7       	ldi	r20, 0x7F	; 127
     f6c:	53 e4       	ldi	r21, 0x43	; 67
     f6e:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     f72:	18 16       	cp	r1, r24
     f74:	0c f0       	brlt	.+2      	; 0xf78 <SSD_viddisplyNum+0x258>
     f76:	7b c0       	rjmp	.+246    	; 0x106e <SSD_viddisplyNum+0x34e>
	{
		_delay_ms(__us / 1000.0);
     f78:	6d 89       	ldd	r22, Y+21	; 0x15
     f7a:	7e 89       	ldd	r23, Y+22	; 0x16
     f7c:	8f 89       	ldd	r24, Y+23	; 0x17
     f7e:	98 8d       	ldd	r25, Y+24	; 0x18
     f80:	20 e0       	ldi	r18, 0x00	; 0
     f82:	30 e0       	ldi	r19, 0x00	; 0
     f84:	4a e7       	ldi	r20, 0x7A	; 122
     f86:	54 e4       	ldi	r21, 0x44	; 68
     f88:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
     f8c:	dc 01       	movw	r26, r24
     f8e:	cb 01       	movw	r24, r22
     f90:	8c 87       	std	Y+12, r24	; 0x0c
     f92:	9d 87       	std	Y+13, r25	; 0x0d
     f94:	ae 87       	std	Y+14, r26	; 0x0e
     f96:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f98:	6c 85       	ldd	r22, Y+12	; 0x0c
     f9a:	7d 85       	ldd	r23, Y+13	; 0x0d
     f9c:	8e 85       	ldd	r24, Y+14	; 0x0e
     f9e:	9f 85       	ldd	r25, Y+15	; 0x0f
     fa0:	20 e0       	ldi	r18, 0x00	; 0
     fa2:	30 e0       	ldi	r19, 0x00	; 0
     fa4:	4a e7       	ldi	r20, 0x7A	; 122
     fa6:	55 e4       	ldi	r21, 0x45	; 69
     fa8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     fac:	dc 01       	movw	r26, r24
     fae:	cb 01       	movw	r24, r22
     fb0:	88 87       	std	Y+8, r24	; 0x08
     fb2:	99 87       	std	Y+9, r25	; 0x09
     fb4:	aa 87       	std	Y+10, r26	; 0x0a
     fb6:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
     fb8:	68 85       	ldd	r22, Y+8	; 0x08
     fba:	79 85       	ldd	r23, Y+9	; 0x09
     fbc:	8a 85       	ldd	r24, Y+10	; 0x0a
     fbe:	9b 85       	ldd	r25, Y+11	; 0x0b
     fc0:	20 e0       	ldi	r18, 0x00	; 0
     fc2:	30 e0       	ldi	r19, 0x00	; 0
     fc4:	40 e8       	ldi	r20, 0x80	; 128
     fc6:	5f e3       	ldi	r21, 0x3F	; 63
     fc8:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     fcc:	88 23       	and	r24, r24
     fce:	2c f4       	brge	.+10     	; 0xfda <SSD_viddisplyNum+0x2ba>
		__ticks = 1;
     fd0:	81 e0       	ldi	r24, 0x01	; 1
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	9f 83       	std	Y+7, r25	; 0x07
     fd6:	8e 83       	std	Y+6, r24	; 0x06
     fd8:	3f c0       	rjmp	.+126    	; 0x1058 <SSD_viddisplyNum+0x338>
	else if (__tmp > 65535)
     fda:	68 85       	ldd	r22, Y+8	; 0x08
     fdc:	79 85       	ldd	r23, Y+9	; 0x09
     fde:	8a 85       	ldd	r24, Y+10	; 0x0a
     fe0:	9b 85       	ldd	r25, Y+11	; 0x0b
     fe2:	20 e0       	ldi	r18, 0x00	; 0
     fe4:	3f ef       	ldi	r19, 0xFF	; 255
     fe6:	4f e7       	ldi	r20, 0x7F	; 127
     fe8:	57 e4       	ldi	r21, 0x47	; 71
     fea:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     fee:	18 16       	cp	r1, r24
     ff0:	4c f5       	brge	.+82     	; 0x1044 <SSD_viddisplyNum+0x324>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ff2:	6c 85       	ldd	r22, Y+12	; 0x0c
     ff4:	7d 85       	ldd	r23, Y+13	; 0x0d
     ff6:	8e 85       	ldd	r24, Y+14	; 0x0e
     ff8:	9f 85       	ldd	r25, Y+15	; 0x0f
     ffa:	20 e0       	ldi	r18, 0x00	; 0
     ffc:	30 e0       	ldi	r19, 0x00	; 0
     ffe:	40 e2       	ldi	r20, 0x20	; 32
    1000:	51 e4       	ldi	r21, 0x41	; 65
    1002:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1006:	dc 01       	movw	r26, r24
    1008:	cb 01       	movw	r24, r22
    100a:	bc 01       	movw	r22, r24
    100c:	cd 01       	movw	r24, r26
    100e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1012:	dc 01       	movw	r26, r24
    1014:	cb 01       	movw	r24, r22
    1016:	9f 83       	std	Y+7, r25	; 0x07
    1018:	8e 83       	std	Y+6, r24	; 0x06
    101a:	0f c0       	rjmp	.+30     	; 0x103a <SSD_viddisplyNum+0x31a>
    101c:	80 e9       	ldi	r24, 0x90	; 144
    101e:	91 e0       	ldi	r25, 0x01	; 1
    1020:	9d 83       	std	Y+5, r25	; 0x05
    1022:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1024:	8c 81       	ldd	r24, Y+4	; 0x04
    1026:	9d 81       	ldd	r25, Y+5	; 0x05
    1028:	01 97       	sbiw	r24, 0x01	; 1
    102a:	f1 f7       	brne	.-4      	; 0x1028 <SSD_viddisplyNum+0x308>
    102c:	9d 83       	std	Y+5, r25	; 0x05
    102e:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1030:	8e 81       	ldd	r24, Y+6	; 0x06
    1032:	9f 81       	ldd	r25, Y+7	; 0x07
    1034:	01 97       	sbiw	r24, 0x01	; 1
    1036:	9f 83       	std	Y+7, r25	; 0x07
    1038:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    103a:	8e 81       	ldd	r24, Y+6	; 0x06
    103c:	9f 81       	ldd	r25, Y+7	; 0x07
    103e:	00 97       	sbiw	r24, 0x00	; 0
    1040:	69 f7       	brne	.-38     	; 0x101c <SSD_viddisplyNum+0x2fc>
    1042:	24 c0       	rjmp	.+72     	; 0x108c <SSD_viddisplyNum+0x36c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1044:	68 85       	ldd	r22, Y+8	; 0x08
    1046:	79 85       	ldd	r23, Y+9	; 0x09
    1048:	8a 85       	ldd	r24, Y+10	; 0x0a
    104a:	9b 85       	ldd	r25, Y+11	; 0x0b
    104c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1050:	dc 01       	movw	r26, r24
    1052:	cb 01       	movw	r24, r22
    1054:	9f 83       	std	Y+7, r25	; 0x07
    1056:	8e 83       	std	Y+6, r24	; 0x06
    1058:	8e 81       	ldd	r24, Y+6	; 0x06
    105a:	9f 81       	ldd	r25, Y+7	; 0x07
    105c:	9b 83       	std	Y+3, r25	; 0x03
    105e:	8a 83       	std	Y+2, r24	; 0x02
    1060:	8a 81       	ldd	r24, Y+2	; 0x02
    1062:	9b 81       	ldd	r25, Y+3	; 0x03
    1064:	01 97       	sbiw	r24, 0x01	; 1
    1066:	f1 f7       	brne	.-4      	; 0x1064 <SSD_viddisplyNum+0x344>
    1068:	9b 83       	std	Y+3, r25	; 0x03
    106a:	8a 83       	std	Y+2, r24	; 0x02
    106c:	0f c0       	rjmp	.+30     	; 0x108c <SSD_viddisplyNum+0x36c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    106e:	69 89       	ldd	r22, Y+17	; 0x11
    1070:	7a 89       	ldd	r23, Y+18	; 0x12
    1072:	8b 89       	ldd	r24, Y+19	; 0x13
    1074:	9c 89       	ldd	r25, Y+20	; 0x14
    1076:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    107a:	dc 01       	movw	r26, r24
    107c:	cb 01       	movw	r24, r22
    107e:	88 8b       	std	Y+16, r24	; 0x10
    1080:	88 89       	ldd	r24, Y+16	; 0x10
    1082:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1084:	89 81       	ldd	r24, Y+1	; 0x01
    1086:	8a 95       	dec	r24
    1088:	f1 f7       	brne	.-4      	; 0x1086 <SSD_viddisplyNum+0x366>
    108a:	89 83       	std	Y+1, r24	; 0x01

	_delay_us(500);
}
    108c:	e3 96       	adiw	r28, 0x33	; 51
    108e:	0f b6       	in	r0, 0x3f	; 63
    1090:	f8 94       	cli
    1092:	de bf       	out	0x3e, r29	; 62
    1094:	0f be       	out	0x3f, r0	; 63
    1096:	cd bf       	out	0x3d, r28	; 61
    1098:	cf 91       	pop	r28
    109a:	df 91       	pop	r29
    109c:	08 95       	ret

0000109e <SSD_vidDelayWithDisply_ms>:

void SSD_vidDelayWithDisply_ms(u8 num,u32 delay)
{
    109e:	df 93       	push	r29
    10a0:	cf 93       	push	r28
    10a2:	cd b7       	in	r28, 0x3d	; 61
    10a4:	de b7       	in	r29, 0x3e	; 62
    10a6:	29 97       	sbiw	r28, 0x09	; 9
    10a8:	0f b6       	in	r0, 0x3f	; 63
    10aa:	f8 94       	cli
    10ac:	de bf       	out	0x3e, r29	; 62
    10ae:	0f be       	out	0x3f, r0	; 63
    10b0:	cd bf       	out	0x3d, r28	; 61
    10b2:	8d 83       	std	Y+5, r24	; 0x05
    10b4:	4e 83       	std	Y+6, r20	; 0x06
    10b6:	5f 83       	std	Y+7, r21	; 0x07
    10b8:	68 87       	std	Y+8, r22	; 0x08
    10ba:	79 87       	std	Y+9, r23	; 0x09
	u32 cnt=0;
    10bc:	19 82       	std	Y+1, r1	; 0x01
    10be:	1a 82       	std	Y+2, r1	; 0x02
    10c0:	1b 82       	std	Y+3, r1	; 0x03
    10c2:	1c 82       	std	Y+4, r1	; 0x04
	for (cnt=0; cnt<delay; cnt++)
    10c4:	19 82       	std	Y+1, r1	; 0x01
    10c6:	1a 82       	std	Y+2, r1	; 0x02
    10c8:	1b 82       	std	Y+3, r1	; 0x03
    10ca:	1c 82       	std	Y+4, r1	; 0x04
    10cc:	0e c0       	rjmp	.+28     	; 0x10ea <SSD_vidDelayWithDisply_ms+0x4c>
		 {
			 SSD_viddisplyNum(num);
    10ce:	8d 81       	ldd	r24, Y+5	; 0x05
    10d0:	0e 94 90 06 	call	0xd20	; 0xd20 <SSD_viddisplyNum>
}

void SSD_vidDelayWithDisply_ms(u8 num,u32 delay)
{
	u32 cnt=0;
	for (cnt=0; cnt<delay; cnt++)
    10d4:	89 81       	ldd	r24, Y+1	; 0x01
    10d6:	9a 81       	ldd	r25, Y+2	; 0x02
    10d8:	ab 81       	ldd	r26, Y+3	; 0x03
    10da:	bc 81       	ldd	r27, Y+4	; 0x04
    10dc:	01 96       	adiw	r24, 0x01	; 1
    10de:	a1 1d       	adc	r26, r1
    10e0:	b1 1d       	adc	r27, r1
    10e2:	89 83       	std	Y+1, r24	; 0x01
    10e4:	9a 83       	std	Y+2, r25	; 0x02
    10e6:	ab 83       	std	Y+3, r26	; 0x03
    10e8:	bc 83       	std	Y+4, r27	; 0x04
    10ea:	29 81       	ldd	r18, Y+1	; 0x01
    10ec:	3a 81       	ldd	r19, Y+2	; 0x02
    10ee:	4b 81       	ldd	r20, Y+3	; 0x03
    10f0:	5c 81       	ldd	r21, Y+4	; 0x04
    10f2:	8e 81       	ldd	r24, Y+6	; 0x06
    10f4:	9f 81       	ldd	r25, Y+7	; 0x07
    10f6:	a8 85       	ldd	r26, Y+8	; 0x08
    10f8:	b9 85       	ldd	r27, Y+9	; 0x09
    10fa:	28 17       	cp	r18, r24
    10fc:	39 07       	cpc	r19, r25
    10fe:	4a 07       	cpc	r20, r26
    1100:	5b 07       	cpc	r21, r27
    1102:	28 f3       	brcs	.-54     	; 0x10ce <SSD_vidDelayWithDisply_ms+0x30>
		 {
			 SSD_viddisplyNum(num);
		 }
}
    1104:	29 96       	adiw	r28, 0x09	; 9
    1106:	0f b6       	in	r0, 0x3f	; 63
    1108:	f8 94       	cli
    110a:	de bf       	out	0x3e, r29	; 62
    110c:	0f be       	out	0x3f, r0	; 63
    110e:	cd bf       	out	0x3d, r28	; 61
    1110:	cf 91       	pop	r28
    1112:	df 91       	pop	r29
    1114:	08 95       	ret

00001116 <Led_vidledInit>:
#include "Led.h"
#include "Dio.h"


void Led_vidledInit(void)
{
    1116:	df 93       	push	r29
    1118:	cf 93       	push	r28
    111a:	cd b7       	in	r28, 0x3d	; 61
    111c:	de b7       	in	r29, 0x3e	; 62
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN2, DIO_OUTPUT);
    111e:	82 e0       	ldi	r24, 0x02	; 2
    1120:	62 e0       	ldi	r22, 0x02	; 2
    1122:	41 e0       	ldi	r20, 0x01	; 1
    1124:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN7, DIO_OUTPUT);
    1128:	82 e0       	ldi	r24, 0x02	; 2
    112a:	67 e0       	ldi	r22, 0x07	; 7
    112c:	41 e0       	ldi	r20, 0x01	; 1
    112e:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTD, DIO_PIN3, DIO_OUTPUT);
    1132:	83 e0       	ldi	r24, 0x03	; 3
    1134:	63 e0       	ldi	r22, 0x03	; 3
    1136:	41 e0       	ldi	r20, 0x01	; 1
    1138:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
}
    113c:	cf 91       	pop	r28
    113e:	df 91       	pop	r29
    1140:	08 95       	ret

00001142 <Led_vidledOn>:

void Led_vidledOn(led_ledId_t led)
{
    1142:	df 93       	push	r29
    1144:	cf 93       	push	r28
    1146:	00 d0       	rcall	.+0      	; 0x1148 <Led_vidledOn+0x6>
    1148:	0f 92       	push	r0
    114a:	cd b7       	in	r28, 0x3d	; 61
    114c:	de b7       	in	r29, 0x3e	; 62
    114e:	89 83       	std	Y+1, r24	; 0x01
	switch (led)
    1150:	89 81       	ldd	r24, Y+1	; 0x01
    1152:	28 2f       	mov	r18, r24
    1154:	30 e0       	ldi	r19, 0x00	; 0
    1156:	3b 83       	std	Y+3, r19	; 0x03
    1158:	2a 83       	std	Y+2, r18	; 0x02
    115a:	8a 81       	ldd	r24, Y+2	; 0x02
    115c:	9b 81       	ldd	r25, Y+3	; 0x03
    115e:	81 30       	cpi	r24, 0x01	; 1
    1160:	91 05       	cpc	r25, r1
    1162:	79 f0       	breq	.+30     	; 0x1182 <Led_vidledOn+0x40>
    1164:	2a 81       	ldd	r18, Y+2	; 0x02
    1166:	3b 81       	ldd	r19, Y+3	; 0x03
    1168:	22 30       	cpi	r18, 0x02	; 2
    116a:	31 05       	cpc	r19, r1
    116c:	81 f0       	breq	.+32     	; 0x118e <Led_vidledOn+0x4c>
    116e:	8a 81       	ldd	r24, Y+2	; 0x02
    1170:	9b 81       	ldd	r25, Y+3	; 0x03
    1172:	00 97       	sbiw	r24, 0x00	; 0
    1174:	89 f4       	brne	.+34     	; 0x1198 <Led_vidledOn+0x56>
	{
	case LED0:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN2, DIO_HIGH);
    1176:	82 e0       	ldi	r24, 0x02	; 2
    1178:	62 e0       	ldi	r22, 0x02	; 2
    117a:	41 e0       	ldi	r20, 0x01	; 1
    117c:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
    1180:	0b c0       	rjmp	.+22     	; 0x1198 <Led_vidledOn+0x56>
		break;

	case LED1:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_HIGH);
    1182:	82 e0       	ldi	r24, 0x02	; 2
    1184:	67 e0       	ldi	r22, 0x07	; 7
    1186:	41 e0       	ldi	r20, 0x01	; 1
    1188:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
    118c:	05 c0       	rjmp	.+10     	; 0x1198 <Led_vidledOn+0x56>
		break;

	case LED2:
		Dio_vidwriteChanel(DIO_PORTD, DIO_PIN3, DIO_HIGH);
    118e:	83 e0       	ldi	r24, 0x03	; 3
    1190:	63 e0       	ldi	r22, 0x03	; 3
    1192:	41 e0       	ldi	r20, 0x01	; 1
    1194:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
		break;
	}
}
    1198:	0f 90       	pop	r0
    119a:	0f 90       	pop	r0
    119c:	0f 90       	pop	r0
    119e:	cf 91       	pop	r28
    11a0:	df 91       	pop	r29
    11a2:	08 95       	ret

000011a4 <Led_vidledOff>:

void Led_vidledOff(led_ledId_t led)
{
    11a4:	df 93       	push	r29
    11a6:	cf 93       	push	r28
    11a8:	00 d0       	rcall	.+0      	; 0x11aa <Led_vidledOff+0x6>
    11aa:	0f 92       	push	r0
    11ac:	cd b7       	in	r28, 0x3d	; 61
    11ae:	de b7       	in	r29, 0x3e	; 62
    11b0:	89 83       	std	Y+1, r24	; 0x01
	switch (led)
    11b2:	89 81       	ldd	r24, Y+1	; 0x01
    11b4:	28 2f       	mov	r18, r24
    11b6:	30 e0       	ldi	r19, 0x00	; 0
    11b8:	3b 83       	std	Y+3, r19	; 0x03
    11ba:	2a 83       	std	Y+2, r18	; 0x02
    11bc:	8a 81       	ldd	r24, Y+2	; 0x02
    11be:	9b 81       	ldd	r25, Y+3	; 0x03
    11c0:	81 30       	cpi	r24, 0x01	; 1
    11c2:	91 05       	cpc	r25, r1
    11c4:	79 f0       	breq	.+30     	; 0x11e4 <Led_vidledOff+0x40>
    11c6:	2a 81       	ldd	r18, Y+2	; 0x02
    11c8:	3b 81       	ldd	r19, Y+3	; 0x03
    11ca:	22 30       	cpi	r18, 0x02	; 2
    11cc:	31 05       	cpc	r19, r1
    11ce:	81 f0       	breq	.+32     	; 0x11f0 <Led_vidledOff+0x4c>
    11d0:	8a 81       	ldd	r24, Y+2	; 0x02
    11d2:	9b 81       	ldd	r25, Y+3	; 0x03
    11d4:	00 97       	sbiw	r24, 0x00	; 0
    11d6:	89 f4       	brne	.+34     	; 0x11fa <Led_vidledOff+0x56>
	{
	case LED0:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN2, DIO_LOW);
    11d8:	82 e0       	ldi	r24, 0x02	; 2
    11da:	62 e0       	ldi	r22, 0x02	; 2
    11dc:	40 e0       	ldi	r20, 0x00	; 0
    11de:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
    11e2:	0b c0       	rjmp	.+22     	; 0x11fa <Led_vidledOff+0x56>
		break;

	case LED1:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_LOW);
    11e4:	82 e0       	ldi	r24, 0x02	; 2
    11e6:	67 e0       	ldi	r22, 0x07	; 7
    11e8:	40 e0       	ldi	r20, 0x00	; 0
    11ea:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
    11ee:	05 c0       	rjmp	.+10     	; 0x11fa <Led_vidledOff+0x56>
		break;

	case LED2:
		Dio_vidwriteChanel(DIO_PORTD, DIO_PIN3, DIO_LOW);
    11f0:	83 e0       	ldi	r24, 0x03	; 3
    11f2:	63 e0       	ldi	r22, 0x03	; 3
    11f4:	40 e0       	ldi	r20, 0x00	; 0
    11f6:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
		break;
	}
}
    11fa:	0f 90       	pop	r0
    11fc:	0f 90       	pop	r0
    11fe:	0f 90       	pop	r0
    1200:	cf 91       	pop	r28
    1202:	df 91       	pop	r29
    1204:	08 95       	ret

00001206 <Lcd_vidinit>:
#include "util/delay.h"
#include <stdio.h>


void Lcd_vidinit(void)
{
    1206:	df 93       	push	r29
    1208:	cf 93       	push	r28
    120a:	cd b7       	in	r28, 0x3d	; 61
    120c:	de b7       	in	r29, 0x3e	; 62
    120e:	e4 97       	sbiw	r28, 0x34	; 52
    1210:	0f b6       	in	r0, 0x3f	; 63
    1212:	f8 94       	cli
    1214:	de bf       	out	0x3e, r29	; 62
    1216:	0f be       	out	0x3f, r0	; 63
    1218:	cd bf       	out	0x3d, r28	; 61
	/*	configure control pins as output	*/
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN1, DIO_OUTPUT);
    121a:	81 e0       	ldi	r24, 0x01	; 1
    121c:	61 e0       	ldi	r22, 0x01	; 1
    121e:	41 e0       	ldi	r20, 0x01	; 1
    1220:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN2, DIO_OUTPUT);
    1224:	81 e0       	ldi	r24, 0x01	; 1
    1226:	62 e0       	ldi	r22, 0x02	; 2
    1228:	41 e0       	ldi	r20, 0x01	; 1
    122a:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN3, DIO_OUTPUT);
    122e:	81 e0       	ldi	r24, 0x01	; 1
    1230:	63 e0       	ldi	r22, 0x03	; 3
    1232:	41 e0       	ldi	r20, 0x01	; 1
    1234:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>

	/*	configure data pins as output	*/
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN4, DIO_OUTPUT);
    1238:	80 e0       	ldi	r24, 0x00	; 0
    123a:	64 e0       	ldi	r22, 0x04	; 4
    123c:	41 e0       	ldi	r20, 0x01	; 1
    123e:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN5, DIO_OUTPUT);
    1242:	80 e0       	ldi	r24, 0x00	; 0
    1244:	65 e0       	ldi	r22, 0x05	; 5
    1246:	41 e0       	ldi	r20, 0x01	; 1
    1248:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN6, DIO_OUTPUT);
    124c:	80 e0       	ldi	r24, 0x00	; 0
    124e:	66 e0       	ldi	r22, 0x06	; 6
    1250:	41 e0       	ldi	r20, 0x01	; 1
    1252:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN7, DIO_OUTPUT);
    1256:	80 e0       	ldi	r24, 0x00	; 0
    1258:	67 e0       	ldi	r22, 0x07	; 7
    125a:	41 e0       	ldi	r20, 0x01	; 1
    125c:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>

	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN2, DIO_LOW);
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	62 e0       	ldi	r22, 0x02	; 2
    1264:	40 e0       	ldi	r20, 0x00	; 0
    1266:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
    126a:	80 e0       	ldi	r24, 0x00	; 0
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	a0 e7       	ldi	r26, 0x70	; 112
    1270:	b1 e4       	ldi	r27, 0x41	; 65
    1272:	89 ab       	std	Y+49, r24	; 0x31
    1274:	9a ab       	std	Y+50, r25	; 0x32
    1276:	ab ab       	std	Y+51, r26	; 0x33
    1278:	bc ab       	std	Y+52, r27	; 0x34
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    127a:	69 a9       	ldd	r22, Y+49	; 0x31
    127c:	7a a9       	ldd	r23, Y+50	; 0x32
    127e:	8b a9       	ldd	r24, Y+51	; 0x33
    1280:	9c a9       	ldd	r25, Y+52	; 0x34
    1282:	20 e0       	ldi	r18, 0x00	; 0
    1284:	30 e0       	ldi	r19, 0x00	; 0
    1286:	4a e7       	ldi	r20, 0x7A	; 122
    1288:	55 e4       	ldi	r21, 0x45	; 69
    128a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    128e:	dc 01       	movw	r26, r24
    1290:	cb 01       	movw	r24, r22
    1292:	8d a7       	std	Y+45, r24	; 0x2d
    1294:	9e a7       	std	Y+46, r25	; 0x2e
    1296:	af a7       	std	Y+47, r26	; 0x2f
    1298:	b8 ab       	std	Y+48, r27	; 0x30
	if (__tmp < 1.0)
    129a:	6d a5       	ldd	r22, Y+45	; 0x2d
    129c:	7e a5       	ldd	r23, Y+46	; 0x2e
    129e:	8f a5       	ldd	r24, Y+47	; 0x2f
    12a0:	98 a9       	ldd	r25, Y+48	; 0x30
    12a2:	20 e0       	ldi	r18, 0x00	; 0
    12a4:	30 e0       	ldi	r19, 0x00	; 0
    12a6:	40 e8       	ldi	r20, 0x80	; 128
    12a8:	5f e3       	ldi	r21, 0x3F	; 63
    12aa:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    12ae:	88 23       	and	r24, r24
    12b0:	2c f4       	brge	.+10     	; 0x12bc <Lcd_vidinit+0xb6>
		__ticks = 1;
    12b2:	81 e0       	ldi	r24, 0x01	; 1
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	9c a7       	std	Y+44, r25	; 0x2c
    12b8:	8b a7       	std	Y+43, r24	; 0x2b
    12ba:	3f c0       	rjmp	.+126    	; 0x133a <Lcd_vidinit+0x134>
	else if (__tmp > 65535)
    12bc:	6d a5       	ldd	r22, Y+45	; 0x2d
    12be:	7e a5       	ldd	r23, Y+46	; 0x2e
    12c0:	8f a5       	ldd	r24, Y+47	; 0x2f
    12c2:	98 a9       	ldd	r25, Y+48	; 0x30
    12c4:	20 e0       	ldi	r18, 0x00	; 0
    12c6:	3f ef       	ldi	r19, 0xFF	; 255
    12c8:	4f e7       	ldi	r20, 0x7F	; 127
    12ca:	57 e4       	ldi	r21, 0x47	; 71
    12cc:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    12d0:	18 16       	cp	r1, r24
    12d2:	4c f5       	brge	.+82     	; 0x1326 <Lcd_vidinit+0x120>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12d4:	69 a9       	ldd	r22, Y+49	; 0x31
    12d6:	7a a9       	ldd	r23, Y+50	; 0x32
    12d8:	8b a9       	ldd	r24, Y+51	; 0x33
    12da:	9c a9       	ldd	r25, Y+52	; 0x34
    12dc:	20 e0       	ldi	r18, 0x00	; 0
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	40 e2       	ldi	r20, 0x20	; 32
    12e2:	51 e4       	ldi	r21, 0x41	; 65
    12e4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    12e8:	dc 01       	movw	r26, r24
    12ea:	cb 01       	movw	r24, r22
    12ec:	bc 01       	movw	r22, r24
    12ee:	cd 01       	movw	r24, r26
    12f0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    12f4:	dc 01       	movw	r26, r24
    12f6:	cb 01       	movw	r24, r22
    12f8:	9c a7       	std	Y+44, r25	; 0x2c
    12fa:	8b a7       	std	Y+43, r24	; 0x2b
    12fc:	0f c0       	rjmp	.+30     	; 0x131c <Lcd_vidinit+0x116>
    12fe:	80 e9       	ldi	r24, 0x90	; 144
    1300:	91 e0       	ldi	r25, 0x01	; 1
    1302:	9a a7       	std	Y+42, r25	; 0x2a
    1304:	89 a7       	std	Y+41, r24	; 0x29
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1306:	89 a5       	ldd	r24, Y+41	; 0x29
    1308:	9a a5       	ldd	r25, Y+42	; 0x2a
    130a:	01 97       	sbiw	r24, 0x01	; 1
    130c:	f1 f7       	brne	.-4      	; 0x130a <Lcd_vidinit+0x104>
    130e:	9a a7       	std	Y+42, r25	; 0x2a
    1310:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1312:	8b a5       	ldd	r24, Y+43	; 0x2b
    1314:	9c a5       	ldd	r25, Y+44	; 0x2c
    1316:	01 97       	sbiw	r24, 0x01	; 1
    1318:	9c a7       	std	Y+44, r25	; 0x2c
    131a:	8b a7       	std	Y+43, r24	; 0x2b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    131c:	8b a5       	ldd	r24, Y+43	; 0x2b
    131e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1320:	00 97       	sbiw	r24, 0x00	; 0
    1322:	69 f7       	brne	.-38     	; 0x12fe <Lcd_vidinit+0xf8>
    1324:	14 c0       	rjmp	.+40     	; 0x134e <Lcd_vidinit+0x148>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1326:	6d a5       	ldd	r22, Y+45	; 0x2d
    1328:	7e a5       	ldd	r23, Y+46	; 0x2e
    132a:	8f a5       	ldd	r24, Y+47	; 0x2f
    132c:	98 a9       	ldd	r25, Y+48	; 0x30
    132e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1332:	dc 01       	movw	r26, r24
    1334:	cb 01       	movw	r24, r22
    1336:	9c a7       	std	Y+44, r25	; 0x2c
    1338:	8b a7       	std	Y+43, r24	; 0x2b
    133a:	8b a5       	ldd	r24, Y+43	; 0x2b
    133c:	9c a5       	ldd	r25, Y+44	; 0x2c
    133e:	98 a7       	std	Y+40, r25	; 0x28
    1340:	8f a3       	std	Y+39, r24	; 0x27
    1342:	8f a1       	ldd	r24, Y+39	; 0x27
    1344:	98 a5       	ldd	r25, Y+40	; 0x28
    1346:	01 97       	sbiw	r24, 0x01	; 1
    1348:	f1 f7       	brne	.-4      	; 0x1346 <Lcd_vidinit+0x140>
    134a:	98 a7       	std	Y+40, r25	; 0x28
    134c:	8f a3       	std	Y+39, r24	; 0x27

	_delay_ms(15);

	Lcd_vidCmd(0x03);
    134e:	83 e0       	ldi	r24, 0x03	; 3
    1350:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <Lcd_vidCmd>
    1354:	80 e0       	ldi	r24, 0x00	; 0
    1356:	90 e0       	ldi	r25, 0x00	; 0
    1358:	a0 ea       	ldi	r26, 0xA0	; 160
    135a:	b0 e4       	ldi	r27, 0x40	; 64
    135c:	8b a3       	std	Y+35, r24	; 0x23
    135e:	9c a3       	std	Y+36, r25	; 0x24
    1360:	ad a3       	std	Y+37, r26	; 0x25
    1362:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1364:	6b a1       	ldd	r22, Y+35	; 0x23
    1366:	7c a1       	ldd	r23, Y+36	; 0x24
    1368:	8d a1       	ldd	r24, Y+37	; 0x25
    136a:	9e a1       	ldd	r25, Y+38	; 0x26
    136c:	20 e0       	ldi	r18, 0x00	; 0
    136e:	30 e0       	ldi	r19, 0x00	; 0
    1370:	4a e7       	ldi	r20, 0x7A	; 122
    1372:	55 e4       	ldi	r21, 0x45	; 69
    1374:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1378:	dc 01       	movw	r26, r24
    137a:	cb 01       	movw	r24, r22
    137c:	8f 8f       	std	Y+31, r24	; 0x1f
    137e:	98 a3       	std	Y+32, r25	; 0x20
    1380:	a9 a3       	std	Y+33, r26	; 0x21
    1382:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    1384:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1386:	78 a1       	ldd	r23, Y+32	; 0x20
    1388:	89 a1       	ldd	r24, Y+33	; 0x21
    138a:	9a a1       	ldd	r25, Y+34	; 0x22
    138c:	20 e0       	ldi	r18, 0x00	; 0
    138e:	30 e0       	ldi	r19, 0x00	; 0
    1390:	40 e8       	ldi	r20, 0x80	; 128
    1392:	5f e3       	ldi	r21, 0x3F	; 63
    1394:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1398:	88 23       	and	r24, r24
    139a:	2c f4       	brge	.+10     	; 0x13a6 <Lcd_vidinit+0x1a0>
		__ticks = 1;
    139c:	81 e0       	ldi	r24, 0x01	; 1
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	9e 8f       	std	Y+30, r25	; 0x1e
    13a2:	8d 8f       	std	Y+29, r24	; 0x1d
    13a4:	3f c0       	rjmp	.+126    	; 0x1424 <Lcd_vidinit+0x21e>
	else if (__tmp > 65535)
    13a6:	6f 8d       	ldd	r22, Y+31	; 0x1f
    13a8:	78 a1       	ldd	r23, Y+32	; 0x20
    13aa:	89 a1       	ldd	r24, Y+33	; 0x21
    13ac:	9a a1       	ldd	r25, Y+34	; 0x22
    13ae:	20 e0       	ldi	r18, 0x00	; 0
    13b0:	3f ef       	ldi	r19, 0xFF	; 255
    13b2:	4f e7       	ldi	r20, 0x7F	; 127
    13b4:	57 e4       	ldi	r21, 0x47	; 71
    13b6:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    13ba:	18 16       	cp	r1, r24
    13bc:	4c f5       	brge	.+82     	; 0x1410 <Lcd_vidinit+0x20a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13be:	6b a1       	ldd	r22, Y+35	; 0x23
    13c0:	7c a1       	ldd	r23, Y+36	; 0x24
    13c2:	8d a1       	ldd	r24, Y+37	; 0x25
    13c4:	9e a1       	ldd	r25, Y+38	; 0x26
    13c6:	20 e0       	ldi	r18, 0x00	; 0
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    13ca:	40 e2       	ldi	r20, 0x20	; 32
    13cc:	51 e4       	ldi	r21, 0x41	; 65
    13ce:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    13d2:	dc 01       	movw	r26, r24
    13d4:	cb 01       	movw	r24, r22
    13d6:	bc 01       	movw	r22, r24
    13d8:	cd 01       	movw	r24, r26
    13da:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    13de:	dc 01       	movw	r26, r24
    13e0:	cb 01       	movw	r24, r22
    13e2:	9e 8f       	std	Y+30, r25	; 0x1e
    13e4:	8d 8f       	std	Y+29, r24	; 0x1d
    13e6:	0f c0       	rjmp	.+30     	; 0x1406 <Lcd_vidinit+0x200>
    13e8:	80 e9       	ldi	r24, 0x90	; 144
    13ea:	91 e0       	ldi	r25, 0x01	; 1
    13ec:	9c 8f       	std	Y+28, r25	; 0x1c
    13ee:	8b 8f       	std	Y+27, r24	; 0x1b
    13f0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    13f2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    13f4:	01 97       	sbiw	r24, 0x01	; 1
    13f6:	f1 f7       	brne	.-4      	; 0x13f4 <Lcd_vidinit+0x1ee>
    13f8:	9c 8f       	std	Y+28, r25	; 0x1c
    13fa:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13fc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    13fe:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1400:	01 97       	sbiw	r24, 0x01	; 1
    1402:	9e 8f       	std	Y+30, r25	; 0x1e
    1404:	8d 8f       	std	Y+29, r24	; 0x1d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1406:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1408:	9e 8d       	ldd	r25, Y+30	; 0x1e
    140a:	00 97       	sbiw	r24, 0x00	; 0
    140c:	69 f7       	brne	.-38     	; 0x13e8 <Lcd_vidinit+0x1e2>
    140e:	14 c0       	rjmp	.+40     	; 0x1438 <Lcd_vidinit+0x232>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1410:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1412:	78 a1       	ldd	r23, Y+32	; 0x20
    1414:	89 a1       	ldd	r24, Y+33	; 0x21
    1416:	9a a1       	ldd	r25, Y+34	; 0x22
    1418:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    141c:	dc 01       	movw	r26, r24
    141e:	cb 01       	movw	r24, r22
    1420:	9e 8f       	std	Y+30, r25	; 0x1e
    1422:	8d 8f       	std	Y+29, r24	; 0x1d
    1424:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1426:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1428:	9a 8f       	std	Y+26, r25	; 0x1a
    142a:	89 8f       	std	Y+25, r24	; 0x19
    142c:	89 8d       	ldd	r24, Y+25	; 0x19
    142e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1430:	01 97       	sbiw	r24, 0x01	; 1
    1432:	f1 f7       	brne	.-4      	; 0x1430 <Lcd_vidinit+0x22a>
    1434:	9a 8f       	std	Y+26, r25	; 0x1a
    1436:	89 8f       	std	Y+25, r24	; 0x19
	_delay_ms(5);
	Lcd_vidCmd(0x03);
    1438:	83 e0       	ldi	r24, 0x03	; 3
    143a:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <Lcd_vidCmd>
    143e:	80 e0       	ldi	r24, 0x00	; 0
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	a8 ec       	ldi	r26, 0xC8	; 200
    1444:	b2 e4       	ldi	r27, 0x42	; 66
    1446:	8d 8b       	std	Y+21, r24	; 0x15
    1448:	9e 8b       	std	Y+22, r25	; 0x16
    144a:	af 8b       	std	Y+23, r26	; 0x17
    144c:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    144e:	6d 89       	ldd	r22, Y+21	; 0x15
    1450:	7e 89       	ldd	r23, Y+22	; 0x16
    1452:	8f 89       	ldd	r24, Y+23	; 0x17
    1454:	98 8d       	ldd	r25, Y+24	; 0x18
    1456:	2b ea       	ldi	r18, 0xAB	; 171
    1458:	3a ea       	ldi	r19, 0xAA	; 170
    145a:	4a ea       	ldi	r20, 0xAA	; 170
    145c:	50 e4       	ldi	r21, 0x40	; 64
    145e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1462:	dc 01       	movw	r26, r24
    1464:	cb 01       	movw	r24, r22
    1466:	89 8b       	std	Y+17, r24	; 0x11
    1468:	9a 8b       	std	Y+18, r25	; 0x12
    146a:	ab 8b       	std	Y+19, r26	; 0x13
    146c:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    146e:	69 89       	ldd	r22, Y+17	; 0x11
    1470:	7a 89       	ldd	r23, Y+18	; 0x12
    1472:	8b 89       	ldd	r24, Y+19	; 0x13
    1474:	9c 89       	ldd	r25, Y+20	; 0x14
    1476:	20 e0       	ldi	r18, 0x00	; 0
    1478:	30 e0       	ldi	r19, 0x00	; 0
    147a:	40 e8       	ldi	r20, 0x80	; 128
    147c:	5f e3       	ldi	r21, 0x3F	; 63
    147e:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1482:	88 23       	and	r24, r24
    1484:	1c f4       	brge	.+6      	; 0x148c <Lcd_vidinit+0x286>
		__ticks = 1;
    1486:	81 e0       	ldi	r24, 0x01	; 1
    1488:	88 8b       	std	Y+16, r24	; 0x10
    148a:	91 c0       	rjmp	.+290    	; 0x15ae <Lcd_vidinit+0x3a8>
	else if (__tmp > 255)
    148c:	69 89       	ldd	r22, Y+17	; 0x11
    148e:	7a 89       	ldd	r23, Y+18	; 0x12
    1490:	8b 89       	ldd	r24, Y+19	; 0x13
    1492:	9c 89       	ldd	r25, Y+20	; 0x14
    1494:	20 e0       	ldi	r18, 0x00	; 0
    1496:	30 e0       	ldi	r19, 0x00	; 0
    1498:	4f e7       	ldi	r20, 0x7F	; 127
    149a:	53 e4       	ldi	r21, 0x43	; 67
    149c:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    14a0:	18 16       	cp	r1, r24
    14a2:	0c f0       	brlt	.+2      	; 0x14a6 <Lcd_vidinit+0x2a0>
    14a4:	7b c0       	rjmp	.+246    	; 0x159c <Lcd_vidinit+0x396>
	{
		_delay_ms(__us / 1000.0);
    14a6:	6d 89       	ldd	r22, Y+21	; 0x15
    14a8:	7e 89       	ldd	r23, Y+22	; 0x16
    14aa:	8f 89       	ldd	r24, Y+23	; 0x17
    14ac:	98 8d       	ldd	r25, Y+24	; 0x18
    14ae:	20 e0       	ldi	r18, 0x00	; 0
    14b0:	30 e0       	ldi	r19, 0x00	; 0
    14b2:	4a e7       	ldi	r20, 0x7A	; 122
    14b4:	54 e4       	ldi	r21, 0x44	; 68
    14b6:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    14ba:	dc 01       	movw	r26, r24
    14bc:	cb 01       	movw	r24, r22
    14be:	8c 87       	std	Y+12, r24	; 0x0c
    14c0:	9d 87       	std	Y+13, r25	; 0x0d
    14c2:	ae 87       	std	Y+14, r26	; 0x0e
    14c4:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14c6:	6c 85       	ldd	r22, Y+12	; 0x0c
    14c8:	7d 85       	ldd	r23, Y+13	; 0x0d
    14ca:	8e 85       	ldd	r24, Y+14	; 0x0e
    14cc:	9f 85       	ldd	r25, Y+15	; 0x0f
    14ce:	20 e0       	ldi	r18, 0x00	; 0
    14d0:	30 e0       	ldi	r19, 0x00	; 0
    14d2:	4a e7       	ldi	r20, 0x7A	; 122
    14d4:	55 e4       	ldi	r21, 0x45	; 69
    14d6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    14da:	dc 01       	movw	r26, r24
    14dc:	cb 01       	movw	r24, r22
    14de:	88 87       	std	Y+8, r24	; 0x08
    14e0:	99 87       	std	Y+9, r25	; 0x09
    14e2:	aa 87       	std	Y+10, r26	; 0x0a
    14e4:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    14e6:	68 85       	ldd	r22, Y+8	; 0x08
    14e8:	79 85       	ldd	r23, Y+9	; 0x09
    14ea:	8a 85       	ldd	r24, Y+10	; 0x0a
    14ec:	9b 85       	ldd	r25, Y+11	; 0x0b
    14ee:	20 e0       	ldi	r18, 0x00	; 0
    14f0:	30 e0       	ldi	r19, 0x00	; 0
    14f2:	40 e8       	ldi	r20, 0x80	; 128
    14f4:	5f e3       	ldi	r21, 0x3F	; 63
    14f6:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    14fa:	88 23       	and	r24, r24
    14fc:	2c f4       	brge	.+10     	; 0x1508 <Lcd_vidinit+0x302>
		__ticks = 1;
    14fe:	81 e0       	ldi	r24, 0x01	; 1
    1500:	90 e0       	ldi	r25, 0x00	; 0
    1502:	9f 83       	std	Y+7, r25	; 0x07
    1504:	8e 83       	std	Y+6, r24	; 0x06
    1506:	3f c0       	rjmp	.+126    	; 0x1586 <Lcd_vidinit+0x380>
	else if (__tmp > 65535)
    1508:	68 85       	ldd	r22, Y+8	; 0x08
    150a:	79 85       	ldd	r23, Y+9	; 0x09
    150c:	8a 85       	ldd	r24, Y+10	; 0x0a
    150e:	9b 85       	ldd	r25, Y+11	; 0x0b
    1510:	20 e0       	ldi	r18, 0x00	; 0
    1512:	3f ef       	ldi	r19, 0xFF	; 255
    1514:	4f e7       	ldi	r20, 0x7F	; 127
    1516:	57 e4       	ldi	r21, 0x47	; 71
    1518:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    151c:	18 16       	cp	r1, r24
    151e:	4c f5       	brge	.+82     	; 0x1572 <Lcd_vidinit+0x36c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1520:	6c 85       	ldd	r22, Y+12	; 0x0c
    1522:	7d 85       	ldd	r23, Y+13	; 0x0d
    1524:	8e 85       	ldd	r24, Y+14	; 0x0e
    1526:	9f 85       	ldd	r25, Y+15	; 0x0f
    1528:	20 e0       	ldi	r18, 0x00	; 0
    152a:	30 e0       	ldi	r19, 0x00	; 0
    152c:	40 e2       	ldi	r20, 0x20	; 32
    152e:	51 e4       	ldi	r21, 0x41	; 65
    1530:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1534:	dc 01       	movw	r26, r24
    1536:	cb 01       	movw	r24, r22
    1538:	bc 01       	movw	r22, r24
    153a:	cd 01       	movw	r24, r26
    153c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1540:	dc 01       	movw	r26, r24
    1542:	cb 01       	movw	r24, r22
    1544:	9f 83       	std	Y+7, r25	; 0x07
    1546:	8e 83       	std	Y+6, r24	; 0x06
    1548:	0f c0       	rjmp	.+30     	; 0x1568 <Lcd_vidinit+0x362>
    154a:	80 e9       	ldi	r24, 0x90	; 144
    154c:	91 e0       	ldi	r25, 0x01	; 1
    154e:	9d 83       	std	Y+5, r25	; 0x05
    1550:	8c 83       	std	Y+4, r24	; 0x04
    1552:	8c 81       	ldd	r24, Y+4	; 0x04
    1554:	9d 81       	ldd	r25, Y+5	; 0x05
    1556:	01 97       	sbiw	r24, 0x01	; 1
    1558:	f1 f7       	brne	.-4      	; 0x1556 <Lcd_vidinit+0x350>
    155a:	9d 83       	std	Y+5, r25	; 0x05
    155c:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    155e:	8e 81       	ldd	r24, Y+6	; 0x06
    1560:	9f 81       	ldd	r25, Y+7	; 0x07
    1562:	01 97       	sbiw	r24, 0x01	; 1
    1564:	9f 83       	std	Y+7, r25	; 0x07
    1566:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1568:	8e 81       	ldd	r24, Y+6	; 0x06
    156a:	9f 81       	ldd	r25, Y+7	; 0x07
    156c:	00 97       	sbiw	r24, 0x00	; 0
    156e:	69 f7       	brne	.-38     	; 0x154a <Lcd_vidinit+0x344>
    1570:	24 c0       	rjmp	.+72     	; 0x15ba <Lcd_vidinit+0x3b4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1572:	68 85       	ldd	r22, Y+8	; 0x08
    1574:	79 85       	ldd	r23, Y+9	; 0x09
    1576:	8a 85       	ldd	r24, Y+10	; 0x0a
    1578:	9b 85       	ldd	r25, Y+11	; 0x0b
    157a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    157e:	dc 01       	movw	r26, r24
    1580:	cb 01       	movw	r24, r22
    1582:	9f 83       	std	Y+7, r25	; 0x07
    1584:	8e 83       	std	Y+6, r24	; 0x06
    1586:	8e 81       	ldd	r24, Y+6	; 0x06
    1588:	9f 81       	ldd	r25, Y+7	; 0x07
    158a:	9b 83       	std	Y+3, r25	; 0x03
    158c:	8a 83       	std	Y+2, r24	; 0x02
    158e:	8a 81       	ldd	r24, Y+2	; 0x02
    1590:	9b 81       	ldd	r25, Y+3	; 0x03
    1592:	01 97       	sbiw	r24, 0x01	; 1
    1594:	f1 f7       	brne	.-4      	; 0x1592 <Lcd_vidinit+0x38c>
    1596:	9b 83       	std	Y+3, r25	; 0x03
    1598:	8a 83       	std	Y+2, r24	; 0x02
    159a:	0f c0       	rjmp	.+30     	; 0x15ba <Lcd_vidinit+0x3b4>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    159c:	69 89       	ldd	r22, Y+17	; 0x11
    159e:	7a 89       	ldd	r23, Y+18	; 0x12
    15a0:	8b 89       	ldd	r24, Y+19	; 0x13
    15a2:	9c 89       	ldd	r25, Y+20	; 0x14
    15a4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    15a8:	dc 01       	movw	r26, r24
    15aa:	cb 01       	movw	r24, r22
    15ac:	88 8b       	std	Y+16, r24	; 0x10
    15ae:	88 89       	ldd	r24, Y+16	; 0x10
    15b0:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    15b2:	89 81       	ldd	r24, Y+1	; 0x01
    15b4:	8a 95       	dec	r24
    15b6:	f1 f7       	brne	.-4      	; 0x15b4 <Lcd_vidinit+0x3ae>
    15b8:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(100);
	Lcd_vidCmd(0x03);
    15ba:	83 e0       	ldi	r24, 0x03	; 3
    15bc:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <Lcd_vidCmd>
	Lcd_vidCmd(0x02);
    15c0:	82 e0       	ldi	r24, 0x02	; 2
    15c2:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <Lcd_vidCmd>
	Lcd_vidCmd(_LCD_4BIT_MODE);
    15c6:	88 e2       	ldi	r24, 0x28	; 40
    15c8:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <Lcd_vidCmd>
}
    15cc:	e4 96       	adiw	r28, 0x34	; 52
    15ce:	0f b6       	in	r0, 0x3f	; 63
    15d0:	f8 94       	cli
    15d2:	de bf       	out	0x3e, r29	; 62
    15d4:	0f be       	out	0x3f, r0	; 63
    15d6:	cd bf       	out	0x3d, r28	; 61
    15d8:	cf 91       	pop	r28
    15da:	df 91       	pop	r29
    15dc:	08 95       	ret

000015de <Lcd_videnablePulse>:

static void Lcd_videnablePulse(void)
{
    15de:	df 93       	push	r29
    15e0:	cf 93       	push	r28
    15e2:	cd b7       	in	r28, 0x3d	; 61
    15e4:	de b7       	in	r29, 0x3e	; 62
    15e6:	a6 97       	sbiw	r28, 0x26	; 38
    15e8:	0f b6       	in	r0, 0x3f	; 63
    15ea:	f8 94       	cli
    15ec:	de bf       	out	0x3e, r29	; 62
    15ee:	0f be       	out	0x3f, r0	; 63
    15f0:	cd bf       	out	0x3d, r28	; 61
	//send Enable pulse
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN3, DIO_HIGH);
    15f2:	81 e0       	ldi	r24, 0x01	; 1
    15f4:	63 e0       	ldi	r22, 0x03	; 3
    15f6:	41 e0       	ldi	r20, 0x01	; 1
    15f8:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
    15fc:	80 e0       	ldi	r24, 0x00	; 0
    15fe:	90 e0       	ldi	r25, 0x00	; 0
    1600:	a0 e8       	ldi	r26, 0x80	; 128
    1602:	bf e3       	ldi	r27, 0x3F	; 63
    1604:	8b a3       	std	Y+35, r24	; 0x23
    1606:	9c a3       	std	Y+36, r25	; 0x24
    1608:	ad a3       	std	Y+37, r26	; 0x25
    160a:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    160c:	6b a1       	ldd	r22, Y+35	; 0x23
    160e:	7c a1       	ldd	r23, Y+36	; 0x24
    1610:	8d a1       	ldd	r24, Y+37	; 0x25
    1612:	9e a1       	ldd	r25, Y+38	; 0x26
    1614:	2b ea       	ldi	r18, 0xAB	; 171
    1616:	3a ea       	ldi	r19, 0xAA	; 170
    1618:	4a ea       	ldi	r20, 0xAA	; 170
    161a:	50 e4       	ldi	r21, 0x40	; 64
    161c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1620:	dc 01       	movw	r26, r24
    1622:	cb 01       	movw	r24, r22
    1624:	8f 8f       	std	Y+31, r24	; 0x1f
    1626:	98 a3       	std	Y+32, r25	; 0x20
    1628:	a9 a3       	std	Y+33, r26	; 0x21
    162a:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    162c:	6f 8d       	ldd	r22, Y+31	; 0x1f
    162e:	78 a1       	ldd	r23, Y+32	; 0x20
    1630:	89 a1       	ldd	r24, Y+33	; 0x21
    1632:	9a a1       	ldd	r25, Y+34	; 0x22
    1634:	20 e0       	ldi	r18, 0x00	; 0
    1636:	30 e0       	ldi	r19, 0x00	; 0
    1638:	40 e8       	ldi	r20, 0x80	; 128
    163a:	5f e3       	ldi	r21, 0x3F	; 63
    163c:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1640:	88 23       	and	r24, r24
    1642:	1c f4       	brge	.+6      	; 0x164a <Lcd_videnablePulse+0x6c>
		__ticks = 1;
    1644:	81 e0       	ldi	r24, 0x01	; 1
    1646:	8e 8f       	std	Y+30, r24	; 0x1e
    1648:	91 c0       	rjmp	.+290    	; 0x176c <Lcd_videnablePulse+0x18e>
	else if (__tmp > 255)
    164a:	6f 8d       	ldd	r22, Y+31	; 0x1f
    164c:	78 a1       	ldd	r23, Y+32	; 0x20
    164e:	89 a1       	ldd	r24, Y+33	; 0x21
    1650:	9a a1       	ldd	r25, Y+34	; 0x22
    1652:	20 e0       	ldi	r18, 0x00	; 0
    1654:	30 e0       	ldi	r19, 0x00	; 0
    1656:	4f e7       	ldi	r20, 0x7F	; 127
    1658:	53 e4       	ldi	r21, 0x43	; 67
    165a:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    165e:	18 16       	cp	r1, r24
    1660:	0c f0       	brlt	.+2      	; 0x1664 <Lcd_videnablePulse+0x86>
    1662:	7b c0       	rjmp	.+246    	; 0x175a <Lcd_videnablePulse+0x17c>
	{
		_delay_ms(__us / 1000.0);
    1664:	6b a1       	ldd	r22, Y+35	; 0x23
    1666:	7c a1       	ldd	r23, Y+36	; 0x24
    1668:	8d a1       	ldd	r24, Y+37	; 0x25
    166a:	9e a1       	ldd	r25, Y+38	; 0x26
    166c:	20 e0       	ldi	r18, 0x00	; 0
    166e:	30 e0       	ldi	r19, 0x00	; 0
    1670:	4a e7       	ldi	r20, 0x7A	; 122
    1672:	54 e4       	ldi	r21, 0x44	; 68
    1674:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1678:	dc 01       	movw	r26, r24
    167a:	cb 01       	movw	r24, r22
    167c:	8a 8f       	std	Y+26, r24	; 0x1a
    167e:	9b 8f       	std	Y+27, r25	; 0x1b
    1680:	ac 8f       	std	Y+28, r26	; 0x1c
    1682:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1684:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1686:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1688:	8c 8d       	ldd	r24, Y+28	; 0x1c
    168a:	9d 8d       	ldd	r25, Y+29	; 0x1d
    168c:	20 e0       	ldi	r18, 0x00	; 0
    168e:	30 e0       	ldi	r19, 0x00	; 0
    1690:	4a e7       	ldi	r20, 0x7A	; 122
    1692:	55 e4       	ldi	r21, 0x45	; 69
    1694:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1698:	dc 01       	movw	r26, r24
    169a:	cb 01       	movw	r24, r22
    169c:	8e 8b       	std	Y+22, r24	; 0x16
    169e:	9f 8b       	std	Y+23, r25	; 0x17
    16a0:	a8 8f       	std	Y+24, r26	; 0x18
    16a2:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    16a4:	6e 89       	ldd	r22, Y+22	; 0x16
    16a6:	7f 89       	ldd	r23, Y+23	; 0x17
    16a8:	88 8d       	ldd	r24, Y+24	; 0x18
    16aa:	99 8d       	ldd	r25, Y+25	; 0x19
    16ac:	20 e0       	ldi	r18, 0x00	; 0
    16ae:	30 e0       	ldi	r19, 0x00	; 0
    16b0:	40 e8       	ldi	r20, 0x80	; 128
    16b2:	5f e3       	ldi	r21, 0x3F	; 63
    16b4:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    16b8:	88 23       	and	r24, r24
    16ba:	2c f4       	brge	.+10     	; 0x16c6 <Lcd_videnablePulse+0xe8>
		__ticks = 1;
    16bc:	81 e0       	ldi	r24, 0x01	; 1
    16be:	90 e0       	ldi	r25, 0x00	; 0
    16c0:	9d 8b       	std	Y+21, r25	; 0x15
    16c2:	8c 8b       	std	Y+20, r24	; 0x14
    16c4:	3f c0       	rjmp	.+126    	; 0x1744 <Lcd_videnablePulse+0x166>
	else if (__tmp > 65535)
    16c6:	6e 89       	ldd	r22, Y+22	; 0x16
    16c8:	7f 89       	ldd	r23, Y+23	; 0x17
    16ca:	88 8d       	ldd	r24, Y+24	; 0x18
    16cc:	99 8d       	ldd	r25, Y+25	; 0x19
    16ce:	20 e0       	ldi	r18, 0x00	; 0
    16d0:	3f ef       	ldi	r19, 0xFF	; 255
    16d2:	4f e7       	ldi	r20, 0x7F	; 127
    16d4:	57 e4       	ldi	r21, 0x47	; 71
    16d6:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    16da:	18 16       	cp	r1, r24
    16dc:	4c f5       	brge	.+82     	; 0x1730 <Lcd_videnablePulse+0x152>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16de:	6a 8d       	ldd	r22, Y+26	; 0x1a
    16e0:	7b 8d       	ldd	r23, Y+27	; 0x1b
    16e2:	8c 8d       	ldd	r24, Y+28	; 0x1c
    16e4:	9d 8d       	ldd	r25, Y+29	; 0x1d
    16e6:	20 e0       	ldi	r18, 0x00	; 0
    16e8:	30 e0       	ldi	r19, 0x00	; 0
    16ea:	40 e2       	ldi	r20, 0x20	; 32
    16ec:	51 e4       	ldi	r21, 0x41	; 65
    16ee:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    16f2:	dc 01       	movw	r26, r24
    16f4:	cb 01       	movw	r24, r22
    16f6:	bc 01       	movw	r22, r24
    16f8:	cd 01       	movw	r24, r26
    16fa:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    16fe:	dc 01       	movw	r26, r24
    1700:	cb 01       	movw	r24, r22
    1702:	9d 8b       	std	Y+21, r25	; 0x15
    1704:	8c 8b       	std	Y+20, r24	; 0x14
    1706:	0f c0       	rjmp	.+30     	; 0x1726 <Lcd_videnablePulse+0x148>
    1708:	80 e9       	ldi	r24, 0x90	; 144
    170a:	91 e0       	ldi	r25, 0x01	; 1
    170c:	9b 8b       	std	Y+19, r25	; 0x13
    170e:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1710:	8a 89       	ldd	r24, Y+18	; 0x12
    1712:	9b 89       	ldd	r25, Y+19	; 0x13
    1714:	01 97       	sbiw	r24, 0x01	; 1
    1716:	f1 f7       	brne	.-4      	; 0x1714 <Lcd_videnablePulse+0x136>
    1718:	9b 8b       	std	Y+19, r25	; 0x13
    171a:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    171c:	8c 89       	ldd	r24, Y+20	; 0x14
    171e:	9d 89       	ldd	r25, Y+21	; 0x15
    1720:	01 97       	sbiw	r24, 0x01	; 1
    1722:	9d 8b       	std	Y+21, r25	; 0x15
    1724:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1726:	8c 89       	ldd	r24, Y+20	; 0x14
    1728:	9d 89       	ldd	r25, Y+21	; 0x15
    172a:	00 97       	sbiw	r24, 0x00	; 0
    172c:	69 f7       	brne	.-38     	; 0x1708 <Lcd_videnablePulse+0x12a>
    172e:	24 c0       	rjmp	.+72     	; 0x1778 <Lcd_videnablePulse+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1730:	6e 89       	ldd	r22, Y+22	; 0x16
    1732:	7f 89       	ldd	r23, Y+23	; 0x17
    1734:	88 8d       	ldd	r24, Y+24	; 0x18
    1736:	99 8d       	ldd	r25, Y+25	; 0x19
    1738:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    173c:	dc 01       	movw	r26, r24
    173e:	cb 01       	movw	r24, r22
    1740:	9d 8b       	std	Y+21, r25	; 0x15
    1742:	8c 8b       	std	Y+20, r24	; 0x14
    1744:	8c 89       	ldd	r24, Y+20	; 0x14
    1746:	9d 89       	ldd	r25, Y+21	; 0x15
    1748:	99 8b       	std	Y+17, r25	; 0x11
    174a:	88 8b       	std	Y+16, r24	; 0x10
    174c:	88 89       	ldd	r24, Y+16	; 0x10
    174e:	99 89       	ldd	r25, Y+17	; 0x11
    1750:	01 97       	sbiw	r24, 0x01	; 1
    1752:	f1 f7       	brne	.-4      	; 0x1750 <Lcd_videnablePulse+0x172>
    1754:	99 8b       	std	Y+17, r25	; 0x11
    1756:	88 8b       	std	Y+16, r24	; 0x10
    1758:	0f c0       	rjmp	.+30     	; 0x1778 <Lcd_videnablePulse+0x19a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    175a:	6f 8d       	ldd	r22, Y+31	; 0x1f
    175c:	78 a1       	ldd	r23, Y+32	; 0x20
    175e:	89 a1       	ldd	r24, Y+33	; 0x21
    1760:	9a a1       	ldd	r25, Y+34	; 0x22
    1762:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1766:	dc 01       	movw	r26, r24
    1768:	cb 01       	movw	r24, r22
    176a:	8e 8f       	std	Y+30, r24	; 0x1e
    176c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    176e:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1770:	8f 85       	ldd	r24, Y+15	; 0x0f
    1772:	8a 95       	dec	r24
    1774:	f1 f7       	brne	.-4      	; 0x1772 <Lcd_videnablePulse+0x194>
    1776:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_us(1);
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN3, DIO_LOW);
    1778:	81 e0       	ldi	r24, 0x01	; 1
    177a:	63 e0       	ldi	r22, 0x03	; 3
    177c:	40 e0       	ldi	r20, 0x00	; 0
    177e:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
    1782:	80 e0       	ldi	r24, 0x00	; 0
    1784:	90 e0       	ldi	r25, 0x00	; 0
    1786:	a0 e0       	ldi	r26, 0x00	; 0
    1788:	b0 e4       	ldi	r27, 0x40	; 64
    178a:	8b 87       	std	Y+11, r24	; 0x0b
    178c:	9c 87       	std	Y+12, r25	; 0x0c
    178e:	ad 87       	std	Y+13, r26	; 0x0d
    1790:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1792:	6b 85       	ldd	r22, Y+11	; 0x0b
    1794:	7c 85       	ldd	r23, Y+12	; 0x0c
    1796:	8d 85       	ldd	r24, Y+13	; 0x0d
    1798:	9e 85       	ldd	r25, Y+14	; 0x0e
    179a:	20 e0       	ldi	r18, 0x00	; 0
    179c:	30 e0       	ldi	r19, 0x00	; 0
    179e:	4a e7       	ldi	r20, 0x7A	; 122
    17a0:	55 e4       	ldi	r21, 0x45	; 69
    17a2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17a6:	dc 01       	movw	r26, r24
    17a8:	cb 01       	movw	r24, r22
    17aa:	8f 83       	std	Y+7, r24	; 0x07
    17ac:	98 87       	std	Y+8, r25	; 0x08
    17ae:	a9 87       	std	Y+9, r26	; 0x09
    17b0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    17b2:	6f 81       	ldd	r22, Y+7	; 0x07
    17b4:	78 85       	ldd	r23, Y+8	; 0x08
    17b6:	89 85       	ldd	r24, Y+9	; 0x09
    17b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    17ba:	20 e0       	ldi	r18, 0x00	; 0
    17bc:	30 e0       	ldi	r19, 0x00	; 0
    17be:	40 e8       	ldi	r20, 0x80	; 128
    17c0:	5f e3       	ldi	r21, 0x3F	; 63
    17c2:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    17c6:	88 23       	and	r24, r24
    17c8:	2c f4       	brge	.+10     	; 0x17d4 <Lcd_videnablePulse+0x1f6>
		__ticks = 1;
    17ca:	81 e0       	ldi	r24, 0x01	; 1
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	9e 83       	std	Y+6, r25	; 0x06
    17d0:	8d 83       	std	Y+5, r24	; 0x05
    17d2:	3f c0       	rjmp	.+126    	; 0x1852 <Lcd_videnablePulse+0x274>
	else if (__tmp > 65535)
    17d4:	6f 81       	ldd	r22, Y+7	; 0x07
    17d6:	78 85       	ldd	r23, Y+8	; 0x08
    17d8:	89 85       	ldd	r24, Y+9	; 0x09
    17da:	9a 85       	ldd	r25, Y+10	; 0x0a
    17dc:	20 e0       	ldi	r18, 0x00	; 0
    17de:	3f ef       	ldi	r19, 0xFF	; 255
    17e0:	4f e7       	ldi	r20, 0x7F	; 127
    17e2:	57 e4       	ldi	r21, 0x47	; 71
    17e4:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    17e8:	18 16       	cp	r1, r24
    17ea:	4c f5       	brge	.+82     	; 0x183e <Lcd_videnablePulse+0x260>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    17ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    17f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    17f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    17f4:	20 e0       	ldi	r18, 0x00	; 0
    17f6:	30 e0       	ldi	r19, 0x00	; 0
    17f8:	40 e2       	ldi	r20, 0x20	; 32
    17fa:	51 e4       	ldi	r21, 0x41	; 65
    17fc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1800:	dc 01       	movw	r26, r24
    1802:	cb 01       	movw	r24, r22
    1804:	bc 01       	movw	r22, r24
    1806:	cd 01       	movw	r24, r26
    1808:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    180c:	dc 01       	movw	r26, r24
    180e:	cb 01       	movw	r24, r22
    1810:	9e 83       	std	Y+6, r25	; 0x06
    1812:	8d 83       	std	Y+5, r24	; 0x05
    1814:	0f c0       	rjmp	.+30     	; 0x1834 <Lcd_videnablePulse+0x256>
    1816:	80 e9       	ldi	r24, 0x90	; 144
    1818:	91 e0       	ldi	r25, 0x01	; 1
    181a:	9c 83       	std	Y+4, r25	; 0x04
    181c:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    181e:	8b 81       	ldd	r24, Y+3	; 0x03
    1820:	9c 81       	ldd	r25, Y+4	; 0x04
    1822:	01 97       	sbiw	r24, 0x01	; 1
    1824:	f1 f7       	brne	.-4      	; 0x1822 <Lcd_videnablePulse+0x244>
    1826:	9c 83       	std	Y+4, r25	; 0x04
    1828:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    182a:	8d 81       	ldd	r24, Y+5	; 0x05
    182c:	9e 81       	ldd	r25, Y+6	; 0x06
    182e:	01 97       	sbiw	r24, 0x01	; 1
    1830:	9e 83       	std	Y+6, r25	; 0x06
    1832:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1834:	8d 81       	ldd	r24, Y+5	; 0x05
    1836:	9e 81       	ldd	r25, Y+6	; 0x06
    1838:	00 97       	sbiw	r24, 0x00	; 0
    183a:	69 f7       	brne	.-38     	; 0x1816 <Lcd_videnablePulse+0x238>
    183c:	14 c0       	rjmp	.+40     	; 0x1866 <Lcd_videnablePulse+0x288>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    183e:	6f 81       	ldd	r22, Y+7	; 0x07
    1840:	78 85       	ldd	r23, Y+8	; 0x08
    1842:	89 85       	ldd	r24, Y+9	; 0x09
    1844:	9a 85       	ldd	r25, Y+10	; 0x0a
    1846:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    184a:	dc 01       	movw	r26, r24
    184c:	cb 01       	movw	r24, r22
    184e:	9e 83       	std	Y+6, r25	; 0x06
    1850:	8d 83       	std	Y+5, r24	; 0x05
    1852:	8d 81       	ldd	r24, Y+5	; 0x05
    1854:	9e 81       	ldd	r25, Y+6	; 0x06
    1856:	9a 83       	std	Y+2, r25	; 0x02
    1858:	89 83       	std	Y+1, r24	; 0x01
    185a:	89 81       	ldd	r24, Y+1	; 0x01
    185c:	9a 81       	ldd	r25, Y+2	; 0x02
    185e:	01 97       	sbiw	r24, 0x01	; 1
    1860:	f1 f7       	brne	.-4      	; 0x185e <Lcd_videnablePulse+0x280>
    1862:	9a 83       	std	Y+2, r25	; 0x02
    1864:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    1866:	a6 96       	adiw	r28, 0x26	; 38
    1868:	0f b6       	in	r0, 0x3f	; 63
    186a:	f8 94       	cli
    186c:	de bf       	out	0x3e, r29	; 62
    186e:	0f be       	out	0x3f, r0	; 63
    1870:	cd bf       	out	0x3d, r28	; 61
    1872:	cf 91       	pop	r28
    1874:	df 91       	pop	r29
    1876:	08 95       	ret

00001878 <Lcd_vidDisplayChar>:
void Lcd_vidDisplayChar(u8 chr)
{
    1878:	df 93       	push	r29
    187a:	cf 93       	push	r28
    187c:	00 d0       	rcall	.+0      	; 0x187e <Lcd_vidDisplayChar+0x6>
    187e:	0f 92       	push	r0
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
    1884:	8b 83       	std	Y+3, r24	; 0x03
	0b1101  1001

	1101   0000
	1001   0000
*/
	u8 loc_MSB = (chr & ~LCD_MASK);
    1886:	8b 81       	ldd	r24, Y+3	; 0x03
    1888:	80 7f       	andi	r24, 0xF0	; 240
    188a:	8a 83       	std	Y+2, r24	; 0x02
	u8 loc_LSB = (chr<<4);
    188c:	8b 81       	ldd	r24, Y+3	; 0x03
    188e:	82 95       	swap	r24
    1890:	80 7f       	andi	r24, 0xF0	; 240
    1892:	89 83       	std	Y+1, r24	; 0x01
	//RS->1
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_HIGH);
    1894:	81 e0       	ldi	r24, 0x01	; 1
    1896:	61 e0       	ldi	r22, 0x01	; 1
    1898:	41 e0       	ldi	r20, 0x01	; 1
    189a:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>

	//write data MSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_MSB, LCD_MASK);
    189e:	80 e0       	ldi	r24, 0x00	; 0
    18a0:	6a 81       	ldd	r22, Y+2	; 0x02
    18a2:	4f e0       	ldi	r20, 0x0F	; 15
    18a4:	0e 94 78 10 	call	0x20f0	; 0x20f0 <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    18a8:	0e 94 ef 0a 	call	0x15de	; 0x15de <Lcd_videnablePulse>

	//write data LSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_LSB, LCD_MASK);
    18ac:	80 e0       	ldi	r24, 0x00	; 0
    18ae:	69 81       	ldd	r22, Y+1	; 0x01
    18b0:	4f e0       	ldi	r20, 0x0F	; 15
    18b2:	0e 94 78 10 	call	0x20f0	; 0x20f0 <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    18b6:	0e 94 ef 0a 	call	0x15de	; 0x15de <Lcd_videnablePulse>
}
    18ba:	0f 90       	pop	r0
    18bc:	0f 90       	pop	r0
    18be:	0f 90       	pop	r0
    18c0:	cf 91       	pop	r28
    18c2:	df 91       	pop	r29
    18c4:	08 95       	ret

000018c6 <Lcd_vidCmd>:
void Lcd_vidCmd(lcd_Cmd_t cmd)
{
    18c6:	df 93       	push	r29
    18c8:	cf 93       	push	r28
    18ca:	00 d0       	rcall	.+0      	; 0x18cc <Lcd_vidCmd+0x6>
    18cc:	0f 92       	push	r0
    18ce:	cd b7       	in	r28, 0x3d	; 61
    18d0:	de b7       	in	r29, 0x3e	; 62
    18d2:	8b 83       	std	Y+3, r24	; 0x03
	u8 loc_MSB = cmd & ~LCD_MASK;
    18d4:	8b 81       	ldd	r24, Y+3	; 0x03
    18d6:	80 7f       	andi	r24, 0xF0	; 240
    18d8:	8a 83       	std	Y+2, r24	; 0x02
	u8 loc_LSB = cmd<<4;
    18da:	8b 81       	ldd	r24, Y+3	; 0x03
    18dc:	82 95       	swap	r24
    18de:	80 7f       	andi	r24, 0xF0	; 240
    18e0:	89 83       	std	Y+1, r24	; 0x01
	//RS->0
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_LOW);
    18e2:	81 e0       	ldi	r24, 0x01	; 1
    18e4:	61 e0       	ldi	r22, 0x01	; 1
    18e6:	40 e0       	ldi	r20, 0x00	; 0
    18e8:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>

	//write data MSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_MSB, LCD_MASK);
    18ec:	80 e0       	ldi	r24, 0x00	; 0
    18ee:	6a 81       	ldd	r22, Y+2	; 0x02
    18f0:	4f e0       	ldi	r20, 0x0F	; 15
    18f2:	0e 94 78 10 	call	0x20f0	; 0x20f0 <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    18f6:	0e 94 ef 0a 	call	0x15de	; 0x15de <Lcd_videnablePulse>

	//write data LSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_LSB, LCD_MASK);
    18fa:	80 e0       	ldi	r24, 0x00	; 0
    18fc:	69 81       	ldd	r22, Y+1	; 0x01
    18fe:	4f e0       	ldi	r20, 0x0F	; 15
    1900:	0e 94 78 10 	call	0x20f0	; 0x20f0 <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    1904:	0e 94 ef 0a 	call	0x15de	; 0x15de <Lcd_videnablePulse>
}
    1908:	0f 90       	pop	r0
    190a:	0f 90       	pop	r0
    190c:	0f 90       	pop	r0
    190e:	cf 91       	pop	r28
    1910:	df 91       	pop	r29
    1912:	08 95       	ret

00001914 <Lcd_vidRowColumn>:

void Lcd_vidRowColumn(u8 row, u8 col)
{
    1914:	df 93       	push	r29
    1916:	cf 93       	push	r28
    1918:	00 d0       	rcall	.+0      	; 0x191a <Lcd_vidRowColumn+0x6>
    191a:	00 d0       	rcall	.+0      	; 0x191c <Lcd_vidRowColumn+0x8>
    191c:	cd b7       	in	r28, 0x3d	; 61
    191e:	de b7       	in	r29, 0x3e	; 62
    1920:	89 83       	std	Y+1, r24	; 0x01
    1922:	6a 83       	std	Y+2, r22	; 0x02
	switch (row)
    1924:	89 81       	ldd	r24, Y+1	; 0x01
    1926:	28 2f       	mov	r18, r24
    1928:	30 e0       	ldi	r19, 0x00	; 0
    192a:	3c 83       	std	Y+4, r19	; 0x04
    192c:	2b 83       	std	Y+3, r18	; 0x03
    192e:	8b 81       	ldd	r24, Y+3	; 0x03
    1930:	9c 81       	ldd	r25, Y+4	; 0x04
    1932:	00 97       	sbiw	r24, 0x00	; 0
    1934:	31 f0       	breq	.+12     	; 0x1942 <Lcd_vidRowColumn+0x2e>
    1936:	2b 81       	ldd	r18, Y+3	; 0x03
    1938:	3c 81       	ldd	r19, Y+4	; 0x04
    193a:	21 30       	cpi	r18, 0x01	; 1
    193c:	31 05       	cpc	r19, r1
    193e:	31 f0       	breq	.+12     	; 0x194c <Lcd_vidRowColumn+0x38>
    1940:	09 c0       	rjmp	.+18     	; 0x1954 <Lcd_vidRowColumn+0x40>
	{
	case 0:
		Lcd_vidCmd(0x80 + col);
    1942:	8a 81       	ldd	r24, Y+2	; 0x02
    1944:	80 58       	subi	r24, 0x80	; 128
    1946:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <Lcd_vidCmd>
    194a:	04 c0       	rjmp	.+8      	; 0x1954 <Lcd_vidRowColumn+0x40>
		break;

	case 1:
		Lcd_vidCmd(0xC0 + col);
    194c:	8a 81       	ldd	r24, Y+2	; 0x02
    194e:	80 54       	subi	r24, 0x40	; 64
    1950:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <Lcd_vidCmd>
		break;
	}
}
    1954:	0f 90       	pop	r0
    1956:	0f 90       	pop	r0
    1958:	0f 90       	pop	r0
    195a:	0f 90       	pop	r0
    195c:	cf 91       	pop	r28
    195e:	df 91       	pop	r29
    1960:	08 95       	ret

00001962 <Lcd_vidDisplyStr>:
void Lcd_vidDisplyStr(u8* str)
{
    1962:	df 93       	push	r29
    1964:	cf 93       	push	r28
    1966:	00 d0       	rcall	.+0      	; 0x1968 <Lcd_vidDisplyStr+0x6>
    1968:	cd b7       	in	r28, 0x3d	; 61
    196a:	de b7       	in	r29, 0x3e	; 62
    196c:	9a 83       	std	Y+2, r25	; 0x02
    196e:	89 83       	std	Y+1, r24	; 0x01
    1970:	0a c0       	rjmp	.+20     	; 0x1986 <Lcd_vidDisplyStr+0x24>
	while (*str != '\0')
	{
		Lcd_vidDisplayChar(*str);
    1972:	e9 81       	ldd	r30, Y+1	; 0x01
    1974:	fa 81       	ldd	r31, Y+2	; 0x02
    1976:	80 81       	ld	r24, Z
    1978:	0e 94 3c 0c 	call	0x1878	; 0x1878 <Lcd_vidDisplayChar>
		str++;
    197c:	89 81       	ldd	r24, Y+1	; 0x01
    197e:	9a 81       	ldd	r25, Y+2	; 0x02
    1980:	01 96       	adiw	r24, 0x01	; 1
    1982:	9a 83       	std	Y+2, r25	; 0x02
    1984:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
}
void Lcd_vidDisplyStr(u8* str)
{
	while (*str != '\0')
    1986:	e9 81       	ldd	r30, Y+1	; 0x01
    1988:	fa 81       	ldd	r31, Y+2	; 0x02
    198a:	80 81       	ld	r24, Z
    198c:	88 23       	and	r24, r24
    198e:	89 f7       	brne	.-30     	; 0x1972 <Lcd_vidDisplyStr+0x10>
	{
		Lcd_vidDisplayChar(*str);
		str++;
	}
}
    1990:	0f 90       	pop	r0
    1992:	0f 90       	pop	r0
    1994:	cf 91       	pop	r28
    1996:	df 91       	pop	r29
    1998:	08 95       	ret

0000199a <Lcd_vidDisplyInt>:

void Lcd_vidDisplyInt(u32 num)
{
    199a:	df 93       	push	r29
    199c:	cf 93       	push	r28
    199e:	cd b7       	in	r28, 0x3d	; 61
    19a0:	de b7       	in	r29, 0x3e	; 62
    19a2:	29 97       	sbiw	r28, 0x09	; 9
    19a4:	0f b6       	in	r0, 0x3f	; 63
    19a6:	f8 94       	cli
    19a8:	de bf       	out	0x3e, r29	; 62
    19aa:	0f be       	out	0x3f, r0	; 63
    19ac:	cd bf       	out	0x3d, r28	; 61
    19ae:	6e 83       	std	Y+6, r22	; 0x06
    19b0:	7f 83       	std	Y+7, r23	; 0x07
    19b2:	88 87       	std	Y+8, r24	; 0x08
    19b4:	99 87       	std	Y+9, r25	; 0x09
	u8 buffer[5];
	sprintf(buffer,"%d",num);
    19b6:	8d b7       	in	r24, 0x3d	; 61
    19b8:	9e b7       	in	r25, 0x3e	; 62
    19ba:	08 97       	sbiw	r24, 0x08	; 8
    19bc:	0f b6       	in	r0, 0x3f	; 63
    19be:	f8 94       	cli
    19c0:	9e bf       	out	0x3e, r25	; 62
    19c2:	0f be       	out	0x3f, r0	; 63
    19c4:	8d bf       	out	0x3d, r24	; 61
    19c6:	ed b7       	in	r30, 0x3d	; 61
    19c8:	fe b7       	in	r31, 0x3e	; 62
    19ca:	31 96       	adiw	r30, 0x01	; 1
    19cc:	ce 01       	movw	r24, r28
    19ce:	01 96       	adiw	r24, 0x01	; 1
    19d0:	91 83       	std	Z+1, r25	; 0x01
    19d2:	80 83       	st	Z, r24
    19d4:	80 e6       	ldi	r24, 0x60	; 96
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	93 83       	std	Z+3, r25	; 0x03
    19da:	82 83       	std	Z+2, r24	; 0x02
    19dc:	8e 81       	ldd	r24, Y+6	; 0x06
    19de:	9f 81       	ldd	r25, Y+7	; 0x07
    19e0:	a8 85       	ldd	r26, Y+8	; 0x08
    19e2:	b9 85       	ldd	r27, Y+9	; 0x09
    19e4:	84 83       	std	Z+4, r24	; 0x04
    19e6:	95 83       	std	Z+5, r25	; 0x05
    19e8:	a6 83       	std	Z+6, r26	; 0x06
    19ea:	b7 83       	std	Z+7, r27	; 0x07
    19ec:	0e 94 27 12 	call	0x244e	; 0x244e <sprintf>
    19f0:	8d b7       	in	r24, 0x3d	; 61
    19f2:	9e b7       	in	r25, 0x3e	; 62
    19f4:	08 96       	adiw	r24, 0x08	; 8
    19f6:	0f b6       	in	r0, 0x3f	; 63
    19f8:	f8 94       	cli
    19fa:	9e bf       	out	0x3e, r25	; 62
    19fc:	0f be       	out	0x3f, r0	; 63
    19fe:	8d bf       	out	0x3d, r24	; 61
	Lcd_vidDisplyStr(buffer);
    1a00:	ce 01       	movw	r24, r28
    1a02:	01 96       	adiw	r24, 0x01	; 1
    1a04:	0e 94 b1 0c 	call	0x1962	; 0x1962 <Lcd_vidDisplyStr>
}
    1a08:	29 96       	adiw	r28, 0x09	; 9
    1a0a:	0f b6       	in	r0, 0x3f	; 63
    1a0c:	f8 94       	cli
    1a0e:	de bf       	out	0x3e, r29	; 62
    1a10:	0f be       	out	0x3f, r0	; 63
    1a12:	cd bf       	out	0x3d, r28	; 61
    1a14:	cf 91       	pop	r28
    1a16:	df 91       	pop	r29
    1a18:	08 95       	ret

00001a1a <Keypad_vidinit>:
		{'7','8','9','C'},
		{'*','0','#','D'}
};

void Keypad_vidinit(void)
{
    1a1a:	df 93       	push	r29
    1a1c:	cf 93       	push	r28
    1a1e:	cd b7       	in	r28, 0x3d	; 61
    1a20:	de b7       	in	r29, 0x3e	; 62
	/*	Configure Rows Pins as input	*/
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN0, DIO_INPUT);
    1a22:	82 e0       	ldi	r24, 0x02	; 2
    1a24:	60 e0       	ldi	r22, 0x00	; 0
    1a26:	40 e0       	ldi	r20, 0x00	; 0
    1a28:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN1, DIO_INPUT);
    1a2c:	82 e0       	ldi	r24, 0x02	; 2
    1a2e:	61 e0       	ldi	r22, 0x01	; 1
    1a30:	40 e0       	ldi	r20, 0x00	; 0
    1a32:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN2, DIO_INPUT);
    1a36:	82 e0       	ldi	r24, 0x02	; 2
    1a38:	62 e0       	ldi	r22, 0x02	; 2
    1a3a:	40 e0       	ldi	r20, 0x00	; 0
    1a3c:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN3, DIO_INPUT);
    1a40:	82 e0       	ldi	r24, 0x02	; 2
    1a42:	63 e0       	ldi	r22, 0x03	; 3
    1a44:	40 e0       	ldi	r20, 0x00	; 0
    1a46:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>

	/*	Configure Columns Pins as output	*/
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN4, DIO_OUTPUT);
    1a4a:	82 e0       	ldi	r24, 0x02	; 2
    1a4c:	64 e0       	ldi	r22, 0x04	; 4
    1a4e:	41 e0       	ldi	r20, 0x01	; 1
    1a50:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN5, DIO_OUTPUT);
    1a54:	82 e0       	ldi	r24, 0x02	; 2
    1a56:	65 e0       	ldi	r22, 0x05	; 5
    1a58:	41 e0       	ldi	r20, 0x01	; 1
    1a5a:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN6, DIO_OUTPUT);
    1a5e:	82 e0       	ldi	r24, 0x02	; 2
    1a60:	66 e0       	ldi	r22, 0x06	; 6
    1a62:	41 e0       	ldi	r20, 0x01	; 1
    1a64:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN7, DIO_OUTPUT);
    1a68:	82 e0       	ldi	r24, 0x02	; 2
    1a6a:	67 e0       	ldi	r22, 0x07	; 7
    1a6c:	41 e0       	ldi	r20, 0x01	; 1
    1a6e:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>

	/*	initialize output columns with high	*/
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN4, DIO_HIGH);
    1a72:	82 e0       	ldi	r24, 0x02	; 2
    1a74:	64 e0       	ldi	r22, 0x04	; 4
    1a76:	41 e0       	ldi	r20, 0x01	; 1
    1a78:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN5, DIO_HIGH);
    1a7c:	82 e0       	ldi	r24, 0x02	; 2
    1a7e:	65 e0       	ldi	r22, 0x05	; 5
    1a80:	41 e0       	ldi	r20, 0x01	; 1
    1a82:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN6, DIO_HIGH);
    1a86:	82 e0       	ldi	r24, 0x02	; 2
    1a88:	66 e0       	ldi	r22, 0x06	; 6
    1a8a:	41 e0       	ldi	r20, 0x01	; 1
    1a8c:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_HIGH);
    1a90:	82 e0       	ldi	r24, 0x02	; 2
    1a92:	67 e0       	ldi	r22, 0x07	; 7
    1a94:	41 e0       	ldi	r20, 0x01	; 1
    1a96:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
}
    1a9a:	cf 91       	pop	r28
    1a9c:	df 91       	pop	r29
    1a9e:	08 95       	ret

00001aa0 <Keypad_udtIsPressed>:

boolean Keypad_udtIsPressed()
{
    1aa0:	df 93       	push	r29
    1aa2:	cf 93       	push	r28
    1aa4:	0f 92       	push	r0
    1aa6:	cd b7       	in	r28, 0x3d	; 61
    1aa8:	de b7       	in	r29, 0x3e	; 62
	if (
    1aaa:	82 e0       	ldi	r24, 0x02	; 2
    1aac:	60 e0       	ldi	r22, 0x00	; 0
    1aae:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1ab2:	81 30       	cpi	r24, 0x01	; 1
    1ab4:	91 f0       	breq	.+36     	; 0x1ada <Keypad_udtIsPressed+0x3a>
    1ab6:	82 e0       	ldi	r24, 0x02	; 2
    1ab8:	61 e0       	ldi	r22, 0x01	; 1
    1aba:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1abe:	81 30       	cpi	r24, 0x01	; 1
    1ac0:	61 f0       	breq	.+24     	; 0x1ada <Keypad_udtIsPressed+0x3a>
    1ac2:	82 e0       	ldi	r24, 0x02	; 2
    1ac4:	62 e0       	ldi	r22, 0x02	; 2
    1ac6:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1aca:	81 30       	cpi	r24, 0x01	; 1
    1acc:	31 f0       	breq	.+12     	; 0x1ada <Keypad_udtIsPressed+0x3a>
    1ace:	82 e0       	ldi	r24, 0x02	; 2
    1ad0:	63 e0       	ldi	r22, 0x03	; 3
    1ad2:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1ad6:	81 30       	cpi	r24, 0x01	; 1
    1ad8:	19 f4       	brne	.+6      	; 0x1ae0 <Keypad_udtIsPressed+0x40>
			(Dio_udtreadChanel(DIO_PORTC, DIO_PIN1) == DIO_HIGH)||
			(Dio_udtreadChanel(DIO_PORTC, DIO_PIN2) == DIO_HIGH)||
			(Dio_udtreadChanel(DIO_PORTC, DIO_PIN3) == DIO_HIGH)
	)
	{
		return TRUE;
    1ada:	81 e0       	ldi	r24, 0x01	; 1
    1adc:	89 83       	std	Y+1, r24	; 0x01
    1ade:	01 c0       	rjmp	.+2      	; 0x1ae2 <Keypad_udtIsPressed+0x42>
	}
	else
	{
		return FALSE;
    1ae0:	19 82       	std	Y+1, r1	; 0x01
    1ae2:	89 81       	ldd	r24, Y+1	; 0x01
	}
}
    1ae4:	0f 90       	pop	r0
    1ae6:	cf 91       	pop	r28
    1ae8:	df 91       	pop	r29
    1aea:	08 95       	ret

00001aec <Keypad_udtgetRow>:

kp_row_t Keypad_udtgetRow(void)
{
    1aec:	df 93       	push	r29
    1aee:	cf 93       	push	r28
    1af0:	0f 92       	push	r0
    1af2:	cd b7       	in	r28, 0x3d	; 61
    1af4:	de b7       	in	r29, 0x3e	; 62
	kp_row_t loc_row = KP_NOROW;
    1af6:	84 e0       	ldi	r24, 0x04	; 4
    1af8:	89 83       	std	Y+1, r24	; 0x01

	if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN0) == DIO_HIGH)
    1afa:	82 e0       	ldi	r24, 0x02	; 2
    1afc:	60 e0       	ldi	r22, 0x00	; 0
    1afe:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1b02:	81 30       	cpi	r24, 0x01	; 1
    1b04:	11 f4       	brne	.+4      	; 0x1b0a <Keypad_udtgetRow+0x1e>
	{
		loc_row=KP_ROW0;
    1b06:	19 82       	std	Y+1, r1	; 0x01
    1b08:	1d c0       	rjmp	.+58     	; 0x1b44 <Keypad_udtgetRow+0x58>
	}
	else if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN1) == DIO_HIGH)
    1b0a:	82 e0       	ldi	r24, 0x02	; 2
    1b0c:	61 e0       	ldi	r22, 0x01	; 1
    1b0e:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1b12:	81 30       	cpi	r24, 0x01	; 1
    1b14:	19 f4       	brne	.+6      	; 0x1b1c <Keypad_udtgetRow+0x30>
	{
		loc_row=KP_ROW1;
    1b16:	81 e0       	ldi	r24, 0x01	; 1
    1b18:	89 83       	std	Y+1, r24	; 0x01
    1b1a:	14 c0       	rjmp	.+40     	; 0x1b44 <Keypad_udtgetRow+0x58>
	}
	else if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN2) == DIO_HIGH)
    1b1c:	82 e0       	ldi	r24, 0x02	; 2
    1b1e:	62 e0       	ldi	r22, 0x02	; 2
    1b20:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1b24:	81 30       	cpi	r24, 0x01	; 1
    1b26:	19 f4       	brne	.+6      	; 0x1b2e <Keypad_udtgetRow+0x42>
	{
		loc_row=KP_ROW2;
    1b28:	82 e0       	ldi	r24, 0x02	; 2
    1b2a:	89 83       	std	Y+1, r24	; 0x01
    1b2c:	0b c0       	rjmp	.+22     	; 0x1b44 <Keypad_udtgetRow+0x58>
	}
	else if (Dio_udtreadChanel(DIO_PORTC, DIO_PIN3) == DIO_HIGH)
    1b2e:	82 e0       	ldi	r24, 0x02	; 2
    1b30:	63 e0       	ldi	r22, 0x03	; 3
    1b32:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1b36:	81 30       	cpi	r24, 0x01	; 1
    1b38:	19 f4       	brne	.+6      	; 0x1b40 <Keypad_udtgetRow+0x54>
	{
		loc_row=KP_ROW3;
    1b3a:	83 e0       	ldi	r24, 0x03	; 3
    1b3c:	89 83       	std	Y+1, r24	; 0x01
    1b3e:	02 c0       	rjmp	.+4      	; 0x1b44 <Keypad_udtgetRow+0x58>
	}
	else
	{
		loc_row = KP_NOROW;
    1b40:	84 e0       	ldi	r24, 0x04	; 4
    1b42:	89 83       	std	Y+1, r24	; 0x01
	}
	return loc_row;
    1b44:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b46:	0f 90       	pop	r0
    1b48:	cf 91       	pop	r28
    1b4a:	df 91       	pop	r29
    1b4c:	08 95       	ret

00001b4e <Keypad_udtgetCol>:

kp_col_t Keypad_udtgetCol(kp_row_t current_row)
{
    1b4e:	df 93       	push	r29
    1b50:	cf 93       	push	r28
    1b52:	00 d0       	rcall	.+0      	; 0x1b54 <Keypad_udtgetCol+0x6>
    1b54:	cd b7       	in	r28, 0x3d	; 61
    1b56:	de b7       	in	r29, 0x3e	; 62
    1b58:	8a 83       	std	Y+2, r24	; 0x02
	kp_col_t loc_column = KP_NOCOL;
    1b5a:	84 e0       	ldi	r24, 0x04	; 4
    1b5c:	89 83       	std	Y+1, r24	; 0x01

	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN4, DIO_HIGH);
    1b5e:	82 e0       	ldi	r24, 0x02	; 2
    1b60:	64 e0       	ldi	r22, 0x04	; 4
    1b62:	41 e0       	ldi	r20, 0x01	; 1
    1b64:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN5, DIO_LOW);
    1b68:	82 e0       	ldi	r24, 0x02	; 2
    1b6a:	65 e0       	ldi	r22, 0x05	; 5
    1b6c:	40 e0       	ldi	r20, 0x00	; 0
    1b6e:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN6, DIO_LOW);
    1b72:	82 e0       	ldi	r24, 0x02	; 2
    1b74:	66 e0       	ldi	r22, 0x06	; 6
    1b76:	40 e0       	ldi	r20, 0x00	; 0
    1b78:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
	Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_LOW);
    1b7c:	82 e0       	ldi	r24, 0x02	; 2
    1b7e:	67 e0       	ldi	r22, 0x07	; 7
    1b80:	40 e0       	ldi	r20, 0x00	; 0
    1b82:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>

	if (Keypad_udtgetRow() == current_row)
    1b86:	0e 94 76 0d 	call	0x1aec	; 0x1aec <Keypad_udtgetRow>
    1b8a:	98 2f       	mov	r25, r24
    1b8c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b8e:	98 17       	cp	r25, r24
    1b90:	11 f4       	brne	.+4      	; 0x1b96 <Keypad_udtgetCol+0x48>
	{
		loc_column = KP_COL0;
    1b92:	19 82       	std	Y+1, r1	; 0x01
    1b94:	56 c0       	rjmp	.+172    	; 0x1c42 <Keypad_udtgetCol+0xf4>
	}
	else
	{
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN4, DIO_LOW);
    1b96:	82 e0       	ldi	r24, 0x02	; 2
    1b98:	64 e0       	ldi	r22, 0x04	; 4
    1b9a:	40 e0       	ldi	r20, 0x00	; 0
    1b9c:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN5, DIO_HIGH);
    1ba0:	82 e0       	ldi	r24, 0x02	; 2
    1ba2:	65 e0       	ldi	r22, 0x05	; 5
    1ba4:	41 e0       	ldi	r20, 0x01	; 1
    1ba6:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN6, DIO_LOW);
    1baa:	82 e0       	ldi	r24, 0x02	; 2
    1bac:	66 e0       	ldi	r22, 0x06	; 6
    1bae:	40 e0       	ldi	r20, 0x00	; 0
    1bb0:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_LOW);
    1bb4:	82 e0       	ldi	r24, 0x02	; 2
    1bb6:	67 e0       	ldi	r22, 0x07	; 7
    1bb8:	40 e0       	ldi	r20, 0x00	; 0
    1bba:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>

		if (Keypad_udtgetRow() == current_row)
    1bbe:	0e 94 76 0d 	call	0x1aec	; 0x1aec <Keypad_udtgetRow>
    1bc2:	98 2f       	mov	r25, r24
    1bc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc6:	98 17       	cp	r25, r24
    1bc8:	19 f4       	brne	.+6      	; 0x1bd0 <Keypad_udtgetCol+0x82>
		{
			loc_column = KP_COL1;
    1bca:	81 e0       	ldi	r24, 0x01	; 1
    1bcc:	89 83       	std	Y+1, r24	; 0x01
    1bce:	39 c0       	rjmp	.+114    	; 0x1c42 <Keypad_udtgetCol+0xf4>
		}
		else
		{
			Dio_vidwriteChanel(DIO_PORTC, DIO_PIN4, DIO_LOW);
    1bd0:	82 e0       	ldi	r24, 0x02	; 2
    1bd2:	64 e0       	ldi	r22, 0x04	; 4
    1bd4:	40 e0       	ldi	r20, 0x00	; 0
    1bd6:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
			Dio_vidwriteChanel(DIO_PORTC, DIO_PIN5, DIO_LOW);
    1bda:	82 e0       	ldi	r24, 0x02	; 2
    1bdc:	65 e0       	ldi	r22, 0x05	; 5
    1bde:	40 e0       	ldi	r20, 0x00	; 0
    1be0:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
			Dio_vidwriteChanel(DIO_PORTC, DIO_PIN6, DIO_HIGH);
    1be4:	82 e0       	ldi	r24, 0x02	; 2
    1be6:	66 e0       	ldi	r22, 0x06	; 6
    1be8:	41 e0       	ldi	r20, 0x01	; 1
    1bea:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
			Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_LOW);
    1bee:	82 e0       	ldi	r24, 0x02	; 2
    1bf0:	67 e0       	ldi	r22, 0x07	; 7
    1bf2:	40 e0       	ldi	r20, 0x00	; 0
    1bf4:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>

			if (Keypad_udtgetRow() == current_row)
    1bf8:	0e 94 76 0d 	call	0x1aec	; 0x1aec <Keypad_udtgetRow>
    1bfc:	98 2f       	mov	r25, r24
    1bfe:	8a 81       	ldd	r24, Y+2	; 0x02
    1c00:	98 17       	cp	r25, r24
    1c02:	19 f4       	brne	.+6      	; 0x1c0a <Keypad_udtgetCol+0xbc>
			{
				loc_column = KP_COL2;
    1c04:	82 e0       	ldi	r24, 0x02	; 2
    1c06:	89 83       	std	Y+1, r24	; 0x01
    1c08:	1c c0       	rjmp	.+56     	; 0x1c42 <Keypad_udtgetCol+0xf4>
			}
			else
			{
				Dio_vidwriteChanel(DIO_PORTC, DIO_PIN4, DIO_LOW);
    1c0a:	82 e0       	ldi	r24, 0x02	; 2
    1c0c:	64 e0       	ldi	r22, 0x04	; 4
    1c0e:	40 e0       	ldi	r20, 0x00	; 0
    1c10:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
				Dio_vidwriteChanel(DIO_PORTC, DIO_PIN5, DIO_LOW);
    1c14:	82 e0       	ldi	r24, 0x02	; 2
    1c16:	65 e0       	ldi	r22, 0x05	; 5
    1c18:	40 e0       	ldi	r20, 0x00	; 0
    1c1a:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
				Dio_vidwriteChanel(DIO_PORTC, DIO_PIN6, DIO_LOW);
    1c1e:	82 e0       	ldi	r24, 0x02	; 2
    1c20:	66 e0       	ldi	r22, 0x06	; 6
    1c22:	40 e0       	ldi	r20, 0x00	; 0
    1c24:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>
				Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_HIGH);
    1c28:	82 e0       	ldi	r24, 0x02	; 2
    1c2a:	67 e0       	ldi	r22, 0x07	; 7
    1c2c:	41 e0       	ldi	r20, 0x01	; 1
    1c2e:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <Dio_vidwriteChanel>

				if (Keypad_udtgetRow() == current_row)
    1c32:	0e 94 76 0d 	call	0x1aec	; 0x1aec <Keypad_udtgetRow>
    1c36:	98 2f       	mov	r25, r24
    1c38:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3a:	98 17       	cp	r25, r24
    1c3c:	11 f4       	brne	.+4      	; 0x1c42 <Keypad_udtgetCol+0xf4>
				{
					loc_column = KP_COL3;
    1c3e:	83 e0       	ldi	r24, 0x03	; 3
    1c40:	89 83       	std	Y+1, r24	; 0x01

				}
			}
		}
	}
	return loc_column;
    1c42:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c44:	0f 90       	pop	r0
    1c46:	0f 90       	pop	r0
    1c48:	cf 91       	pop	r28
    1c4a:	df 91       	pop	r29
    1c4c:	08 95       	ret

00001c4e <Keypad_u8GetButton>:

u8 Keypad_u8GetButton(void)
{
    1c4e:	df 93       	push	r29
    1c50:	cf 93       	push	r28
    1c52:	00 d0       	rcall	.+0      	; 0x1c54 <Keypad_u8GetButton+0x6>
    1c54:	0f 92       	push	r0
    1c56:	cd b7       	in	r28, 0x3d	; 61
    1c58:	de b7       	in	r29, 0x3e	; 62
	kp_row_t loc_row = KP_NOROW;
    1c5a:	84 e0       	ldi	r24, 0x04	; 4
    1c5c:	8b 83       	std	Y+3, r24	; 0x03
	kp_col_t loc_col = KP_NOCOL;
    1c5e:	84 e0       	ldi	r24, 0x04	; 4
    1c60:	8a 83       	std	Y+2, r24	; 0x02
	u8 loc_button = 0xFF;
    1c62:	8f ef       	ldi	r24, 0xFF	; 255
    1c64:	89 83       	std	Y+1, r24	; 0x01

	Keypad_vidinit();
    1c66:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <Keypad_vidinit>

	if (Keypad_udtIsPressed() == TRUE)
    1c6a:	0e 94 50 0d 	call	0x1aa0	; 0x1aa0 <Keypad_udtIsPressed>
    1c6e:	81 30       	cpi	r24, 0x01	; 1
    1c70:	c9 f4       	brne	.+50     	; 0x1ca4 <Keypad_u8GetButton+0x56>
	{
		loc_row = Keypad_udtgetRow();
    1c72:	0e 94 76 0d 	call	0x1aec	; 0x1aec <Keypad_udtgetRow>
    1c76:	8b 83       	std	Y+3, r24	; 0x03
		loc_col = Keypad_udtgetCol(loc_row);
    1c78:	8b 81       	ldd	r24, Y+3	; 0x03
    1c7a:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <Keypad_udtgetCol>
    1c7e:	8a 83       	std	Y+2, r24	; 0x02
		loc_button = Keypad_Layout[loc_row][loc_col];
    1c80:	8b 81       	ldd	r24, Y+3	; 0x03
    1c82:	48 2f       	mov	r20, r24
    1c84:	50 e0       	ldi	r21, 0x00	; 0
    1c86:	8a 81       	ldd	r24, Y+2	; 0x02
    1c88:	28 2f       	mov	r18, r24
    1c8a:	30 e0       	ldi	r19, 0x00	; 0
    1c8c:	ca 01       	movw	r24, r20
    1c8e:	88 0f       	add	r24, r24
    1c90:	99 1f       	adc	r25, r25
    1c92:	88 0f       	add	r24, r24
    1c94:	99 1f       	adc	r25, r25
    1c96:	82 0f       	add	r24, r18
    1c98:	93 1f       	adc	r25, r19
    1c9a:	fc 01       	movw	r30, r24
    1c9c:	e5 59       	subi	r30, 0x95	; 149
    1c9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1ca0:	80 81       	ld	r24, Z
    1ca2:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{

	}
	return loc_button;
    1ca4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ca6:	0f 90       	pop	r0
    1ca8:	0f 90       	pop	r0
    1caa:	0f 90       	pop	r0
    1cac:	cf 91       	pop	r28
    1cae:	df 91       	pop	r29
    1cb0:	08 95       	ret

00001cb2 <Button_vidbuttonInit>:
 *      Author: Eng_Fawzi
 */
#include "Button.h"
#include "Dio.h"
void Button_vidbuttonInit(void)
{
    1cb2:	df 93       	push	r29
    1cb4:	cf 93       	push	r28
    1cb6:	cd b7       	in	r28, 0x3d	; 61
    1cb8:	de b7       	in	r29, 0x3e	; 62
	Dio_vidconfigChanel(DIO_PORTB,DIO_PIN0,DIO_INPUT);
    1cba:	81 e0       	ldi	r24, 0x01	; 1
    1cbc:	60 e0       	ldi	r22, 0x00	; 0
    1cbe:	40 e0       	ldi	r20, 0x00	; 0
    1cc0:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB,DIO_PIN4,DIO_INPUT);
    1cc4:	81 e0       	ldi	r24, 0x01	; 1
    1cc6:	64 e0       	ldi	r22, 0x04	; 4
    1cc8:	40 e0       	ldi	r20, 0x00	; 0
    1cca:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTD,DIO_PIN2,DIO_INPUT);
    1cce:	83 e0       	ldi	r24, 0x03	; 3
    1cd0:	62 e0       	ldi	r22, 0x02	; 2
    1cd2:	40 e0       	ldi	r20, 0x00	; 0
    1cd4:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <Dio_vidconfigChanel>
}
    1cd8:	cf 91       	pop	r28
    1cda:	df 91       	pop	r29
    1cdc:	08 95       	ret

00001cde <Button_udtbuttonStatus>:

button_butStatus_t Button_udtbuttonStatus(button_buttonId_t butnId)
{
    1cde:	df 93       	push	r29
    1ce0:	cf 93       	push	r28
    1ce2:	00 d0       	rcall	.+0      	; 0x1ce4 <Button_udtbuttonStatus+0x6>
    1ce4:	00 d0       	rcall	.+0      	; 0x1ce6 <Button_udtbuttonStatus+0x8>
    1ce6:	cd b7       	in	r28, 0x3d	; 61
    1ce8:	de b7       	in	r29, 0x3e	; 62
    1cea:	8a 83       	std	Y+2, r24	; 0x02
	button_butStatus_t loc_btnStatus = RELEASED;
    1cec:	19 82       	std	Y+1, r1	; 0x01

	switch (butnId)
    1cee:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf0:	28 2f       	mov	r18, r24
    1cf2:	30 e0       	ldi	r19, 0x00	; 0
    1cf4:	3c 83       	std	Y+4, r19	; 0x04
    1cf6:	2b 83       	std	Y+3, r18	; 0x03
    1cf8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cfa:	9c 81       	ldd	r25, Y+4	; 0x04
    1cfc:	81 30       	cpi	r24, 0x01	; 1
    1cfe:	91 05       	cpc	r25, r1
    1d00:	a1 f0       	breq	.+40     	; 0x1d2a <Button_udtbuttonStatus+0x4c>
    1d02:	2b 81       	ldd	r18, Y+3	; 0x03
    1d04:	3c 81       	ldd	r19, Y+4	; 0x04
    1d06:	22 30       	cpi	r18, 0x02	; 2
    1d08:	31 05       	cpc	r19, r1
    1d0a:	d1 f0       	breq	.+52     	; 0x1d40 <Button_udtbuttonStatus+0x62>
    1d0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d0e:	9c 81       	ldd	r25, Y+4	; 0x04
    1d10:	00 97       	sbiw	r24, 0x00	; 0
    1d12:	01 f5       	brne	.+64     	; 0x1d54 <Button_udtbuttonStatus+0x76>
	{
	case BUTTON0:
		if (Dio_udtreadChanel(DIO_PORTB, DIO_PIN0) == DIO_HIGH)
    1d14:	81 e0       	ldi	r24, 0x01	; 1
    1d16:	60 e0       	ldi	r22, 0x00	; 0
    1d18:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1d1c:	81 30       	cpi	r24, 0x01	; 1
    1d1e:	19 f4       	brne	.+6      	; 0x1d26 <Button_udtbuttonStatus+0x48>
		{
			loc_btnStatus = PRESSED;
    1d20:	81 e0       	ldi	r24, 0x01	; 1
    1d22:	89 83       	std	Y+1, r24	; 0x01
    1d24:	17 c0       	rjmp	.+46     	; 0x1d54 <Button_udtbuttonStatus+0x76>
		}
		else
		{
			loc_btnStatus = RELEASED;
    1d26:	19 82       	std	Y+1, r1	; 0x01
    1d28:	15 c0       	rjmp	.+42     	; 0x1d54 <Button_udtbuttonStatus+0x76>
		}
		break;

	case BUTTON1:
		if (Dio_udtreadChanel(DIO_PORTB, DIO_PIN4) == DIO_HIGH)
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	64 e0       	ldi	r22, 0x04	; 4
    1d2e:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1d32:	81 30       	cpi	r24, 0x01	; 1
    1d34:	19 f4       	brne	.+6      	; 0x1d3c <Button_udtbuttonStatus+0x5e>
		{
			loc_btnStatus = PRESSED;
    1d36:	81 e0       	ldi	r24, 0x01	; 1
    1d38:	89 83       	std	Y+1, r24	; 0x01
    1d3a:	0c c0       	rjmp	.+24     	; 0x1d54 <Button_udtbuttonStatus+0x76>
		}
		else
		{
			loc_btnStatus = RELEASED;
    1d3c:	19 82       	std	Y+1, r1	; 0x01
    1d3e:	0a c0       	rjmp	.+20     	; 0x1d54 <Button_udtbuttonStatus+0x76>
		}
		break;

	case BUTTON2:
		if (Dio_udtreadChanel(DIO_PORTD, DIO_PIN2) == DIO_HIGH)
    1d40:	83 e0       	ldi	r24, 0x03	; 3
    1d42:	62 e0       	ldi	r22, 0x02	; 2
    1d44:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <Dio_udtreadChanel>
    1d48:	81 30       	cpi	r24, 0x01	; 1
    1d4a:	19 f4       	brne	.+6      	; 0x1d52 <Button_udtbuttonStatus+0x74>
		{
			loc_btnStatus = PRESSED;
    1d4c:	81 e0       	ldi	r24, 0x01	; 1
    1d4e:	89 83       	std	Y+1, r24	; 0x01
    1d50:	01 c0       	rjmp	.+2      	; 0x1d54 <Button_udtbuttonStatus+0x76>
		}
		else
		{
			loc_btnStatus = RELEASED;
    1d52:	19 82       	std	Y+1, r1	; 0x01
		}
		break;
	}
	return loc_btnStatus;
    1d54:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d56:	0f 90       	pop	r0
    1d58:	0f 90       	pop	r0
    1d5a:	0f 90       	pop	r0
    1d5c:	0f 90       	pop	r0
    1d5e:	cf 91       	pop	r28
    1d60:	df 91       	pop	r29
    1d62:	08 95       	ret

00001d64 <Dio_vidconfigChanel>:
 */
#include "Dio.h"
#include "Bit_Math.h"

void Dio_vidconfigChanel(dio_port_t port, dio_pin_t pin,dio_dir_t dir)
{
    1d64:	df 93       	push	r29
    1d66:	cf 93       	push	r28
    1d68:	00 d0       	rcall	.+0      	; 0x1d6a <Dio_vidconfigChanel+0x6>
    1d6a:	00 d0       	rcall	.+0      	; 0x1d6c <Dio_vidconfigChanel+0x8>
    1d6c:	0f 92       	push	r0
    1d6e:	cd b7       	in	r28, 0x3d	; 61
    1d70:	de b7       	in	r29, 0x3e	; 62
    1d72:	89 83       	std	Y+1, r24	; 0x01
    1d74:	6a 83       	std	Y+2, r22	; 0x02
    1d76:	4b 83       	std	Y+3, r20	; 0x03
	switch(port)
    1d78:	89 81       	ldd	r24, Y+1	; 0x01
    1d7a:	28 2f       	mov	r18, r24
    1d7c:	30 e0       	ldi	r19, 0x00	; 0
    1d7e:	3d 83       	std	Y+5, r19	; 0x05
    1d80:	2c 83       	std	Y+4, r18	; 0x04
    1d82:	8c 81       	ldd	r24, Y+4	; 0x04
    1d84:	9d 81       	ldd	r25, Y+5	; 0x05
    1d86:	81 30       	cpi	r24, 0x01	; 1
    1d88:	91 05       	cpc	r25, r1
    1d8a:	09 f4       	brne	.+2      	; 0x1d8e <Dio_vidconfigChanel+0x2a>
    1d8c:	43 c0       	rjmp	.+134    	; 0x1e14 <Dio_vidconfigChanel+0xb0>
    1d8e:	2c 81       	ldd	r18, Y+4	; 0x04
    1d90:	3d 81       	ldd	r19, Y+5	; 0x05
    1d92:	22 30       	cpi	r18, 0x02	; 2
    1d94:	31 05       	cpc	r19, r1
    1d96:	2c f4       	brge	.+10     	; 0x1da2 <Dio_vidconfigChanel+0x3e>
    1d98:	8c 81       	ldd	r24, Y+4	; 0x04
    1d9a:	9d 81       	ldd	r25, Y+5	; 0x05
    1d9c:	00 97       	sbiw	r24, 0x00	; 0
    1d9e:	71 f0       	breq	.+28     	; 0x1dbc <Dio_vidconfigChanel+0x58>
    1da0:	bc c0       	rjmp	.+376    	; 0x1f1a <Dio_vidconfigChanel+0x1b6>
    1da2:	2c 81       	ldd	r18, Y+4	; 0x04
    1da4:	3d 81       	ldd	r19, Y+5	; 0x05
    1da6:	22 30       	cpi	r18, 0x02	; 2
    1da8:	31 05       	cpc	r19, r1
    1daa:	09 f4       	brne	.+2      	; 0x1dae <Dio_vidconfigChanel+0x4a>
    1dac:	5f c0       	rjmp	.+190    	; 0x1e6c <Dio_vidconfigChanel+0x108>
    1dae:	8c 81       	ldd	r24, Y+4	; 0x04
    1db0:	9d 81       	ldd	r25, Y+5	; 0x05
    1db2:	83 30       	cpi	r24, 0x03	; 3
    1db4:	91 05       	cpc	r25, r1
    1db6:	09 f4       	brne	.+2      	; 0x1dba <Dio_vidconfigChanel+0x56>
    1db8:	85 c0       	rjmp	.+266    	; 0x1ec4 <Dio_vidconfigChanel+0x160>
    1dba:	af c0       	rjmp	.+350    	; 0x1f1a <Dio_vidconfigChanel+0x1b6>
	{
	case DIO_PORTA:
		if (dir == DIO_INPUT)
    1dbc:	8b 81       	ldd	r24, Y+3	; 0x03
    1dbe:	88 23       	and	r24, r24
    1dc0:	a9 f4       	brne	.+42     	; 0x1dec <Dio_vidconfigChanel+0x88>
		{
			CLEAR_BIT(DIO_DDRA_REG,pin);
    1dc2:	aa e3       	ldi	r26, 0x3A	; 58
    1dc4:	b0 e0       	ldi	r27, 0x00	; 0
    1dc6:	ea e3       	ldi	r30, 0x3A	; 58
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	80 81       	ld	r24, Z
    1dcc:	48 2f       	mov	r20, r24
    1dce:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd0:	28 2f       	mov	r18, r24
    1dd2:	30 e0       	ldi	r19, 0x00	; 0
    1dd4:	81 e0       	ldi	r24, 0x01	; 1
    1dd6:	90 e0       	ldi	r25, 0x00	; 0
    1dd8:	02 2e       	mov	r0, r18
    1dda:	02 c0       	rjmp	.+4      	; 0x1de0 <Dio_vidconfigChanel+0x7c>
    1ddc:	88 0f       	add	r24, r24
    1dde:	99 1f       	adc	r25, r25
    1de0:	0a 94       	dec	r0
    1de2:	e2 f7       	brpl	.-8      	; 0x1ddc <Dio_vidconfigChanel+0x78>
    1de4:	80 95       	com	r24
    1de6:	84 23       	and	r24, r20
    1de8:	8c 93       	st	X, r24
    1dea:	97 c0       	rjmp	.+302    	; 0x1f1a <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRA_REG,pin);
    1dec:	aa e3       	ldi	r26, 0x3A	; 58
    1dee:	b0 e0       	ldi	r27, 0x00	; 0
    1df0:	ea e3       	ldi	r30, 0x3A	; 58
    1df2:	f0 e0       	ldi	r31, 0x00	; 0
    1df4:	80 81       	ld	r24, Z
    1df6:	48 2f       	mov	r20, r24
    1df8:	8a 81       	ldd	r24, Y+2	; 0x02
    1dfa:	28 2f       	mov	r18, r24
    1dfc:	30 e0       	ldi	r19, 0x00	; 0
    1dfe:	81 e0       	ldi	r24, 0x01	; 1
    1e00:	90 e0       	ldi	r25, 0x00	; 0
    1e02:	02 2e       	mov	r0, r18
    1e04:	02 c0       	rjmp	.+4      	; 0x1e0a <Dio_vidconfigChanel+0xa6>
    1e06:	88 0f       	add	r24, r24
    1e08:	99 1f       	adc	r25, r25
    1e0a:	0a 94       	dec	r0
    1e0c:	e2 f7       	brpl	.-8      	; 0x1e06 <Dio_vidconfigChanel+0xa2>
    1e0e:	84 2b       	or	r24, r20
    1e10:	8c 93       	st	X, r24
    1e12:	83 c0       	rjmp	.+262    	; 0x1f1a <Dio_vidconfigChanel+0x1b6>
		}
		break;

	case DIO_PORTB:
		if (dir == DIO_INPUT)
    1e14:	8b 81       	ldd	r24, Y+3	; 0x03
    1e16:	88 23       	and	r24, r24
    1e18:	a9 f4       	brne	.+42     	; 0x1e44 <Dio_vidconfigChanel+0xe0>
		{
			CLEAR_BIT(DIO_DDRB_REG,pin);
    1e1a:	a7 e3       	ldi	r26, 0x37	; 55
    1e1c:	b0 e0       	ldi	r27, 0x00	; 0
    1e1e:	e7 e3       	ldi	r30, 0x37	; 55
    1e20:	f0 e0       	ldi	r31, 0x00	; 0
    1e22:	80 81       	ld	r24, Z
    1e24:	48 2f       	mov	r20, r24
    1e26:	8a 81       	ldd	r24, Y+2	; 0x02
    1e28:	28 2f       	mov	r18, r24
    1e2a:	30 e0       	ldi	r19, 0x00	; 0
    1e2c:	81 e0       	ldi	r24, 0x01	; 1
    1e2e:	90 e0       	ldi	r25, 0x00	; 0
    1e30:	02 2e       	mov	r0, r18
    1e32:	02 c0       	rjmp	.+4      	; 0x1e38 <Dio_vidconfigChanel+0xd4>
    1e34:	88 0f       	add	r24, r24
    1e36:	99 1f       	adc	r25, r25
    1e38:	0a 94       	dec	r0
    1e3a:	e2 f7       	brpl	.-8      	; 0x1e34 <Dio_vidconfigChanel+0xd0>
    1e3c:	80 95       	com	r24
    1e3e:	84 23       	and	r24, r20
    1e40:	8c 93       	st	X, r24
    1e42:	6b c0       	rjmp	.+214    	; 0x1f1a <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRB_REG,pin);
    1e44:	a7 e3       	ldi	r26, 0x37	; 55
    1e46:	b0 e0       	ldi	r27, 0x00	; 0
    1e48:	e7 e3       	ldi	r30, 0x37	; 55
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	80 81       	ld	r24, Z
    1e4e:	48 2f       	mov	r20, r24
    1e50:	8a 81       	ldd	r24, Y+2	; 0x02
    1e52:	28 2f       	mov	r18, r24
    1e54:	30 e0       	ldi	r19, 0x00	; 0
    1e56:	81 e0       	ldi	r24, 0x01	; 1
    1e58:	90 e0       	ldi	r25, 0x00	; 0
    1e5a:	02 2e       	mov	r0, r18
    1e5c:	02 c0       	rjmp	.+4      	; 0x1e62 <Dio_vidconfigChanel+0xfe>
    1e5e:	88 0f       	add	r24, r24
    1e60:	99 1f       	adc	r25, r25
    1e62:	0a 94       	dec	r0
    1e64:	e2 f7       	brpl	.-8      	; 0x1e5e <Dio_vidconfigChanel+0xfa>
    1e66:	84 2b       	or	r24, r20
    1e68:	8c 93       	st	X, r24
    1e6a:	57 c0       	rjmp	.+174    	; 0x1f1a <Dio_vidconfigChanel+0x1b6>
		}
		break;

	case DIO_PORTC:
		if (dir == DIO_INPUT)
    1e6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e6e:	88 23       	and	r24, r24
    1e70:	a9 f4       	brne	.+42     	; 0x1e9c <Dio_vidconfigChanel+0x138>
		{
			CLEAR_BIT(DIO_DDRC_REG,pin);
    1e72:	a4 e3       	ldi	r26, 0x34	; 52
    1e74:	b0 e0       	ldi	r27, 0x00	; 0
    1e76:	e4 e3       	ldi	r30, 0x34	; 52
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	80 81       	ld	r24, Z
    1e7c:	48 2f       	mov	r20, r24
    1e7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e80:	28 2f       	mov	r18, r24
    1e82:	30 e0       	ldi	r19, 0x00	; 0
    1e84:	81 e0       	ldi	r24, 0x01	; 1
    1e86:	90 e0       	ldi	r25, 0x00	; 0
    1e88:	02 2e       	mov	r0, r18
    1e8a:	02 c0       	rjmp	.+4      	; 0x1e90 <Dio_vidconfigChanel+0x12c>
    1e8c:	88 0f       	add	r24, r24
    1e8e:	99 1f       	adc	r25, r25
    1e90:	0a 94       	dec	r0
    1e92:	e2 f7       	brpl	.-8      	; 0x1e8c <Dio_vidconfigChanel+0x128>
    1e94:	80 95       	com	r24
    1e96:	84 23       	and	r24, r20
    1e98:	8c 93       	st	X, r24
    1e9a:	3f c0       	rjmp	.+126    	; 0x1f1a <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRC_REG,pin);
    1e9c:	a4 e3       	ldi	r26, 0x34	; 52
    1e9e:	b0 e0       	ldi	r27, 0x00	; 0
    1ea0:	e4 e3       	ldi	r30, 0x34	; 52
    1ea2:	f0 e0       	ldi	r31, 0x00	; 0
    1ea4:	80 81       	ld	r24, Z
    1ea6:	48 2f       	mov	r20, r24
    1ea8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eaa:	28 2f       	mov	r18, r24
    1eac:	30 e0       	ldi	r19, 0x00	; 0
    1eae:	81 e0       	ldi	r24, 0x01	; 1
    1eb0:	90 e0       	ldi	r25, 0x00	; 0
    1eb2:	02 2e       	mov	r0, r18
    1eb4:	02 c0       	rjmp	.+4      	; 0x1eba <Dio_vidconfigChanel+0x156>
    1eb6:	88 0f       	add	r24, r24
    1eb8:	99 1f       	adc	r25, r25
    1eba:	0a 94       	dec	r0
    1ebc:	e2 f7       	brpl	.-8      	; 0x1eb6 <Dio_vidconfigChanel+0x152>
    1ebe:	84 2b       	or	r24, r20
    1ec0:	8c 93       	st	X, r24
    1ec2:	2b c0       	rjmp	.+86     	; 0x1f1a <Dio_vidconfigChanel+0x1b6>
		}
		break;

	case DIO_PORTD:
		if (dir == DIO_INPUT)
    1ec4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec6:	88 23       	and	r24, r24
    1ec8:	a9 f4       	brne	.+42     	; 0x1ef4 <Dio_vidconfigChanel+0x190>
		{
			CLEAR_BIT(DIO_DDRD_REG,pin);
    1eca:	a1 e3       	ldi	r26, 0x31	; 49
    1ecc:	b0 e0       	ldi	r27, 0x00	; 0
    1ece:	e1 e3       	ldi	r30, 0x31	; 49
    1ed0:	f0 e0       	ldi	r31, 0x00	; 0
    1ed2:	80 81       	ld	r24, Z
    1ed4:	48 2f       	mov	r20, r24
    1ed6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed8:	28 2f       	mov	r18, r24
    1eda:	30 e0       	ldi	r19, 0x00	; 0
    1edc:	81 e0       	ldi	r24, 0x01	; 1
    1ede:	90 e0       	ldi	r25, 0x00	; 0
    1ee0:	02 2e       	mov	r0, r18
    1ee2:	02 c0       	rjmp	.+4      	; 0x1ee8 <Dio_vidconfigChanel+0x184>
    1ee4:	88 0f       	add	r24, r24
    1ee6:	99 1f       	adc	r25, r25
    1ee8:	0a 94       	dec	r0
    1eea:	e2 f7       	brpl	.-8      	; 0x1ee4 <Dio_vidconfigChanel+0x180>
    1eec:	80 95       	com	r24
    1eee:	84 23       	and	r24, r20
    1ef0:	8c 93       	st	X, r24
    1ef2:	13 c0       	rjmp	.+38     	; 0x1f1a <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRD_REG,pin);
    1ef4:	a1 e3       	ldi	r26, 0x31	; 49
    1ef6:	b0 e0       	ldi	r27, 0x00	; 0
    1ef8:	e1 e3       	ldi	r30, 0x31	; 49
    1efa:	f0 e0       	ldi	r31, 0x00	; 0
    1efc:	80 81       	ld	r24, Z
    1efe:	48 2f       	mov	r20, r24
    1f00:	8a 81       	ldd	r24, Y+2	; 0x02
    1f02:	28 2f       	mov	r18, r24
    1f04:	30 e0       	ldi	r19, 0x00	; 0
    1f06:	81 e0       	ldi	r24, 0x01	; 1
    1f08:	90 e0       	ldi	r25, 0x00	; 0
    1f0a:	02 2e       	mov	r0, r18
    1f0c:	02 c0       	rjmp	.+4      	; 0x1f12 <Dio_vidconfigChanel+0x1ae>
    1f0e:	88 0f       	add	r24, r24
    1f10:	99 1f       	adc	r25, r25
    1f12:	0a 94       	dec	r0
    1f14:	e2 f7       	brpl	.-8      	; 0x1f0e <Dio_vidconfigChanel+0x1aa>
    1f16:	84 2b       	or	r24, r20
    1f18:	8c 93       	st	X, r24
		}
		break;
	}
}
    1f1a:	0f 90       	pop	r0
    1f1c:	0f 90       	pop	r0
    1f1e:	0f 90       	pop	r0
    1f20:	0f 90       	pop	r0
    1f22:	0f 90       	pop	r0
    1f24:	cf 91       	pop	r28
    1f26:	df 91       	pop	r29
    1f28:	08 95       	ret

00001f2a <Dio_vidwriteChanel>:

void Dio_vidwriteChanel(dio_port_t port, dio_pin_t pin,dio_level_t level)
{
    1f2a:	df 93       	push	r29
    1f2c:	cf 93       	push	r28
    1f2e:	00 d0       	rcall	.+0      	; 0x1f30 <Dio_vidwriteChanel+0x6>
    1f30:	00 d0       	rcall	.+0      	; 0x1f32 <Dio_vidwriteChanel+0x8>
    1f32:	0f 92       	push	r0
    1f34:	cd b7       	in	r28, 0x3d	; 61
    1f36:	de b7       	in	r29, 0x3e	; 62
    1f38:	89 83       	std	Y+1, r24	; 0x01
    1f3a:	6a 83       	std	Y+2, r22	; 0x02
    1f3c:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    1f3e:	89 81       	ldd	r24, Y+1	; 0x01
    1f40:	28 2f       	mov	r18, r24
    1f42:	30 e0       	ldi	r19, 0x00	; 0
    1f44:	3d 83       	std	Y+5, r19	; 0x05
    1f46:	2c 83       	std	Y+4, r18	; 0x04
    1f48:	8c 81       	ldd	r24, Y+4	; 0x04
    1f4a:	9d 81       	ldd	r25, Y+5	; 0x05
    1f4c:	81 30       	cpi	r24, 0x01	; 1
    1f4e:	91 05       	cpc	r25, r1
    1f50:	09 f4       	brne	.+2      	; 0x1f54 <Dio_vidwriteChanel+0x2a>
    1f52:	43 c0       	rjmp	.+134    	; 0x1fda <Dio_vidwriteChanel+0xb0>
    1f54:	2c 81       	ldd	r18, Y+4	; 0x04
    1f56:	3d 81       	ldd	r19, Y+5	; 0x05
    1f58:	22 30       	cpi	r18, 0x02	; 2
    1f5a:	31 05       	cpc	r19, r1
    1f5c:	2c f4       	brge	.+10     	; 0x1f68 <Dio_vidwriteChanel+0x3e>
    1f5e:	8c 81       	ldd	r24, Y+4	; 0x04
    1f60:	9d 81       	ldd	r25, Y+5	; 0x05
    1f62:	00 97       	sbiw	r24, 0x00	; 0
    1f64:	71 f0       	breq	.+28     	; 0x1f82 <Dio_vidwriteChanel+0x58>
    1f66:	bc c0       	rjmp	.+376    	; 0x20e0 <Dio_vidwriteChanel+0x1b6>
    1f68:	2c 81       	ldd	r18, Y+4	; 0x04
    1f6a:	3d 81       	ldd	r19, Y+5	; 0x05
    1f6c:	22 30       	cpi	r18, 0x02	; 2
    1f6e:	31 05       	cpc	r19, r1
    1f70:	09 f4       	brne	.+2      	; 0x1f74 <Dio_vidwriteChanel+0x4a>
    1f72:	5f c0       	rjmp	.+190    	; 0x2032 <Dio_vidwriteChanel+0x108>
    1f74:	8c 81       	ldd	r24, Y+4	; 0x04
    1f76:	9d 81       	ldd	r25, Y+5	; 0x05
    1f78:	83 30       	cpi	r24, 0x03	; 3
    1f7a:	91 05       	cpc	r25, r1
    1f7c:	09 f4       	brne	.+2      	; 0x1f80 <Dio_vidwriteChanel+0x56>
    1f7e:	85 c0       	rjmp	.+266    	; 0x208a <Dio_vidwriteChanel+0x160>
    1f80:	af c0       	rjmp	.+350    	; 0x20e0 <Dio_vidwriteChanel+0x1b6>
	{
	case DIO_PORTA:
		if (level == DIO_HIGH)
    1f82:	8b 81       	ldd	r24, Y+3	; 0x03
    1f84:	81 30       	cpi	r24, 0x01	; 1
    1f86:	a1 f4       	brne	.+40     	; 0x1fb0 <Dio_vidwriteChanel+0x86>
		{
			SET_BIT(DIO_PORTA_REG,pin);
    1f88:	ab e3       	ldi	r26, 0x3B	; 59
    1f8a:	b0 e0       	ldi	r27, 0x00	; 0
    1f8c:	eb e3       	ldi	r30, 0x3B	; 59
    1f8e:	f0 e0       	ldi	r31, 0x00	; 0
    1f90:	80 81       	ld	r24, Z
    1f92:	48 2f       	mov	r20, r24
    1f94:	8a 81       	ldd	r24, Y+2	; 0x02
    1f96:	28 2f       	mov	r18, r24
    1f98:	30 e0       	ldi	r19, 0x00	; 0
    1f9a:	81 e0       	ldi	r24, 0x01	; 1
    1f9c:	90 e0       	ldi	r25, 0x00	; 0
    1f9e:	02 2e       	mov	r0, r18
    1fa0:	02 c0       	rjmp	.+4      	; 0x1fa6 <Dio_vidwriteChanel+0x7c>
    1fa2:	88 0f       	add	r24, r24
    1fa4:	99 1f       	adc	r25, r25
    1fa6:	0a 94       	dec	r0
    1fa8:	e2 f7       	brpl	.-8      	; 0x1fa2 <Dio_vidwriteChanel+0x78>
    1faa:	84 2b       	or	r24, r20
    1fac:	8c 93       	st	X, r24
    1fae:	98 c0       	rjmp	.+304    	; 0x20e0 <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTA_REG,pin);
    1fb0:	ab e3       	ldi	r26, 0x3B	; 59
    1fb2:	b0 e0       	ldi	r27, 0x00	; 0
    1fb4:	eb e3       	ldi	r30, 0x3B	; 59
    1fb6:	f0 e0       	ldi	r31, 0x00	; 0
    1fb8:	80 81       	ld	r24, Z
    1fba:	48 2f       	mov	r20, r24
    1fbc:	8a 81       	ldd	r24, Y+2	; 0x02
    1fbe:	28 2f       	mov	r18, r24
    1fc0:	30 e0       	ldi	r19, 0x00	; 0
    1fc2:	81 e0       	ldi	r24, 0x01	; 1
    1fc4:	90 e0       	ldi	r25, 0x00	; 0
    1fc6:	02 2e       	mov	r0, r18
    1fc8:	02 c0       	rjmp	.+4      	; 0x1fce <Dio_vidwriteChanel+0xa4>
    1fca:	88 0f       	add	r24, r24
    1fcc:	99 1f       	adc	r25, r25
    1fce:	0a 94       	dec	r0
    1fd0:	e2 f7       	brpl	.-8      	; 0x1fca <Dio_vidwriteChanel+0xa0>
    1fd2:	80 95       	com	r24
    1fd4:	84 23       	and	r24, r20
    1fd6:	8c 93       	st	X, r24
    1fd8:	83 c0       	rjmp	.+262    	; 0x20e0 <Dio_vidwriteChanel+0x1b6>
		}
		break;

	case DIO_PORTB:
		if (level == DIO_HIGH)
    1fda:	8b 81       	ldd	r24, Y+3	; 0x03
    1fdc:	81 30       	cpi	r24, 0x01	; 1
    1fde:	a1 f4       	brne	.+40     	; 0x2008 <Dio_vidwriteChanel+0xde>
		{
			SET_BIT(DIO_PORTB_REG,pin);
    1fe0:	a8 e3       	ldi	r26, 0x38	; 56
    1fe2:	b0 e0       	ldi	r27, 0x00	; 0
    1fe4:	e8 e3       	ldi	r30, 0x38	; 56
    1fe6:	f0 e0       	ldi	r31, 0x00	; 0
    1fe8:	80 81       	ld	r24, Z
    1fea:	48 2f       	mov	r20, r24
    1fec:	8a 81       	ldd	r24, Y+2	; 0x02
    1fee:	28 2f       	mov	r18, r24
    1ff0:	30 e0       	ldi	r19, 0x00	; 0
    1ff2:	81 e0       	ldi	r24, 0x01	; 1
    1ff4:	90 e0       	ldi	r25, 0x00	; 0
    1ff6:	02 2e       	mov	r0, r18
    1ff8:	02 c0       	rjmp	.+4      	; 0x1ffe <Dio_vidwriteChanel+0xd4>
    1ffa:	88 0f       	add	r24, r24
    1ffc:	99 1f       	adc	r25, r25
    1ffe:	0a 94       	dec	r0
    2000:	e2 f7       	brpl	.-8      	; 0x1ffa <Dio_vidwriteChanel+0xd0>
    2002:	84 2b       	or	r24, r20
    2004:	8c 93       	st	X, r24
    2006:	6c c0       	rjmp	.+216    	; 0x20e0 <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTB_REG,pin);
    2008:	a8 e3       	ldi	r26, 0x38	; 56
    200a:	b0 e0       	ldi	r27, 0x00	; 0
    200c:	e8 e3       	ldi	r30, 0x38	; 56
    200e:	f0 e0       	ldi	r31, 0x00	; 0
    2010:	80 81       	ld	r24, Z
    2012:	48 2f       	mov	r20, r24
    2014:	8a 81       	ldd	r24, Y+2	; 0x02
    2016:	28 2f       	mov	r18, r24
    2018:	30 e0       	ldi	r19, 0x00	; 0
    201a:	81 e0       	ldi	r24, 0x01	; 1
    201c:	90 e0       	ldi	r25, 0x00	; 0
    201e:	02 2e       	mov	r0, r18
    2020:	02 c0       	rjmp	.+4      	; 0x2026 <Dio_vidwriteChanel+0xfc>
    2022:	88 0f       	add	r24, r24
    2024:	99 1f       	adc	r25, r25
    2026:	0a 94       	dec	r0
    2028:	e2 f7       	brpl	.-8      	; 0x2022 <Dio_vidwriteChanel+0xf8>
    202a:	80 95       	com	r24
    202c:	84 23       	and	r24, r20
    202e:	8c 93       	st	X, r24
    2030:	57 c0       	rjmp	.+174    	; 0x20e0 <Dio_vidwriteChanel+0x1b6>
		}
		break;

	case DIO_PORTC:
		if (level == DIO_HIGH)
    2032:	8b 81       	ldd	r24, Y+3	; 0x03
    2034:	81 30       	cpi	r24, 0x01	; 1
    2036:	a1 f4       	brne	.+40     	; 0x2060 <Dio_vidwriteChanel+0x136>
		{
			SET_BIT(DIO_PORTC_REG,pin);
    2038:	a5 e3       	ldi	r26, 0x35	; 53
    203a:	b0 e0       	ldi	r27, 0x00	; 0
    203c:	e5 e3       	ldi	r30, 0x35	; 53
    203e:	f0 e0       	ldi	r31, 0x00	; 0
    2040:	80 81       	ld	r24, Z
    2042:	48 2f       	mov	r20, r24
    2044:	8a 81       	ldd	r24, Y+2	; 0x02
    2046:	28 2f       	mov	r18, r24
    2048:	30 e0       	ldi	r19, 0x00	; 0
    204a:	81 e0       	ldi	r24, 0x01	; 1
    204c:	90 e0       	ldi	r25, 0x00	; 0
    204e:	02 2e       	mov	r0, r18
    2050:	02 c0       	rjmp	.+4      	; 0x2056 <Dio_vidwriteChanel+0x12c>
    2052:	88 0f       	add	r24, r24
    2054:	99 1f       	adc	r25, r25
    2056:	0a 94       	dec	r0
    2058:	e2 f7       	brpl	.-8      	; 0x2052 <Dio_vidwriteChanel+0x128>
    205a:	84 2b       	or	r24, r20
    205c:	8c 93       	st	X, r24
    205e:	40 c0       	rjmp	.+128    	; 0x20e0 <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTC_REG,pin);
    2060:	a5 e3       	ldi	r26, 0x35	; 53
    2062:	b0 e0       	ldi	r27, 0x00	; 0
    2064:	e5 e3       	ldi	r30, 0x35	; 53
    2066:	f0 e0       	ldi	r31, 0x00	; 0
    2068:	80 81       	ld	r24, Z
    206a:	48 2f       	mov	r20, r24
    206c:	8a 81       	ldd	r24, Y+2	; 0x02
    206e:	28 2f       	mov	r18, r24
    2070:	30 e0       	ldi	r19, 0x00	; 0
    2072:	81 e0       	ldi	r24, 0x01	; 1
    2074:	90 e0       	ldi	r25, 0x00	; 0
    2076:	02 2e       	mov	r0, r18
    2078:	02 c0       	rjmp	.+4      	; 0x207e <Dio_vidwriteChanel+0x154>
    207a:	88 0f       	add	r24, r24
    207c:	99 1f       	adc	r25, r25
    207e:	0a 94       	dec	r0
    2080:	e2 f7       	brpl	.-8      	; 0x207a <Dio_vidwriteChanel+0x150>
    2082:	80 95       	com	r24
    2084:	84 23       	and	r24, r20
    2086:	8c 93       	st	X, r24
    2088:	2b c0       	rjmp	.+86     	; 0x20e0 <Dio_vidwriteChanel+0x1b6>
		}
		break;

	case DIO_PORTD:
		if (level == DIO_HIGH)
    208a:	8b 81       	ldd	r24, Y+3	; 0x03
    208c:	81 30       	cpi	r24, 0x01	; 1
    208e:	a1 f4       	brne	.+40     	; 0x20b8 <Dio_vidwriteChanel+0x18e>
		{
			SET_BIT(DIO_PORTD_REG,pin);
    2090:	a2 e3       	ldi	r26, 0x32	; 50
    2092:	b0 e0       	ldi	r27, 0x00	; 0
    2094:	e2 e3       	ldi	r30, 0x32	; 50
    2096:	f0 e0       	ldi	r31, 0x00	; 0
    2098:	80 81       	ld	r24, Z
    209a:	48 2f       	mov	r20, r24
    209c:	8a 81       	ldd	r24, Y+2	; 0x02
    209e:	28 2f       	mov	r18, r24
    20a0:	30 e0       	ldi	r19, 0x00	; 0
    20a2:	81 e0       	ldi	r24, 0x01	; 1
    20a4:	90 e0       	ldi	r25, 0x00	; 0
    20a6:	02 2e       	mov	r0, r18
    20a8:	02 c0       	rjmp	.+4      	; 0x20ae <Dio_vidwriteChanel+0x184>
    20aa:	88 0f       	add	r24, r24
    20ac:	99 1f       	adc	r25, r25
    20ae:	0a 94       	dec	r0
    20b0:	e2 f7       	brpl	.-8      	; 0x20aa <Dio_vidwriteChanel+0x180>
    20b2:	84 2b       	or	r24, r20
    20b4:	8c 93       	st	X, r24
    20b6:	14 c0       	rjmp	.+40     	; 0x20e0 <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTD_REG,pin);
    20b8:	a2 e3       	ldi	r26, 0x32	; 50
    20ba:	b0 e0       	ldi	r27, 0x00	; 0
    20bc:	e2 e3       	ldi	r30, 0x32	; 50
    20be:	f0 e0       	ldi	r31, 0x00	; 0
    20c0:	80 81       	ld	r24, Z
    20c2:	48 2f       	mov	r20, r24
    20c4:	8a 81       	ldd	r24, Y+2	; 0x02
    20c6:	28 2f       	mov	r18, r24
    20c8:	30 e0       	ldi	r19, 0x00	; 0
    20ca:	81 e0       	ldi	r24, 0x01	; 1
    20cc:	90 e0       	ldi	r25, 0x00	; 0
    20ce:	02 2e       	mov	r0, r18
    20d0:	02 c0       	rjmp	.+4      	; 0x20d6 <Dio_vidwriteChanel+0x1ac>
    20d2:	88 0f       	add	r24, r24
    20d4:	99 1f       	adc	r25, r25
    20d6:	0a 94       	dec	r0
    20d8:	e2 f7       	brpl	.-8      	; 0x20d2 <Dio_vidwriteChanel+0x1a8>
    20da:	80 95       	com	r24
    20dc:	84 23       	and	r24, r20
    20de:	8c 93       	st	X, r24
		}
		break;
	}
}
    20e0:	0f 90       	pop	r0
    20e2:	0f 90       	pop	r0
    20e4:	0f 90       	pop	r0
    20e6:	0f 90       	pop	r0
    20e8:	0f 90       	pop	r0
    20ea:	cf 91       	pop	r28
    20ec:	df 91       	pop	r29
    20ee:	08 95       	ret

000020f0 <Dio_vidWriteChanelGroup>:

void Dio_vidWriteChanelGroup(dio_port_t port, u8 data, u8 mask)
{
    20f0:	df 93       	push	r29
    20f2:	cf 93       	push	r28
    20f4:	00 d0       	rcall	.+0      	; 0x20f6 <Dio_vidWriteChanelGroup+0x6>
    20f6:	00 d0       	rcall	.+0      	; 0x20f8 <Dio_vidWriteChanelGroup+0x8>
    20f8:	0f 92       	push	r0
    20fa:	cd b7       	in	r28, 0x3d	; 61
    20fc:	de b7       	in	r29, 0x3e	; 62
    20fe:	89 83       	std	Y+1, r24	; 0x01
    2100:	6a 83       	std	Y+2, r22	; 0x02
    2102:	4b 83       	std	Y+3, r20	; 0x03
	switch(port)
    2104:	89 81       	ldd	r24, Y+1	; 0x01
    2106:	28 2f       	mov	r18, r24
    2108:	30 e0       	ldi	r19, 0x00	; 0
    210a:	3d 83       	std	Y+5, r19	; 0x05
    210c:	2c 83       	std	Y+4, r18	; 0x04
    210e:	8c 81       	ldd	r24, Y+4	; 0x04
    2110:	9d 81       	ldd	r25, Y+5	; 0x05
    2112:	81 30       	cpi	r24, 0x01	; 1
    2114:	91 05       	cpc	r25, r1
    2116:	01 f1       	breq	.+64     	; 0x2158 <Dio_vidWriteChanelGroup+0x68>
    2118:	2c 81       	ldd	r18, Y+4	; 0x04
    211a:	3d 81       	ldd	r19, Y+5	; 0x05
    211c:	22 30       	cpi	r18, 0x02	; 2
    211e:	31 05       	cpc	r19, r1
    2120:	2c f4       	brge	.+10     	; 0x212c <Dio_vidWriteChanelGroup+0x3c>
    2122:	8c 81       	ldd	r24, Y+4	; 0x04
    2124:	9d 81       	ldd	r25, Y+5	; 0x05
    2126:	00 97       	sbiw	r24, 0x00	; 0
    2128:	61 f0       	breq	.+24     	; 0x2142 <Dio_vidWriteChanelGroup+0x52>
    212a:	36 c0       	rjmp	.+108    	; 0x2198 <Dio_vidWriteChanelGroup+0xa8>
    212c:	2c 81       	ldd	r18, Y+4	; 0x04
    212e:	3d 81       	ldd	r19, Y+5	; 0x05
    2130:	22 30       	cpi	r18, 0x02	; 2
    2132:	31 05       	cpc	r19, r1
    2134:	e1 f0       	breq	.+56     	; 0x216e <Dio_vidWriteChanelGroup+0x7e>
    2136:	8c 81       	ldd	r24, Y+4	; 0x04
    2138:	9d 81       	ldd	r25, Y+5	; 0x05
    213a:	83 30       	cpi	r24, 0x03	; 3
    213c:	91 05       	cpc	r25, r1
    213e:	11 f1       	breq	.+68     	; 0x2184 <Dio_vidWriteChanelGroup+0x94>
    2140:	2b c0       	rjmp	.+86     	; 0x2198 <Dio_vidWriteChanelGroup+0xa8>
	{
	case DIO_PORTA:
		DIO_PORTA_REG = (DIO_PORTA_REG & mask)|(data);
    2142:	ab e3       	ldi	r26, 0x3B	; 59
    2144:	b0 e0       	ldi	r27, 0x00	; 0
    2146:	eb e3       	ldi	r30, 0x3B	; 59
    2148:	f0 e0       	ldi	r31, 0x00	; 0
    214a:	90 81       	ld	r25, Z
    214c:	8b 81       	ldd	r24, Y+3	; 0x03
    214e:	98 23       	and	r25, r24
    2150:	8a 81       	ldd	r24, Y+2	; 0x02
    2152:	89 2b       	or	r24, r25
    2154:	8c 93       	st	X, r24
    2156:	20 c0       	rjmp	.+64     	; 0x2198 <Dio_vidWriteChanelGroup+0xa8>
		break;

	case DIO_PORTB:
		DIO_PORTB_REG = (DIO_PORTB_REG & mask)|(data);
    2158:	a8 e3       	ldi	r26, 0x38	; 56
    215a:	b0 e0       	ldi	r27, 0x00	; 0
    215c:	e8 e3       	ldi	r30, 0x38	; 56
    215e:	f0 e0       	ldi	r31, 0x00	; 0
    2160:	90 81       	ld	r25, Z
    2162:	8b 81       	ldd	r24, Y+3	; 0x03
    2164:	98 23       	and	r25, r24
    2166:	8a 81       	ldd	r24, Y+2	; 0x02
    2168:	89 2b       	or	r24, r25
    216a:	8c 93       	st	X, r24
    216c:	15 c0       	rjmp	.+42     	; 0x2198 <Dio_vidWriteChanelGroup+0xa8>
		break;

	case DIO_PORTC:
		DIO_PORTC_REG = (DIO_PORTC_REG & mask)|(data);
    216e:	a5 e3       	ldi	r26, 0x35	; 53
    2170:	b0 e0       	ldi	r27, 0x00	; 0
    2172:	e5 e3       	ldi	r30, 0x35	; 53
    2174:	f0 e0       	ldi	r31, 0x00	; 0
    2176:	90 81       	ld	r25, Z
    2178:	8b 81       	ldd	r24, Y+3	; 0x03
    217a:	98 23       	and	r25, r24
    217c:	8a 81       	ldd	r24, Y+2	; 0x02
    217e:	89 2b       	or	r24, r25
    2180:	8c 93       	st	X, r24
    2182:	0a c0       	rjmp	.+20     	; 0x2198 <Dio_vidWriteChanelGroup+0xa8>
		break;

	case DIO_PORTD:
		DIO_PORTD_REG = (DIO_PORTD_REG & mask)|(data);
    2184:	a2 e3       	ldi	r26, 0x32	; 50
    2186:	b0 e0       	ldi	r27, 0x00	; 0
    2188:	e2 e3       	ldi	r30, 0x32	; 50
    218a:	f0 e0       	ldi	r31, 0x00	; 0
    218c:	90 81       	ld	r25, Z
    218e:	8b 81       	ldd	r24, Y+3	; 0x03
    2190:	98 23       	and	r25, r24
    2192:	8a 81       	ldd	r24, Y+2	; 0x02
    2194:	89 2b       	or	r24, r25
    2196:	8c 93       	st	X, r24
		break;
	}
}
    2198:	0f 90       	pop	r0
    219a:	0f 90       	pop	r0
    219c:	0f 90       	pop	r0
    219e:	0f 90       	pop	r0
    21a0:	0f 90       	pop	r0
    21a2:	cf 91       	pop	r28
    21a4:	df 91       	pop	r29
    21a6:	08 95       	ret

000021a8 <Dio_udtreadChanel>:

dio_level_t Dio_udtreadChanel(dio_port_t port, dio_pin_t pin)
{
    21a8:	df 93       	push	r29
    21aa:	cf 93       	push	r28
    21ac:	00 d0       	rcall	.+0      	; 0x21ae <Dio_udtreadChanel+0x6>
    21ae:	00 d0       	rcall	.+0      	; 0x21b0 <Dio_udtreadChanel+0x8>
    21b0:	0f 92       	push	r0
    21b2:	cd b7       	in	r28, 0x3d	; 61
    21b4:	de b7       	in	r29, 0x3e	; 62
    21b6:	8a 83       	std	Y+2, r24	; 0x02
    21b8:	6b 83       	std	Y+3, r22	; 0x03
	dio_level_t loc_result = DIO_LOW;
    21ba:	19 82       	std	Y+1, r1	; 0x01

	switch (port)
    21bc:	8a 81       	ldd	r24, Y+2	; 0x02
    21be:	28 2f       	mov	r18, r24
    21c0:	30 e0       	ldi	r19, 0x00	; 0
    21c2:	3d 83       	std	Y+5, r19	; 0x05
    21c4:	2c 83       	std	Y+4, r18	; 0x04
    21c6:	4c 81       	ldd	r20, Y+4	; 0x04
    21c8:	5d 81       	ldd	r21, Y+5	; 0x05
    21ca:	41 30       	cpi	r20, 0x01	; 1
    21cc:	51 05       	cpc	r21, r1
    21ce:	79 f1       	breq	.+94     	; 0x222e <Dio_udtreadChanel+0x86>
    21d0:	8c 81       	ldd	r24, Y+4	; 0x04
    21d2:	9d 81       	ldd	r25, Y+5	; 0x05
    21d4:	82 30       	cpi	r24, 0x02	; 2
    21d6:	91 05       	cpc	r25, r1
    21d8:	34 f4       	brge	.+12     	; 0x21e6 <Dio_udtreadChanel+0x3e>
    21da:	2c 81       	ldd	r18, Y+4	; 0x04
    21dc:	3d 81       	ldd	r19, Y+5	; 0x05
    21de:	21 15       	cp	r18, r1
    21e0:	31 05       	cpc	r19, r1
    21e2:	69 f0       	breq	.+26     	; 0x21fe <Dio_udtreadChanel+0x56>
    21e4:	6b c0       	rjmp	.+214    	; 0x22bc <Dio_udtreadChanel+0x114>
    21e6:	4c 81       	ldd	r20, Y+4	; 0x04
    21e8:	5d 81       	ldd	r21, Y+5	; 0x05
    21ea:	42 30       	cpi	r20, 0x02	; 2
    21ec:	51 05       	cpc	r21, r1
    21ee:	b9 f1       	breq	.+110    	; 0x225e <Dio_udtreadChanel+0xb6>
    21f0:	8c 81       	ldd	r24, Y+4	; 0x04
    21f2:	9d 81       	ldd	r25, Y+5	; 0x05
    21f4:	83 30       	cpi	r24, 0x03	; 3
    21f6:	91 05       	cpc	r25, r1
    21f8:	09 f4       	brne	.+2      	; 0x21fc <Dio_udtreadChanel+0x54>
    21fa:	49 c0       	rjmp	.+146    	; 0x228e <Dio_udtreadChanel+0xe6>
    21fc:	5f c0       	rjmp	.+190    	; 0x22bc <Dio_udtreadChanel+0x114>
	{
	case DIO_PORTA:
		if (CHECK_BIT(DIO_PINA_REG,pin) == 1)
    21fe:	e9 e3       	ldi	r30, 0x39	; 57
    2200:	f0 e0       	ldi	r31, 0x00	; 0
    2202:	80 81       	ld	r24, Z
    2204:	28 2f       	mov	r18, r24
    2206:	30 e0       	ldi	r19, 0x00	; 0
    2208:	8b 81       	ldd	r24, Y+3	; 0x03
    220a:	88 2f       	mov	r24, r24
    220c:	90 e0       	ldi	r25, 0x00	; 0
    220e:	a9 01       	movw	r20, r18
    2210:	02 c0       	rjmp	.+4      	; 0x2216 <Dio_udtreadChanel+0x6e>
    2212:	55 95       	asr	r21
    2214:	47 95       	ror	r20
    2216:	8a 95       	dec	r24
    2218:	e2 f7       	brpl	.-8      	; 0x2212 <Dio_udtreadChanel+0x6a>
    221a:	ca 01       	movw	r24, r20
    221c:	81 70       	andi	r24, 0x01	; 1
    221e:	90 70       	andi	r25, 0x00	; 0
    2220:	88 23       	and	r24, r24
    2222:	19 f0       	breq	.+6      	; 0x222a <Dio_udtreadChanel+0x82>
		{
			loc_result = DIO_HIGH;
    2224:	81 e0       	ldi	r24, 0x01	; 1
    2226:	89 83       	std	Y+1, r24	; 0x01
    2228:	49 c0       	rjmp	.+146    	; 0x22bc <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    222a:	19 82       	std	Y+1, r1	; 0x01
    222c:	47 c0       	rjmp	.+142    	; 0x22bc <Dio_udtreadChanel+0x114>
		}
		break;

	case DIO_PORTB:
		if (CHECK_BIT(DIO_PINB_REG,pin) == 1)
    222e:	e6 e3       	ldi	r30, 0x36	; 54
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	80 81       	ld	r24, Z
    2234:	28 2f       	mov	r18, r24
    2236:	30 e0       	ldi	r19, 0x00	; 0
    2238:	8b 81       	ldd	r24, Y+3	; 0x03
    223a:	88 2f       	mov	r24, r24
    223c:	90 e0       	ldi	r25, 0x00	; 0
    223e:	a9 01       	movw	r20, r18
    2240:	02 c0       	rjmp	.+4      	; 0x2246 <Dio_udtreadChanel+0x9e>
    2242:	55 95       	asr	r21
    2244:	47 95       	ror	r20
    2246:	8a 95       	dec	r24
    2248:	e2 f7       	brpl	.-8      	; 0x2242 <Dio_udtreadChanel+0x9a>
    224a:	ca 01       	movw	r24, r20
    224c:	81 70       	andi	r24, 0x01	; 1
    224e:	90 70       	andi	r25, 0x00	; 0
    2250:	88 23       	and	r24, r24
    2252:	19 f0       	breq	.+6      	; 0x225a <Dio_udtreadChanel+0xb2>
		{
			loc_result = DIO_HIGH;
    2254:	81 e0       	ldi	r24, 0x01	; 1
    2256:	89 83       	std	Y+1, r24	; 0x01
    2258:	31 c0       	rjmp	.+98     	; 0x22bc <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    225a:	19 82       	std	Y+1, r1	; 0x01
    225c:	2f c0       	rjmp	.+94     	; 0x22bc <Dio_udtreadChanel+0x114>
		}
		break;

	case DIO_PORTC:
		if (CHECK_BIT(DIO_PINC_REG,pin) == 1)
    225e:	e3 e3       	ldi	r30, 0x33	; 51
    2260:	f0 e0       	ldi	r31, 0x00	; 0
    2262:	80 81       	ld	r24, Z
    2264:	28 2f       	mov	r18, r24
    2266:	30 e0       	ldi	r19, 0x00	; 0
    2268:	8b 81       	ldd	r24, Y+3	; 0x03
    226a:	88 2f       	mov	r24, r24
    226c:	90 e0       	ldi	r25, 0x00	; 0
    226e:	a9 01       	movw	r20, r18
    2270:	02 c0       	rjmp	.+4      	; 0x2276 <Dio_udtreadChanel+0xce>
    2272:	55 95       	asr	r21
    2274:	47 95       	ror	r20
    2276:	8a 95       	dec	r24
    2278:	e2 f7       	brpl	.-8      	; 0x2272 <Dio_udtreadChanel+0xca>
    227a:	ca 01       	movw	r24, r20
    227c:	81 70       	andi	r24, 0x01	; 1
    227e:	90 70       	andi	r25, 0x00	; 0
    2280:	88 23       	and	r24, r24
    2282:	19 f0       	breq	.+6      	; 0x228a <Dio_udtreadChanel+0xe2>
		{
			loc_result = DIO_HIGH;
    2284:	81 e0       	ldi	r24, 0x01	; 1
    2286:	89 83       	std	Y+1, r24	; 0x01
    2288:	19 c0       	rjmp	.+50     	; 0x22bc <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    228a:	19 82       	std	Y+1, r1	; 0x01
    228c:	17 c0       	rjmp	.+46     	; 0x22bc <Dio_udtreadChanel+0x114>
		}
		break;

	case DIO_PORTD:
		if (CHECK_BIT(DIO_PIND_REG,pin) == 1)
    228e:	e0 e3       	ldi	r30, 0x30	; 48
    2290:	f0 e0       	ldi	r31, 0x00	; 0
    2292:	80 81       	ld	r24, Z
    2294:	28 2f       	mov	r18, r24
    2296:	30 e0       	ldi	r19, 0x00	; 0
    2298:	8b 81       	ldd	r24, Y+3	; 0x03
    229a:	88 2f       	mov	r24, r24
    229c:	90 e0       	ldi	r25, 0x00	; 0
    229e:	a9 01       	movw	r20, r18
    22a0:	02 c0       	rjmp	.+4      	; 0x22a6 <Dio_udtreadChanel+0xfe>
    22a2:	55 95       	asr	r21
    22a4:	47 95       	ror	r20
    22a6:	8a 95       	dec	r24
    22a8:	e2 f7       	brpl	.-8      	; 0x22a2 <Dio_udtreadChanel+0xfa>
    22aa:	ca 01       	movw	r24, r20
    22ac:	81 70       	andi	r24, 0x01	; 1
    22ae:	90 70       	andi	r25, 0x00	; 0
    22b0:	88 23       	and	r24, r24
    22b2:	19 f0       	breq	.+6      	; 0x22ba <Dio_udtreadChanel+0x112>
		{
			loc_result = DIO_HIGH;
    22b4:	81 e0       	ldi	r24, 0x01	; 1
    22b6:	89 83       	std	Y+1, r24	; 0x01
    22b8:	01 c0       	rjmp	.+2      	; 0x22bc <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    22ba:	19 82       	std	Y+1, r1	; 0x01
		}
		break;
	}
	return loc_result;
    22bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    22be:	0f 90       	pop	r0
    22c0:	0f 90       	pop	r0
    22c2:	0f 90       	pop	r0
    22c4:	0f 90       	pop	r0
    22c6:	0f 90       	pop	r0
    22c8:	cf 91       	pop	r28
    22ca:	df 91       	pop	r29
    22cc:	08 95       	ret

000022ce <Dio_vidflipChanel>:

void Dio_vidflipChanel(dio_port_t port, dio_pin_t pin)
{
    22ce:	df 93       	push	r29
    22d0:	cf 93       	push	r28
    22d2:	00 d0       	rcall	.+0      	; 0x22d4 <Dio_vidflipChanel+0x6>
    22d4:	00 d0       	rcall	.+0      	; 0x22d6 <Dio_vidflipChanel+0x8>
    22d6:	cd b7       	in	r28, 0x3d	; 61
    22d8:	de b7       	in	r29, 0x3e	; 62
    22da:	89 83       	std	Y+1, r24	; 0x01
    22dc:	6a 83       	std	Y+2, r22	; 0x02
	switch (port)
    22de:	89 81       	ldd	r24, Y+1	; 0x01
    22e0:	28 2f       	mov	r18, r24
    22e2:	30 e0       	ldi	r19, 0x00	; 0
    22e4:	3c 83       	std	Y+4, r19	; 0x04
    22e6:	2b 83       	std	Y+3, r18	; 0x03
    22e8:	8b 81       	ldd	r24, Y+3	; 0x03
    22ea:	9c 81       	ldd	r25, Y+4	; 0x04
    22ec:	81 30       	cpi	r24, 0x01	; 1
    22ee:	91 05       	cpc	r25, r1
    22f0:	49 f1       	breq	.+82     	; 0x2344 <Dio_vidflipChanel+0x76>
    22f2:	2b 81       	ldd	r18, Y+3	; 0x03
    22f4:	3c 81       	ldd	r19, Y+4	; 0x04
    22f6:	22 30       	cpi	r18, 0x02	; 2
    22f8:	31 05       	cpc	r19, r1
    22fa:	2c f4       	brge	.+10     	; 0x2306 <Dio_vidflipChanel+0x38>
    22fc:	8b 81       	ldd	r24, Y+3	; 0x03
    22fe:	9c 81       	ldd	r25, Y+4	; 0x04
    2300:	00 97       	sbiw	r24, 0x00	; 0
    2302:	61 f0       	breq	.+24     	; 0x231c <Dio_vidflipChanel+0x4e>
    2304:	5a c0       	rjmp	.+180    	; 0x23ba <Dio_vidflipChanel+0xec>
    2306:	2b 81       	ldd	r18, Y+3	; 0x03
    2308:	3c 81       	ldd	r19, Y+4	; 0x04
    230a:	22 30       	cpi	r18, 0x02	; 2
    230c:	31 05       	cpc	r19, r1
    230e:	71 f1       	breq	.+92     	; 0x236c <Dio_vidflipChanel+0x9e>
    2310:	8b 81       	ldd	r24, Y+3	; 0x03
    2312:	9c 81       	ldd	r25, Y+4	; 0x04
    2314:	83 30       	cpi	r24, 0x03	; 3
    2316:	91 05       	cpc	r25, r1
    2318:	e9 f1       	breq	.+122    	; 0x2394 <Dio_vidflipChanel+0xc6>
    231a:	4f c0       	rjmp	.+158    	; 0x23ba <Dio_vidflipChanel+0xec>
	{
	case DIO_PORTA:
		FLIP_BIT(DIO_PORTA_REG,pin);
    231c:	ab e3       	ldi	r26, 0x3B	; 59
    231e:	b0 e0       	ldi	r27, 0x00	; 0
    2320:	eb e3       	ldi	r30, 0x3B	; 59
    2322:	f0 e0       	ldi	r31, 0x00	; 0
    2324:	80 81       	ld	r24, Z
    2326:	48 2f       	mov	r20, r24
    2328:	8a 81       	ldd	r24, Y+2	; 0x02
    232a:	28 2f       	mov	r18, r24
    232c:	30 e0       	ldi	r19, 0x00	; 0
    232e:	81 e0       	ldi	r24, 0x01	; 1
    2330:	90 e0       	ldi	r25, 0x00	; 0
    2332:	02 2e       	mov	r0, r18
    2334:	02 c0       	rjmp	.+4      	; 0x233a <Dio_vidflipChanel+0x6c>
    2336:	88 0f       	add	r24, r24
    2338:	99 1f       	adc	r25, r25
    233a:	0a 94       	dec	r0
    233c:	e2 f7       	brpl	.-8      	; 0x2336 <Dio_vidflipChanel+0x68>
    233e:	84 27       	eor	r24, r20
    2340:	8c 93       	st	X, r24
    2342:	3b c0       	rjmp	.+118    	; 0x23ba <Dio_vidflipChanel+0xec>
		break;

	case DIO_PORTB:
		FLIP_BIT(DIO_PORTB_REG,pin);
    2344:	a8 e3       	ldi	r26, 0x38	; 56
    2346:	b0 e0       	ldi	r27, 0x00	; 0
    2348:	e8 e3       	ldi	r30, 0x38	; 56
    234a:	f0 e0       	ldi	r31, 0x00	; 0
    234c:	80 81       	ld	r24, Z
    234e:	48 2f       	mov	r20, r24
    2350:	8a 81       	ldd	r24, Y+2	; 0x02
    2352:	28 2f       	mov	r18, r24
    2354:	30 e0       	ldi	r19, 0x00	; 0
    2356:	81 e0       	ldi	r24, 0x01	; 1
    2358:	90 e0       	ldi	r25, 0x00	; 0
    235a:	02 2e       	mov	r0, r18
    235c:	02 c0       	rjmp	.+4      	; 0x2362 <Dio_vidflipChanel+0x94>
    235e:	88 0f       	add	r24, r24
    2360:	99 1f       	adc	r25, r25
    2362:	0a 94       	dec	r0
    2364:	e2 f7       	brpl	.-8      	; 0x235e <Dio_vidflipChanel+0x90>
    2366:	84 27       	eor	r24, r20
    2368:	8c 93       	st	X, r24
    236a:	27 c0       	rjmp	.+78     	; 0x23ba <Dio_vidflipChanel+0xec>
		break;

	case DIO_PORTC:
		FLIP_BIT(DIO_PORTC_REG,pin);
    236c:	a5 e3       	ldi	r26, 0x35	; 53
    236e:	b0 e0       	ldi	r27, 0x00	; 0
    2370:	e5 e3       	ldi	r30, 0x35	; 53
    2372:	f0 e0       	ldi	r31, 0x00	; 0
    2374:	80 81       	ld	r24, Z
    2376:	48 2f       	mov	r20, r24
    2378:	8a 81       	ldd	r24, Y+2	; 0x02
    237a:	28 2f       	mov	r18, r24
    237c:	30 e0       	ldi	r19, 0x00	; 0
    237e:	81 e0       	ldi	r24, 0x01	; 1
    2380:	90 e0       	ldi	r25, 0x00	; 0
    2382:	02 2e       	mov	r0, r18
    2384:	02 c0       	rjmp	.+4      	; 0x238a <Dio_vidflipChanel+0xbc>
    2386:	88 0f       	add	r24, r24
    2388:	99 1f       	adc	r25, r25
    238a:	0a 94       	dec	r0
    238c:	e2 f7       	brpl	.-8      	; 0x2386 <Dio_vidflipChanel+0xb8>
    238e:	84 27       	eor	r24, r20
    2390:	8c 93       	st	X, r24
    2392:	13 c0       	rjmp	.+38     	; 0x23ba <Dio_vidflipChanel+0xec>
		break;

	case DIO_PORTD:
		FLIP_BIT(DIO_PORTD_REG,pin);
    2394:	a2 e3       	ldi	r26, 0x32	; 50
    2396:	b0 e0       	ldi	r27, 0x00	; 0
    2398:	e2 e3       	ldi	r30, 0x32	; 50
    239a:	f0 e0       	ldi	r31, 0x00	; 0
    239c:	80 81       	ld	r24, Z
    239e:	48 2f       	mov	r20, r24
    23a0:	8a 81       	ldd	r24, Y+2	; 0x02
    23a2:	28 2f       	mov	r18, r24
    23a4:	30 e0       	ldi	r19, 0x00	; 0
    23a6:	81 e0       	ldi	r24, 0x01	; 1
    23a8:	90 e0       	ldi	r25, 0x00	; 0
    23aa:	02 2e       	mov	r0, r18
    23ac:	02 c0       	rjmp	.+4      	; 0x23b2 <Dio_vidflipChanel+0xe4>
    23ae:	88 0f       	add	r24, r24
    23b0:	99 1f       	adc	r25, r25
    23b2:	0a 94       	dec	r0
    23b4:	e2 f7       	brpl	.-8      	; 0x23ae <Dio_vidflipChanel+0xe0>
    23b6:	84 27       	eor	r24, r20
    23b8:	8c 93       	st	X, r24
		break;
	}
}
    23ba:	0f 90       	pop	r0
    23bc:	0f 90       	pop	r0
    23be:	0f 90       	pop	r0
    23c0:	0f 90       	pop	r0
    23c2:	cf 91       	pop	r28
    23c4:	df 91       	pop	r29
    23c6:	08 95       	ret

000023c8 <__udivmodqi4>:
    23c8:	99 1b       	sub	r25, r25
    23ca:	79 e0       	ldi	r23, 0x09	; 9
    23cc:	04 c0       	rjmp	.+8      	; 0x23d6 <__udivmodqi4_ep>

000023ce <__udivmodqi4_loop>:
    23ce:	99 1f       	adc	r25, r25
    23d0:	96 17       	cp	r25, r22
    23d2:	08 f0       	brcs	.+2      	; 0x23d6 <__udivmodqi4_ep>
    23d4:	96 1b       	sub	r25, r22

000023d6 <__udivmodqi4_ep>:
    23d6:	88 1f       	adc	r24, r24
    23d8:	7a 95       	dec	r23
    23da:	c9 f7       	brne	.-14     	; 0x23ce <__udivmodqi4_loop>
    23dc:	80 95       	com	r24
    23de:	08 95       	ret

000023e0 <__prologue_saves__>:
    23e0:	2f 92       	push	r2
    23e2:	3f 92       	push	r3
    23e4:	4f 92       	push	r4
    23e6:	5f 92       	push	r5
    23e8:	6f 92       	push	r6
    23ea:	7f 92       	push	r7
    23ec:	8f 92       	push	r8
    23ee:	9f 92       	push	r9
    23f0:	af 92       	push	r10
    23f2:	bf 92       	push	r11
    23f4:	cf 92       	push	r12
    23f6:	df 92       	push	r13
    23f8:	ef 92       	push	r14
    23fa:	ff 92       	push	r15
    23fc:	0f 93       	push	r16
    23fe:	1f 93       	push	r17
    2400:	cf 93       	push	r28
    2402:	df 93       	push	r29
    2404:	cd b7       	in	r28, 0x3d	; 61
    2406:	de b7       	in	r29, 0x3e	; 62
    2408:	ca 1b       	sub	r28, r26
    240a:	db 0b       	sbc	r29, r27
    240c:	0f b6       	in	r0, 0x3f	; 63
    240e:	f8 94       	cli
    2410:	de bf       	out	0x3e, r29	; 62
    2412:	0f be       	out	0x3f, r0	; 63
    2414:	cd bf       	out	0x3d, r28	; 61
    2416:	09 94       	ijmp

00002418 <__epilogue_restores__>:
    2418:	2a 88       	ldd	r2, Y+18	; 0x12
    241a:	39 88       	ldd	r3, Y+17	; 0x11
    241c:	48 88       	ldd	r4, Y+16	; 0x10
    241e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2420:	6e 84       	ldd	r6, Y+14	; 0x0e
    2422:	7d 84       	ldd	r7, Y+13	; 0x0d
    2424:	8c 84       	ldd	r8, Y+12	; 0x0c
    2426:	9b 84       	ldd	r9, Y+11	; 0x0b
    2428:	aa 84       	ldd	r10, Y+10	; 0x0a
    242a:	b9 84       	ldd	r11, Y+9	; 0x09
    242c:	c8 84       	ldd	r12, Y+8	; 0x08
    242e:	df 80       	ldd	r13, Y+7	; 0x07
    2430:	ee 80       	ldd	r14, Y+6	; 0x06
    2432:	fd 80       	ldd	r15, Y+5	; 0x05
    2434:	0c 81       	ldd	r16, Y+4	; 0x04
    2436:	1b 81       	ldd	r17, Y+3	; 0x03
    2438:	aa 81       	ldd	r26, Y+2	; 0x02
    243a:	b9 81       	ldd	r27, Y+1	; 0x01
    243c:	ce 0f       	add	r28, r30
    243e:	d1 1d       	adc	r29, r1
    2440:	0f b6       	in	r0, 0x3f	; 63
    2442:	f8 94       	cli
    2444:	de bf       	out	0x3e, r29	; 62
    2446:	0f be       	out	0x3f, r0	; 63
    2448:	cd bf       	out	0x3d, r28	; 61
    244a:	ed 01       	movw	r28, r26
    244c:	08 95       	ret

0000244e <sprintf>:
    244e:	ae e0       	ldi	r26, 0x0E	; 14
    2450:	b0 e0       	ldi	r27, 0x00	; 0
    2452:	ed e2       	ldi	r30, 0x2D	; 45
    2454:	f2 e1       	ldi	r31, 0x12	; 18
    2456:	0c 94 fe 11 	jmp	0x23fc	; 0x23fc <__prologue_saves__+0x1c>
    245a:	0d 89       	ldd	r16, Y+21	; 0x15
    245c:	1e 89       	ldd	r17, Y+22	; 0x16
    245e:	86 e0       	ldi	r24, 0x06	; 6
    2460:	8c 83       	std	Y+4, r24	; 0x04
    2462:	1a 83       	std	Y+2, r17	; 0x02
    2464:	09 83       	std	Y+1, r16	; 0x01
    2466:	8f ef       	ldi	r24, 0xFF	; 255
    2468:	9f e7       	ldi	r25, 0x7F	; 127
    246a:	9e 83       	std	Y+6, r25	; 0x06
    246c:	8d 83       	std	Y+5, r24	; 0x05
    246e:	9e 01       	movw	r18, r28
    2470:	27 5e       	subi	r18, 0xE7	; 231
    2472:	3f 4f       	sbci	r19, 0xFF	; 255
    2474:	ce 01       	movw	r24, r28
    2476:	01 96       	adiw	r24, 0x01	; 1
    2478:	6f 89       	ldd	r22, Y+23	; 0x17
    247a:	78 8d       	ldd	r23, Y+24	; 0x18
    247c:	a9 01       	movw	r20, r18
    247e:	0e 94 4b 12 	call	0x2496	; 0x2496 <vfprintf>
    2482:	2f 81       	ldd	r18, Y+7	; 0x07
    2484:	38 85       	ldd	r19, Y+8	; 0x08
    2486:	02 0f       	add	r16, r18
    2488:	13 1f       	adc	r17, r19
    248a:	f8 01       	movw	r30, r16
    248c:	10 82       	st	Z, r1
    248e:	2e 96       	adiw	r28, 0x0e	; 14
    2490:	e4 e0       	ldi	r30, 0x04	; 4
    2492:	0c 94 1a 12 	jmp	0x2434	; 0x2434 <__epilogue_restores__+0x1c>

00002496 <vfprintf>:
    2496:	ab e0       	ldi	r26, 0x0B	; 11
    2498:	b0 e0       	ldi	r27, 0x00	; 0
    249a:	e1 e5       	ldi	r30, 0x51	; 81
    249c:	f2 e1       	ldi	r31, 0x12	; 18
    249e:	0c 94 f0 11 	jmp	0x23e0	; 0x23e0 <__prologue_saves__>
    24a2:	3c 01       	movw	r6, r24
    24a4:	2b 01       	movw	r4, r22
    24a6:	5a 01       	movw	r10, r20
    24a8:	fc 01       	movw	r30, r24
    24aa:	17 82       	std	Z+7, r1	; 0x07
    24ac:	16 82       	std	Z+6, r1	; 0x06
    24ae:	83 81       	ldd	r24, Z+3	; 0x03
    24b0:	81 fd       	sbrc	r24, 1
    24b2:	03 c0       	rjmp	.+6      	; 0x24ba <vfprintf+0x24>
    24b4:	6f ef       	ldi	r22, 0xFF	; 255
    24b6:	7f ef       	ldi	r23, 0xFF	; 255
    24b8:	c6 c1       	rjmp	.+908    	; 0x2846 <vfprintf+0x3b0>
    24ba:	9a e0       	ldi	r25, 0x0A	; 10
    24bc:	89 2e       	mov	r8, r25
    24be:	1e 01       	movw	r2, r28
    24c0:	08 94       	sec
    24c2:	21 1c       	adc	r2, r1
    24c4:	31 1c       	adc	r3, r1
    24c6:	f3 01       	movw	r30, r6
    24c8:	23 81       	ldd	r18, Z+3	; 0x03
    24ca:	f2 01       	movw	r30, r4
    24cc:	23 fd       	sbrc	r18, 3
    24ce:	85 91       	lpm	r24, Z+
    24d0:	23 ff       	sbrs	r18, 3
    24d2:	81 91       	ld	r24, Z+
    24d4:	2f 01       	movw	r4, r30
    24d6:	88 23       	and	r24, r24
    24d8:	09 f4       	brne	.+2      	; 0x24dc <vfprintf+0x46>
    24da:	b2 c1       	rjmp	.+868    	; 0x2840 <vfprintf+0x3aa>
    24dc:	85 32       	cpi	r24, 0x25	; 37
    24de:	39 f4       	brne	.+14     	; 0x24ee <vfprintf+0x58>
    24e0:	23 fd       	sbrc	r18, 3
    24e2:	85 91       	lpm	r24, Z+
    24e4:	23 ff       	sbrs	r18, 3
    24e6:	81 91       	ld	r24, Z+
    24e8:	2f 01       	movw	r4, r30
    24ea:	85 32       	cpi	r24, 0x25	; 37
    24ec:	29 f4       	brne	.+10     	; 0x24f8 <vfprintf+0x62>
    24ee:	90 e0       	ldi	r25, 0x00	; 0
    24f0:	b3 01       	movw	r22, r6
    24f2:	0e 94 3e 14 	call	0x287c	; 0x287c <fputc>
    24f6:	e7 cf       	rjmp	.-50     	; 0x24c6 <vfprintf+0x30>
    24f8:	98 2f       	mov	r25, r24
    24fa:	ff 24       	eor	r15, r15
    24fc:	ee 24       	eor	r14, r14
    24fe:	99 24       	eor	r9, r9
    2500:	ff e1       	ldi	r31, 0x1F	; 31
    2502:	ff 15       	cp	r31, r15
    2504:	d0 f0       	brcs	.+52     	; 0x253a <vfprintf+0xa4>
    2506:	9b 32       	cpi	r25, 0x2B	; 43
    2508:	69 f0       	breq	.+26     	; 0x2524 <vfprintf+0x8e>
    250a:	9c 32       	cpi	r25, 0x2C	; 44
    250c:	28 f4       	brcc	.+10     	; 0x2518 <vfprintf+0x82>
    250e:	90 32       	cpi	r25, 0x20	; 32
    2510:	59 f0       	breq	.+22     	; 0x2528 <vfprintf+0x92>
    2512:	93 32       	cpi	r25, 0x23	; 35
    2514:	91 f4       	brne	.+36     	; 0x253a <vfprintf+0xa4>
    2516:	0e c0       	rjmp	.+28     	; 0x2534 <vfprintf+0x9e>
    2518:	9d 32       	cpi	r25, 0x2D	; 45
    251a:	49 f0       	breq	.+18     	; 0x252e <vfprintf+0x98>
    251c:	90 33       	cpi	r25, 0x30	; 48
    251e:	69 f4       	brne	.+26     	; 0x253a <vfprintf+0xa4>
    2520:	41 e0       	ldi	r20, 0x01	; 1
    2522:	24 c0       	rjmp	.+72     	; 0x256c <vfprintf+0xd6>
    2524:	52 e0       	ldi	r21, 0x02	; 2
    2526:	f5 2a       	or	r15, r21
    2528:	84 e0       	ldi	r24, 0x04	; 4
    252a:	f8 2a       	or	r15, r24
    252c:	28 c0       	rjmp	.+80     	; 0x257e <vfprintf+0xe8>
    252e:	98 e0       	ldi	r25, 0x08	; 8
    2530:	f9 2a       	or	r15, r25
    2532:	25 c0       	rjmp	.+74     	; 0x257e <vfprintf+0xe8>
    2534:	e0 e1       	ldi	r30, 0x10	; 16
    2536:	fe 2a       	or	r15, r30
    2538:	22 c0       	rjmp	.+68     	; 0x257e <vfprintf+0xe8>
    253a:	f7 fc       	sbrc	r15, 7
    253c:	29 c0       	rjmp	.+82     	; 0x2590 <vfprintf+0xfa>
    253e:	89 2f       	mov	r24, r25
    2540:	80 53       	subi	r24, 0x30	; 48
    2542:	8a 30       	cpi	r24, 0x0A	; 10
    2544:	70 f4       	brcc	.+28     	; 0x2562 <vfprintf+0xcc>
    2546:	f6 fe       	sbrs	r15, 6
    2548:	05 c0       	rjmp	.+10     	; 0x2554 <vfprintf+0xbe>
    254a:	98 9c       	mul	r9, r8
    254c:	90 2c       	mov	r9, r0
    254e:	11 24       	eor	r1, r1
    2550:	98 0e       	add	r9, r24
    2552:	15 c0       	rjmp	.+42     	; 0x257e <vfprintf+0xe8>
    2554:	e8 9c       	mul	r14, r8
    2556:	e0 2c       	mov	r14, r0
    2558:	11 24       	eor	r1, r1
    255a:	e8 0e       	add	r14, r24
    255c:	f0 e2       	ldi	r31, 0x20	; 32
    255e:	ff 2a       	or	r15, r31
    2560:	0e c0       	rjmp	.+28     	; 0x257e <vfprintf+0xe8>
    2562:	9e 32       	cpi	r25, 0x2E	; 46
    2564:	29 f4       	brne	.+10     	; 0x2570 <vfprintf+0xda>
    2566:	f6 fc       	sbrc	r15, 6
    2568:	6b c1       	rjmp	.+726    	; 0x2840 <vfprintf+0x3aa>
    256a:	40 e4       	ldi	r20, 0x40	; 64
    256c:	f4 2a       	or	r15, r20
    256e:	07 c0       	rjmp	.+14     	; 0x257e <vfprintf+0xe8>
    2570:	9c 36       	cpi	r25, 0x6C	; 108
    2572:	19 f4       	brne	.+6      	; 0x257a <vfprintf+0xe4>
    2574:	50 e8       	ldi	r21, 0x80	; 128
    2576:	f5 2a       	or	r15, r21
    2578:	02 c0       	rjmp	.+4      	; 0x257e <vfprintf+0xe8>
    257a:	98 36       	cpi	r25, 0x68	; 104
    257c:	49 f4       	brne	.+18     	; 0x2590 <vfprintf+0xfa>
    257e:	f2 01       	movw	r30, r4
    2580:	23 fd       	sbrc	r18, 3
    2582:	95 91       	lpm	r25, Z+
    2584:	23 ff       	sbrs	r18, 3
    2586:	91 91       	ld	r25, Z+
    2588:	2f 01       	movw	r4, r30
    258a:	99 23       	and	r25, r25
    258c:	09 f0       	breq	.+2      	; 0x2590 <vfprintf+0xfa>
    258e:	b8 cf       	rjmp	.-144    	; 0x2500 <vfprintf+0x6a>
    2590:	89 2f       	mov	r24, r25
    2592:	85 54       	subi	r24, 0x45	; 69
    2594:	83 30       	cpi	r24, 0x03	; 3
    2596:	18 f0       	brcs	.+6      	; 0x259e <vfprintf+0x108>
    2598:	80 52       	subi	r24, 0x20	; 32
    259a:	83 30       	cpi	r24, 0x03	; 3
    259c:	38 f4       	brcc	.+14     	; 0x25ac <vfprintf+0x116>
    259e:	44 e0       	ldi	r20, 0x04	; 4
    25a0:	50 e0       	ldi	r21, 0x00	; 0
    25a2:	a4 0e       	add	r10, r20
    25a4:	b5 1e       	adc	r11, r21
    25a6:	5f e3       	ldi	r21, 0x3F	; 63
    25a8:	59 83       	std	Y+1, r21	; 0x01
    25aa:	0f c0       	rjmp	.+30     	; 0x25ca <vfprintf+0x134>
    25ac:	93 36       	cpi	r25, 0x63	; 99
    25ae:	31 f0       	breq	.+12     	; 0x25bc <vfprintf+0x126>
    25b0:	93 37       	cpi	r25, 0x73	; 115
    25b2:	79 f0       	breq	.+30     	; 0x25d2 <vfprintf+0x13c>
    25b4:	93 35       	cpi	r25, 0x53	; 83
    25b6:	09 f0       	breq	.+2      	; 0x25ba <vfprintf+0x124>
    25b8:	56 c0       	rjmp	.+172    	; 0x2666 <vfprintf+0x1d0>
    25ba:	20 c0       	rjmp	.+64     	; 0x25fc <vfprintf+0x166>
    25bc:	f5 01       	movw	r30, r10
    25be:	80 81       	ld	r24, Z
    25c0:	89 83       	std	Y+1, r24	; 0x01
    25c2:	42 e0       	ldi	r20, 0x02	; 2
    25c4:	50 e0       	ldi	r21, 0x00	; 0
    25c6:	a4 0e       	add	r10, r20
    25c8:	b5 1e       	adc	r11, r21
    25ca:	61 01       	movw	r12, r2
    25cc:	01 e0       	ldi	r16, 0x01	; 1
    25ce:	10 e0       	ldi	r17, 0x00	; 0
    25d0:	12 c0       	rjmp	.+36     	; 0x25f6 <vfprintf+0x160>
    25d2:	f5 01       	movw	r30, r10
    25d4:	c0 80       	ld	r12, Z
    25d6:	d1 80       	ldd	r13, Z+1	; 0x01
    25d8:	f6 fc       	sbrc	r15, 6
    25da:	03 c0       	rjmp	.+6      	; 0x25e2 <vfprintf+0x14c>
    25dc:	6f ef       	ldi	r22, 0xFF	; 255
    25de:	7f ef       	ldi	r23, 0xFF	; 255
    25e0:	02 c0       	rjmp	.+4      	; 0x25e6 <vfprintf+0x150>
    25e2:	69 2d       	mov	r22, r9
    25e4:	70 e0       	ldi	r23, 0x00	; 0
    25e6:	42 e0       	ldi	r20, 0x02	; 2
    25e8:	50 e0       	ldi	r21, 0x00	; 0
    25ea:	a4 0e       	add	r10, r20
    25ec:	b5 1e       	adc	r11, r21
    25ee:	c6 01       	movw	r24, r12
    25f0:	0e 94 33 14 	call	0x2866	; 0x2866 <strnlen>
    25f4:	8c 01       	movw	r16, r24
    25f6:	5f e7       	ldi	r21, 0x7F	; 127
    25f8:	f5 22       	and	r15, r21
    25fa:	14 c0       	rjmp	.+40     	; 0x2624 <vfprintf+0x18e>
    25fc:	f5 01       	movw	r30, r10
    25fe:	c0 80       	ld	r12, Z
    2600:	d1 80       	ldd	r13, Z+1	; 0x01
    2602:	f6 fc       	sbrc	r15, 6
    2604:	03 c0       	rjmp	.+6      	; 0x260c <vfprintf+0x176>
    2606:	6f ef       	ldi	r22, 0xFF	; 255
    2608:	7f ef       	ldi	r23, 0xFF	; 255
    260a:	02 c0       	rjmp	.+4      	; 0x2610 <vfprintf+0x17a>
    260c:	69 2d       	mov	r22, r9
    260e:	70 e0       	ldi	r23, 0x00	; 0
    2610:	42 e0       	ldi	r20, 0x02	; 2
    2612:	50 e0       	ldi	r21, 0x00	; 0
    2614:	a4 0e       	add	r10, r20
    2616:	b5 1e       	adc	r11, r21
    2618:	c6 01       	movw	r24, r12
    261a:	0e 94 28 14 	call	0x2850	; 0x2850 <strnlen_P>
    261e:	8c 01       	movw	r16, r24
    2620:	50 e8       	ldi	r21, 0x80	; 128
    2622:	f5 2a       	or	r15, r21
    2624:	f3 fe       	sbrs	r15, 3
    2626:	07 c0       	rjmp	.+14     	; 0x2636 <vfprintf+0x1a0>
    2628:	1a c0       	rjmp	.+52     	; 0x265e <vfprintf+0x1c8>
    262a:	80 e2       	ldi	r24, 0x20	; 32
    262c:	90 e0       	ldi	r25, 0x00	; 0
    262e:	b3 01       	movw	r22, r6
    2630:	0e 94 3e 14 	call	0x287c	; 0x287c <fputc>
    2634:	ea 94       	dec	r14
    2636:	8e 2d       	mov	r24, r14
    2638:	90 e0       	ldi	r25, 0x00	; 0
    263a:	08 17       	cp	r16, r24
    263c:	19 07       	cpc	r17, r25
    263e:	a8 f3       	brcs	.-22     	; 0x262a <vfprintf+0x194>
    2640:	0e c0       	rjmp	.+28     	; 0x265e <vfprintf+0x1c8>
    2642:	f6 01       	movw	r30, r12
    2644:	f7 fc       	sbrc	r15, 7
    2646:	85 91       	lpm	r24, Z+
    2648:	f7 fe       	sbrs	r15, 7
    264a:	81 91       	ld	r24, Z+
    264c:	6f 01       	movw	r12, r30
    264e:	90 e0       	ldi	r25, 0x00	; 0
    2650:	b3 01       	movw	r22, r6
    2652:	0e 94 3e 14 	call	0x287c	; 0x287c <fputc>
    2656:	e1 10       	cpse	r14, r1
    2658:	ea 94       	dec	r14
    265a:	01 50       	subi	r16, 0x01	; 1
    265c:	10 40       	sbci	r17, 0x00	; 0
    265e:	01 15       	cp	r16, r1
    2660:	11 05       	cpc	r17, r1
    2662:	79 f7       	brne	.-34     	; 0x2642 <vfprintf+0x1ac>
    2664:	ea c0       	rjmp	.+468    	; 0x283a <vfprintf+0x3a4>
    2666:	94 36       	cpi	r25, 0x64	; 100
    2668:	11 f0       	breq	.+4      	; 0x266e <vfprintf+0x1d8>
    266a:	99 36       	cpi	r25, 0x69	; 105
    266c:	69 f5       	brne	.+90     	; 0x26c8 <vfprintf+0x232>
    266e:	f7 fe       	sbrs	r15, 7
    2670:	08 c0       	rjmp	.+16     	; 0x2682 <vfprintf+0x1ec>
    2672:	f5 01       	movw	r30, r10
    2674:	20 81       	ld	r18, Z
    2676:	31 81       	ldd	r19, Z+1	; 0x01
    2678:	42 81       	ldd	r20, Z+2	; 0x02
    267a:	53 81       	ldd	r21, Z+3	; 0x03
    267c:	84 e0       	ldi	r24, 0x04	; 4
    267e:	90 e0       	ldi	r25, 0x00	; 0
    2680:	0a c0       	rjmp	.+20     	; 0x2696 <vfprintf+0x200>
    2682:	f5 01       	movw	r30, r10
    2684:	80 81       	ld	r24, Z
    2686:	91 81       	ldd	r25, Z+1	; 0x01
    2688:	9c 01       	movw	r18, r24
    268a:	44 27       	eor	r20, r20
    268c:	37 fd       	sbrc	r19, 7
    268e:	40 95       	com	r20
    2690:	54 2f       	mov	r21, r20
    2692:	82 e0       	ldi	r24, 0x02	; 2
    2694:	90 e0       	ldi	r25, 0x00	; 0
    2696:	a8 0e       	add	r10, r24
    2698:	b9 1e       	adc	r11, r25
    269a:	9f e6       	ldi	r25, 0x6F	; 111
    269c:	f9 22       	and	r15, r25
    269e:	57 ff       	sbrs	r21, 7
    26a0:	09 c0       	rjmp	.+18     	; 0x26b4 <vfprintf+0x21e>
    26a2:	50 95       	com	r21
    26a4:	40 95       	com	r20
    26a6:	30 95       	com	r19
    26a8:	21 95       	neg	r18
    26aa:	3f 4f       	sbci	r19, 0xFF	; 255
    26ac:	4f 4f       	sbci	r20, 0xFF	; 255
    26ae:	5f 4f       	sbci	r21, 0xFF	; 255
    26b0:	e0 e8       	ldi	r30, 0x80	; 128
    26b2:	fe 2a       	or	r15, r30
    26b4:	ca 01       	movw	r24, r20
    26b6:	b9 01       	movw	r22, r18
    26b8:	a1 01       	movw	r20, r2
    26ba:	2a e0       	ldi	r18, 0x0A	; 10
    26bc:	30 e0       	ldi	r19, 0x00	; 0
    26be:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <__ultoa_invert>
    26c2:	d8 2e       	mov	r13, r24
    26c4:	d2 18       	sub	r13, r2
    26c6:	40 c0       	rjmp	.+128    	; 0x2748 <vfprintf+0x2b2>
    26c8:	95 37       	cpi	r25, 0x75	; 117
    26ca:	29 f4       	brne	.+10     	; 0x26d6 <vfprintf+0x240>
    26cc:	1f 2d       	mov	r17, r15
    26ce:	1f 7e       	andi	r17, 0xEF	; 239
    26d0:	2a e0       	ldi	r18, 0x0A	; 10
    26d2:	30 e0       	ldi	r19, 0x00	; 0
    26d4:	1d c0       	rjmp	.+58     	; 0x2710 <vfprintf+0x27a>
    26d6:	1f 2d       	mov	r17, r15
    26d8:	19 7f       	andi	r17, 0xF9	; 249
    26da:	9f 36       	cpi	r25, 0x6F	; 111
    26dc:	61 f0       	breq	.+24     	; 0x26f6 <vfprintf+0x260>
    26de:	90 37       	cpi	r25, 0x70	; 112
    26e0:	20 f4       	brcc	.+8      	; 0x26ea <vfprintf+0x254>
    26e2:	98 35       	cpi	r25, 0x58	; 88
    26e4:	09 f0       	breq	.+2      	; 0x26e8 <vfprintf+0x252>
    26e6:	ac c0       	rjmp	.+344    	; 0x2840 <vfprintf+0x3aa>
    26e8:	0f c0       	rjmp	.+30     	; 0x2708 <vfprintf+0x272>
    26ea:	90 37       	cpi	r25, 0x70	; 112
    26ec:	39 f0       	breq	.+14     	; 0x26fc <vfprintf+0x266>
    26ee:	98 37       	cpi	r25, 0x78	; 120
    26f0:	09 f0       	breq	.+2      	; 0x26f4 <vfprintf+0x25e>
    26f2:	a6 c0       	rjmp	.+332    	; 0x2840 <vfprintf+0x3aa>
    26f4:	04 c0       	rjmp	.+8      	; 0x26fe <vfprintf+0x268>
    26f6:	28 e0       	ldi	r18, 0x08	; 8
    26f8:	30 e0       	ldi	r19, 0x00	; 0
    26fa:	0a c0       	rjmp	.+20     	; 0x2710 <vfprintf+0x27a>
    26fc:	10 61       	ori	r17, 0x10	; 16
    26fe:	14 fd       	sbrc	r17, 4
    2700:	14 60       	ori	r17, 0x04	; 4
    2702:	20 e1       	ldi	r18, 0x10	; 16
    2704:	30 e0       	ldi	r19, 0x00	; 0
    2706:	04 c0       	rjmp	.+8      	; 0x2710 <vfprintf+0x27a>
    2708:	14 fd       	sbrc	r17, 4
    270a:	16 60       	ori	r17, 0x06	; 6
    270c:	20 e1       	ldi	r18, 0x10	; 16
    270e:	32 e0       	ldi	r19, 0x02	; 2
    2710:	17 ff       	sbrs	r17, 7
    2712:	08 c0       	rjmp	.+16     	; 0x2724 <vfprintf+0x28e>
    2714:	f5 01       	movw	r30, r10
    2716:	60 81       	ld	r22, Z
    2718:	71 81       	ldd	r23, Z+1	; 0x01
    271a:	82 81       	ldd	r24, Z+2	; 0x02
    271c:	93 81       	ldd	r25, Z+3	; 0x03
    271e:	44 e0       	ldi	r20, 0x04	; 4
    2720:	50 e0       	ldi	r21, 0x00	; 0
    2722:	08 c0       	rjmp	.+16     	; 0x2734 <vfprintf+0x29e>
    2724:	f5 01       	movw	r30, r10
    2726:	80 81       	ld	r24, Z
    2728:	91 81       	ldd	r25, Z+1	; 0x01
    272a:	bc 01       	movw	r22, r24
    272c:	80 e0       	ldi	r24, 0x00	; 0
    272e:	90 e0       	ldi	r25, 0x00	; 0
    2730:	42 e0       	ldi	r20, 0x02	; 2
    2732:	50 e0       	ldi	r21, 0x00	; 0
    2734:	a4 0e       	add	r10, r20
    2736:	b5 1e       	adc	r11, r21
    2738:	a1 01       	movw	r20, r2
    273a:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <__ultoa_invert>
    273e:	d8 2e       	mov	r13, r24
    2740:	d2 18       	sub	r13, r2
    2742:	8f e7       	ldi	r24, 0x7F	; 127
    2744:	f8 2e       	mov	r15, r24
    2746:	f1 22       	and	r15, r17
    2748:	f6 fe       	sbrs	r15, 6
    274a:	0b c0       	rjmp	.+22     	; 0x2762 <vfprintf+0x2cc>
    274c:	5e ef       	ldi	r21, 0xFE	; 254
    274e:	f5 22       	and	r15, r21
    2750:	d9 14       	cp	r13, r9
    2752:	38 f4       	brcc	.+14     	; 0x2762 <vfprintf+0x2cc>
    2754:	f4 fe       	sbrs	r15, 4
    2756:	07 c0       	rjmp	.+14     	; 0x2766 <vfprintf+0x2d0>
    2758:	f2 fc       	sbrc	r15, 2
    275a:	05 c0       	rjmp	.+10     	; 0x2766 <vfprintf+0x2d0>
    275c:	8f ee       	ldi	r24, 0xEF	; 239
    275e:	f8 22       	and	r15, r24
    2760:	02 c0       	rjmp	.+4      	; 0x2766 <vfprintf+0x2d0>
    2762:	1d 2d       	mov	r17, r13
    2764:	01 c0       	rjmp	.+2      	; 0x2768 <vfprintf+0x2d2>
    2766:	19 2d       	mov	r17, r9
    2768:	f4 fe       	sbrs	r15, 4
    276a:	0d c0       	rjmp	.+26     	; 0x2786 <vfprintf+0x2f0>
    276c:	fe 01       	movw	r30, r28
    276e:	ed 0d       	add	r30, r13
    2770:	f1 1d       	adc	r31, r1
    2772:	80 81       	ld	r24, Z
    2774:	80 33       	cpi	r24, 0x30	; 48
    2776:	19 f4       	brne	.+6      	; 0x277e <vfprintf+0x2e8>
    2778:	99 ee       	ldi	r25, 0xE9	; 233
    277a:	f9 22       	and	r15, r25
    277c:	08 c0       	rjmp	.+16     	; 0x278e <vfprintf+0x2f8>
    277e:	1f 5f       	subi	r17, 0xFF	; 255
    2780:	f2 fe       	sbrs	r15, 2
    2782:	05 c0       	rjmp	.+10     	; 0x278e <vfprintf+0x2f8>
    2784:	03 c0       	rjmp	.+6      	; 0x278c <vfprintf+0x2f6>
    2786:	8f 2d       	mov	r24, r15
    2788:	86 78       	andi	r24, 0x86	; 134
    278a:	09 f0       	breq	.+2      	; 0x278e <vfprintf+0x2f8>
    278c:	1f 5f       	subi	r17, 0xFF	; 255
    278e:	0f 2d       	mov	r16, r15
    2790:	f3 fc       	sbrc	r15, 3
    2792:	14 c0       	rjmp	.+40     	; 0x27bc <vfprintf+0x326>
    2794:	f0 fe       	sbrs	r15, 0
    2796:	0f c0       	rjmp	.+30     	; 0x27b6 <vfprintf+0x320>
    2798:	1e 15       	cp	r17, r14
    279a:	10 f0       	brcs	.+4      	; 0x27a0 <vfprintf+0x30a>
    279c:	9d 2c       	mov	r9, r13
    279e:	0b c0       	rjmp	.+22     	; 0x27b6 <vfprintf+0x320>
    27a0:	9d 2c       	mov	r9, r13
    27a2:	9e 0c       	add	r9, r14
    27a4:	91 1a       	sub	r9, r17
    27a6:	1e 2d       	mov	r17, r14
    27a8:	06 c0       	rjmp	.+12     	; 0x27b6 <vfprintf+0x320>
    27aa:	80 e2       	ldi	r24, 0x20	; 32
    27ac:	90 e0       	ldi	r25, 0x00	; 0
    27ae:	b3 01       	movw	r22, r6
    27b0:	0e 94 3e 14 	call	0x287c	; 0x287c <fputc>
    27b4:	1f 5f       	subi	r17, 0xFF	; 255
    27b6:	1e 15       	cp	r17, r14
    27b8:	c0 f3       	brcs	.-16     	; 0x27aa <vfprintf+0x314>
    27ba:	04 c0       	rjmp	.+8      	; 0x27c4 <vfprintf+0x32e>
    27bc:	1e 15       	cp	r17, r14
    27be:	10 f4       	brcc	.+4      	; 0x27c4 <vfprintf+0x32e>
    27c0:	e1 1a       	sub	r14, r17
    27c2:	01 c0       	rjmp	.+2      	; 0x27c6 <vfprintf+0x330>
    27c4:	ee 24       	eor	r14, r14
    27c6:	04 ff       	sbrs	r16, 4
    27c8:	0f c0       	rjmp	.+30     	; 0x27e8 <vfprintf+0x352>
    27ca:	80 e3       	ldi	r24, 0x30	; 48
    27cc:	90 e0       	ldi	r25, 0x00	; 0
    27ce:	b3 01       	movw	r22, r6
    27d0:	0e 94 3e 14 	call	0x287c	; 0x287c <fputc>
    27d4:	02 ff       	sbrs	r16, 2
    27d6:	1d c0       	rjmp	.+58     	; 0x2812 <vfprintf+0x37c>
    27d8:	01 fd       	sbrc	r16, 1
    27da:	03 c0       	rjmp	.+6      	; 0x27e2 <vfprintf+0x34c>
    27dc:	88 e7       	ldi	r24, 0x78	; 120
    27de:	90 e0       	ldi	r25, 0x00	; 0
    27e0:	0e c0       	rjmp	.+28     	; 0x27fe <vfprintf+0x368>
    27e2:	88 e5       	ldi	r24, 0x58	; 88
    27e4:	90 e0       	ldi	r25, 0x00	; 0
    27e6:	0b c0       	rjmp	.+22     	; 0x27fe <vfprintf+0x368>
    27e8:	80 2f       	mov	r24, r16
    27ea:	86 78       	andi	r24, 0x86	; 134
    27ec:	91 f0       	breq	.+36     	; 0x2812 <vfprintf+0x37c>
    27ee:	01 ff       	sbrs	r16, 1
    27f0:	02 c0       	rjmp	.+4      	; 0x27f6 <vfprintf+0x360>
    27f2:	8b e2       	ldi	r24, 0x2B	; 43
    27f4:	01 c0       	rjmp	.+2      	; 0x27f8 <vfprintf+0x362>
    27f6:	80 e2       	ldi	r24, 0x20	; 32
    27f8:	f7 fc       	sbrc	r15, 7
    27fa:	8d e2       	ldi	r24, 0x2D	; 45
    27fc:	90 e0       	ldi	r25, 0x00	; 0
    27fe:	b3 01       	movw	r22, r6
    2800:	0e 94 3e 14 	call	0x287c	; 0x287c <fputc>
    2804:	06 c0       	rjmp	.+12     	; 0x2812 <vfprintf+0x37c>
    2806:	80 e3       	ldi	r24, 0x30	; 48
    2808:	90 e0       	ldi	r25, 0x00	; 0
    280a:	b3 01       	movw	r22, r6
    280c:	0e 94 3e 14 	call	0x287c	; 0x287c <fputc>
    2810:	9a 94       	dec	r9
    2812:	d9 14       	cp	r13, r9
    2814:	c0 f3       	brcs	.-16     	; 0x2806 <vfprintf+0x370>
    2816:	da 94       	dec	r13
    2818:	f1 01       	movw	r30, r2
    281a:	ed 0d       	add	r30, r13
    281c:	f1 1d       	adc	r31, r1
    281e:	80 81       	ld	r24, Z
    2820:	90 e0       	ldi	r25, 0x00	; 0
    2822:	b3 01       	movw	r22, r6
    2824:	0e 94 3e 14 	call	0x287c	; 0x287c <fputc>
    2828:	dd 20       	and	r13, r13
    282a:	a9 f7       	brne	.-22     	; 0x2816 <vfprintf+0x380>
    282c:	06 c0       	rjmp	.+12     	; 0x283a <vfprintf+0x3a4>
    282e:	80 e2       	ldi	r24, 0x20	; 32
    2830:	90 e0       	ldi	r25, 0x00	; 0
    2832:	b3 01       	movw	r22, r6
    2834:	0e 94 3e 14 	call	0x287c	; 0x287c <fputc>
    2838:	ea 94       	dec	r14
    283a:	ee 20       	and	r14, r14
    283c:	c1 f7       	brne	.-16     	; 0x282e <vfprintf+0x398>
    283e:	43 ce       	rjmp	.-890    	; 0x24c6 <vfprintf+0x30>
    2840:	f3 01       	movw	r30, r6
    2842:	66 81       	ldd	r22, Z+6	; 0x06
    2844:	77 81       	ldd	r23, Z+7	; 0x07
    2846:	cb 01       	movw	r24, r22
    2848:	2b 96       	adiw	r28, 0x0b	; 11
    284a:	e2 e1       	ldi	r30, 0x12	; 18
    284c:	0c 94 0c 12 	jmp	0x2418	; 0x2418 <__epilogue_restores__>

00002850 <strnlen_P>:
    2850:	fc 01       	movw	r30, r24
    2852:	05 90       	lpm	r0, Z+
    2854:	61 50       	subi	r22, 0x01	; 1
    2856:	70 40       	sbci	r23, 0x00	; 0
    2858:	01 10       	cpse	r0, r1
    285a:	d8 f7       	brcc	.-10     	; 0x2852 <strnlen_P+0x2>
    285c:	80 95       	com	r24
    285e:	90 95       	com	r25
    2860:	8e 0f       	add	r24, r30
    2862:	9f 1f       	adc	r25, r31
    2864:	08 95       	ret

00002866 <strnlen>:
    2866:	fc 01       	movw	r30, r24
    2868:	61 50       	subi	r22, 0x01	; 1
    286a:	70 40       	sbci	r23, 0x00	; 0
    286c:	01 90       	ld	r0, Z+
    286e:	01 10       	cpse	r0, r1
    2870:	d8 f7       	brcc	.-10     	; 0x2868 <strnlen+0x2>
    2872:	80 95       	com	r24
    2874:	90 95       	com	r25
    2876:	8e 0f       	add	r24, r30
    2878:	9f 1f       	adc	r25, r31
    287a:	08 95       	ret

0000287c <fputc>:
    287c:	0f 93       	push	r16
    287e:	1f 93       	push	r17
    2880:	cf 93       	push	r28
    2882:	df 93       	push	r29
    2884:	8c 01       	movw	r16, r24
    2886:	eb 01       	movw	r28, r22
    2888:	8b 81       	ldd	r24, Y+3	; 0x03
    288a:	81 ff       	sbrs	r24, 1
    288c:	1b c0       	rjmp	.+54     	; 0x28c4 <fputc+0x48>
    288e:	82 ff       	sbrs	r24, 2
    2890:	0d c0       	rjmp	.+26     	; 0x28ac <fputc+0x30>
    2892:	2e 81       	ldd	r18, Y+6	; 0x06
    2894:	3f 81       	ldd	r19, Y+7	; 0x07
    2896:	8c 81       	ldd	r24, Y+4	; 0x04
    2898:	9d 81       	ldd	r25, Y+5	; 0x05
    289a:	28 17       	cp	r18, r24
    289c:	39 07       	cpc	r19, r25
    289e:	64 f4       	brge	.+24     	; 0x28b8 <fputc+0x3c>
    28a0:	e8 81       	ld	r30, Y
    28a2:	f9 81       	ldd	r31, Y+1	; 0x01
    28a4:	01 93       	st	Z+, r16
    28a6:	f9 83       	std	Y+1, r31	; 0x01
    28a8:	e8 83       	st	Y, r30
    28aa:	06 c0       	rjmp	.+12     	; 0x28b8 <fputc+0x3c>
    28ac:	e8 85       	ldd	r30, Y+8	; 0x08
    28ae:	f9 85       	ldd	r31, Y+9	; 0x09
    28b0:	80 2f       	mov	r24, r16
    28b2:	09 95       	icall
    28b4:	89 2b       	or	r24, r25
    28b6:	31 f4       	brne	.+12     	; 0x28c4 <fputc+0x48>
    28b8:	8e 81       	ldd	r24, Y+6	; 0x06
    28ba:	9f 81       	ldd	r25, Y+7	; 0x07
    28bc:	01 96       	adiw	r24, 0x01	; 1
    28be:	9f 83       	std	Y+7, r25	; 0x07
    28c0:	8e 83       	std	Y+6, r24	; 0x06
    28c2:	02 c0       	rjmp	.+4      	; 0x28c8 <fputc+0x4c>
    28c4:	0f ef       	ldi	r16, 0xFF	; 255
    28c6:	1f ef       	ldi	r17, 0xFF	; 255
    28c8:	c8 01       	movw	r24, r16
    28ca:	df 91       	pop	r29
    28cc:	cf 91       	pop	r28
    28ce:	1f 91       	pop	r17
    28d0:	0f 91       	pop	r16
    28d2:	08 95       	ret

000028d4 <__ultoa_invert>:
    28d4:	fa 01       	movw	r30, r20
    28d6:	aa 27       	eor	r26, r26
    28d8:	28 30       	cpi	r18, 0x08	; 8
    28da:	51 f1       	breq	.+84     	; 0x2930 <__ultoa_invert+0x5c>
    28dc:	20 31       	cpi	r18, 0x10	; 16
    28de:	81 f1       	breq	.+96     	; 0x2940 <__ultoa_invert+0x6c>
    28e0:	e8 94       	clt
    28e2:	6f 93       	push	r22
    28e4:	6e 7f       	andi	r22, 0xFE	; 254
    28e6:	6e 5f       	subi	r22, 0xFE	; 254
    28e8:	7f 4f       	sbci	r23, 0xFF	; 255
    28ea:	8f 4f       	sbci	r24, 0xFF	; 255
    28ec:	9f 4f       	sbci	r25, 0xFF	; 255
    28ee:	af 4f       	sbci	r26, 0xFF	; 255
    28f0:	b1 e0       	ldi	r27, 0x01	; 1
    28f2:	3e d0       	rcall	.+124    	; 0x2970 <__ultoa_invert+0x9c>
    28f4:	b4 e0       	ldi	r27, 0x04	; 4
    28f6:	3c d0       	rcall	.+120    	; 0x2970 <__ultoa_invert+0x9c>
    28f8:	67 0f       	add	r22, r23
    28fa:	78 1f       	adc	r23, r24
    28fc:	89 1f       	adc	r24, r25
    28fe:	9a 1f       	adc	r25, r26
    2900:	a1 1d       	adc	r26, r1
    2902:	68 0f       	add	r22, r24
    2904:	79 1f       	adc	r23, r25
    2906:	8a 1f       	adc	r24, r26
    2908:	91 1d       	adc	r25, r1
    290a:	a1 1d       	adc	r26, r1
    290c:	6a 0f       	add	r22, r26
    290e:	71 1d       	adc	r23, r1
    2910:	81 1d       	adc	r24, r1
    2912:	91 1d       	adc	r25, r1
    2914:	a1 1d       	adc	r26, r1
    2916:	20 d0       	rcall	.+64     	; 0x2958 <__ultoa_invert+0x84>
    2918:	09 f4       	brne	.+2      	; 0x291c <__ultoa_invert+0x48>
    291a:	68 94       	set
    291c:	3f 91       	pop	r19
    291e:	2a e0       	ldi	r18, 0x0A	; 10
    2920:	26 9f       	mul	r18, r22
    2922:	11 24       	eor	r1, r1
    2924:	30 19       	sub	r19, r0
    2926:	30 5d       	subi	r19, 0xD0	; 208
    2928:	31 93       	st	Z+, r19
    292a:	de f6       	brtc	.-74     	; 0x28e2 <__ultoa_invert+0xe>
    292c:	cf 01       	movw	r24, r30
    292e:	08 95       	ret
    2930:	46 2f       	mov	r20, r22
    2932:	47 70       	andi	r20, 0x07	; 7
    2934:	40 5d       	subi	r20, 0xD0	; 208
    2936:	41 93       	st	Z+, r20
    2938:	b3 e0       	ldi	r27, 0x03	; 3
    293a:	0f d0       	rcall	.+30     	; 0x295a <__ultoa_invert+0x86>
    293c:	c9 f7       	brne	.-14     	; 0x2930 <__ultoa_invert+0x5c>
    293e:	f6 cf       	rjmp	.-20     	; 0x292c <__ultoa_invert+0x58>
    2940:	46 2f       	mov	r20, r22
    2942:	4f 70       	andi	r20, 0x0F	; 15
    2944:	40 5d       	subi	r20, 0xD0	; 208
    2946:	4a 33       	cpi	r20, 0x3A	; 58
    2948:	18 f0       	brcs	.+6      	; 0x2950 <__ultoa_invert+0x7c>
    294a:	49 5d       	subi	r20, 0xD9	; 217
    294c:	31 fd       	sbrc	r19, 1
    294e:	40 52       	subi	r20, 0x20	; 32
    2950:	41 93       	st	Z+, r20
    2952:	02 d0       	rcall	.+4      	; 0x2958 <__ultoa_invert+0x84>
    2954:	a9 f7       	brne	.-22     	; 0x2940 <__ultoa_invert+0x6c>
    2956:	ea cf       	rjmp	.-44     	; 0x292c <__ultoa_invert+0x58>
    2958:	b4 e0       	ldi	r27, 0x04	; 4
    295a:	a6 95       	lsr	r26
    295c:	97 95       	ror	r25
    295e:	87 95       	ror	r24
    2960:	77 95       	ror	r23
    2962:	67 95       	ror	r22
    2964:	ba 95       	dec	r27
    2966:	c9 f7       	brne	.-14     	; 0x295a <__ultoa_invert+0x86>
    2968:	00 97       	sbiw	r24, 0x00	; 0
    296a:	61 05       	cpc	r22, r1
    296c:	71 05       	cpc	r23, r1
    296e:	08 95       	ret
    2970:	9b 01       	movw	r18, r22
    2972:	ac 01       	movw	r20, r24
    2974:	0a 2e       	mov	r0, r26
    2976:	06 94       	lsr	r0
    2978:	57 95       	ror	r21
    297a:	47 95       	ror	r20
    297c:	37 95       	ror	r19
    297e:	27 95       	ror	r18
    2980:	ba 95       	dec	r27
    2982:	c9 f7       	brne	.-14     	; 0x2976 <__ultoa_invert+0xa2>
    2984:	62 0f       	add	r22, r18
    2986:	73 1f       	adc	r23, r19
    2988:	84 1f       	adc	r24, r20
    298a:	95 1f       	adc	r25, r21
    298c:	a0 1d       	adc	r26, r0
    298e:	08 95       	ret

00002990 <_exit>:
    2990:	f8 94       	cli

00002992 <__stop_program>:
    2992:	ff cf       	rjmp	.-2      	; 0x2992 <__stop_program>
