library IEEE;
use ieee.std_logic_1164.all;
entity flags is
port(
clk : in std_logic;
CSet:in std_logic;
CReset:in std_logic;
ZSet:in std_logic;
ZReset:in std_logic;
SRload:in std_logic;
Zout : in std_logic;
Cout : in std_logic;
Zin : out std_logic;
Cin : out std_logic);
end entity flags;
architecture flag_A of flags is
begin
      	process
	begin
	wait until (clk'event and clk='1');
	if CSet = '1' then
		Cin <= '1';
	elsif CReset = '1' then
		Cin <= '0';
	elsif ZSet = '1' then
		Zin <= '1';
	elsif ZReset = '1'
		Zin <= '0';
	elsif SRload = '1'
		Cin <= Cout;
		Zin <= Zout;
	end if;
	end process;
end architecture flag_A;