[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.NoDedupAnnotation",
    "target":"~TopTester|Sink_5"
  },
  {
    "class":"firrtl.transforms.NoDedupAnnotation",
    "target":"~TopTester|Sink_4"
  },
  {
    "class":"firrtl.transforms.NoDedupAnnotation",
    "target":"~TopTester|Sink_3"
  },
  {
    "class":"firrtl.transforms.NoDedupAnnotation",
    "target":"~TopTester|Source_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTester|Source_2>x"
  },
  {
    "class":"firrtl.transforms.NoDedupAnnotation",
    "target":"~TopTester|Sink_2"
  },
  {
    "class":"firrtl.transforms.NoDedupAnnotation",
    "target":"~TopTester|Sink_1"
  },
  {
    "class":"firrtl.transforms.NoDedupAnnotation",
    "target":"~TopTester|Source_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTester|Source_1>x"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTester|Sink_5>x"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTester|Sink_4>x"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTester|Sink_3>x"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTester|Sink_2>x"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTester|Sink_1>x"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTester|Sink>x"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopTester|Source>x"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/Users/caizhongxuan/Chisel/1_code/chisel3/test_run_dir/TopTester/202203291516182879713920896760742"
  }
]