

================================================================
== Vitis HLS Report for 'kernel_2mm'
================================================================
* Date:           Thu Apr 27 10:40:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.408 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1030|     1030|  5.150 us|  5.150 us|  1031|  1031|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50  |kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2  |      516|      516|  2.580 us|  2.580 us|  516|  516|       no|
        |grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62  |kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5  |      511|      511|  2.555 us|  2.555 us|  511|  511|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   60|    7372|    1810|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     494|    -|
|Register         |        -|    -|       6|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   60|    7378|    2304|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   10|       3|       2|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50  |kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2  |        0|  27|  3561|  862|    0|
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62  |kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5  |        0|   0|  1446|  937|    0|
    |mul_32s_32s_32_5_1_U41                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U42                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U43                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U44                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U45                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U46                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U47                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U48                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U49                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U50                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U51                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                          |                                                     |        0|  60|  7372| 1810|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  21|          5|    1|          5|
    |grp_fu_100_ce  |  13|          3|    1|          3|
    |grp_fu_100_p0  |  13|          3|   32|         96|
    |grp_fu_100_p1  |  13|          3|   32|         96|
    |grp_fu_104_ce  |  13|          3|    1|          3|
    |grp_fu_104_p0  |  13|          3|   32|         96|
    |grp_fu_104_p1  |  13|          3|   32|         96|
    |grp_fu_108_ce  |  13|          3|    1|          3|
    |grp_fu_108_p0  |  13|          3|   32|         96|
    |grp_fu_108_p1  |  13|          3|   32|         96|
    |grp_fu_112_ce  |  13|          3|    1|          3|
    |grp_fu_112_p0  |  13|          3|   32|         96|
    |grp_fu_112_p1  |  13|          3|   32|         96|
    |grp_fu_116_ce  |  13|          3|    1|          3|
    |grp_fu_116_p0  |  13|          3|   32|         96|
    |grp_fu_116_p1  |  13|          3|   32|         96|
    |grp_fu_120_ce  |  13|          3|    1|          3|
    |grp_fu_120_p0  |  13|          3|   32|         96|
    |grp_fu_120_p1  |  13|          3|   32|         96|
    |grp_fu_124_ce  |  13|          3|    1|          3|
    |grp_fu_124_p0  |  13|          3|   32|         96|
    |grp_fu_124_p1  |  13|          3|   32|         96|
    |grp_fu_84_ce   |  13|          3|    1|          3|
    |grp_fu_84_p0   |  13|          3|   32|         96|
    |grp_fu_84_p1   |  13|          3|   32|         96|
    |grp_fu_88_ce   |  13|          3|    1|          3|
    |grp_fu_88_p0   |  13|          3|   32|         96|
    |grp_fu_88_p1   |  13|          3|   32|         96|
    |grp_fu_92_ce   |  13|          3|    1|          3|
    |grp_fu_92_p0   |  13|          3|   32|         96|
    |grp_fu_92_p1   |  13|          3|   32|         96|
    |grp_fu_96_ce   |  13|          3|    1|          3|
    |grp_fu_96_p0   |  13|          3|   32|         96|
    |grp_fu_96_p1   |  13|          3|   32|         96|
    |tmp_address0   |  13|          3|    7|         21|
    |tmp_ce0        |  13|          3|    1|          3|
    |tmp_ce1        |   9|          2|    1|          2|
    |tmp_we0        |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 494|        114|  726|       2178|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                   |  4|   0|    4|          0|
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       |  6|   0|    6|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|alpha         |   in|   32|     ap_none|         alpha|        scalar|
|beta          |   in|   32|     ap_none|          beta|        scalar|
|tmp_address0  |  out|    7|   ap_memory|           tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_we0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_d0        |  out|   32|   ap_memory|           tmp|         array|
|tmp_q0        |   in|   32|   ap_memory|           tmp|         array|
|tmp_address1  |  out|    7|   ap_memory|           tmp|         array|
|tmp_ce1       |  out|    1|   ap_memory|           tmp|         array|
|tmp_q1        |   in|   32|   ap_memory|           tmp|         array|
|A_address0    |  out|    7|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|A_address1    |  out|    7|   ap_memory|             A|         array|
|A_ce1         |  out|    1|   ap_memory|             A|         array|
|A_q1          |   in|   32|   ap_memory|             A|         array|
|B_address0    |  out|    7|   ap_memory|             B|         array|
|B_ce0         |  out|    1|   ap_memory|             B|         array|
|B_q0          |   in|   32|   ap_memory|             B|         array|
|B_address1    |  out|    7|   ap_memory|             B|         array|
|B_ce1         |  out|    1|   ap_memory|             B|         array|
|B_q1          |   in|   32|   ap_memory|             B|         array|
|C_address0    |  out|    7|   ap_memory|             C|         array|
|C_ce0         |  out|    1|   ap_memory|             C|         array|
|C_q0          |   in|   32|   ap_memory|             C|         array|
|C_address1    |  out|    7|   ap_memory|             C|         array|
|C_ce1         |  out|    1|   ap_memory|             C|         array|
|C_q1          |   in|   32|   ap_memory|             C|         array|
|D_address0    |  out|    7|   ap_memory|             D|         array|
|D_ce0         |  out|    1|   ap_memory|             D|         array|
|D_we0         |  out|    1|   ap_memory|             D|         array|
|D_d0          |  out|   32|   ap_memory|             D|         array|
|D_q0          |   in|   32|   ap_memory|             D|         array|
+--------------+-----+-----+------------+--------------+--------------+

