#include <gdt.h>
#include <stdint.h>
#include <debug.h>

#pragma pack(push,1)
struct gdtr {
    uint16_t limit;
    uint64_t base;
};

struct tss64 {
    uint32_t reserved0;
    uint64_t rsp0;
    uint64_t rsp1;
    uint64_t rsp2;
    uint64_t reserved1;
    uint64_t ist1;
    uint64_t ist2;
    uint64_t ist3;
    uint64_t ist4;
    uint64_t ist5;
    uint64_t ist6;
    uint64_t ist7;
    uint64_t reserved2;
    uint16_t reserved3;
    uint16_t io_map_base;
};
#pragma pack(pop)

// GDT: build as raw bytes to place 16-byte TSS descriptor correctly
static uint8_t gdt[8 * 16] = {0}; // enough for 8 entries
static gdtr gdt_desc;
static tss64 tss;

uint16_t KERNEL_CS = 0x08;
uint16_t KERNEL_DS = 0x10;
uint16_t USER_CS   = 0x1B; // index 3, RPL=3
uint16_t USER_DS   = 0x23; // index 4, RPL=3

static void set_seg_desc(int idx, uint32_t base, uint32_t limit, uint8_t access, uint8_t flags) {
    uint8_t* d = &gdt[idx * 8];
    // limit 15:0
    d[0] = limit & 0xFF;
    d[1] = (limit >> 8) & 0xFF;
    // base 15:0
    d[2] = base & 0xFF;
    d[3] = (base >> 8) & 0xFF;
    // base 23:16
    d[4] = (base >> 16) & 0xFF;
    // access
    d[5] = access;
    // flags and limit 19:16
    d[6] = ((flags & 0xF0)) | ((limit >> 16) & 0x0F);
    // base 31:24
    d[7] = (base >> 24) & 0xFF;
}

static void set_tss_desc(int idx, uint64_t base, uint32_t limit) {
    // TSS descriptor occupies 16 bytes at idx and idx+1
    uint8_t* d = &gdt[idx * 8];
    // lower 8 bytes
    d[0] = limit & 0xFF;               // limit 0:7
    d[1] = (limit >> 8) & 0xFF;        // limit 8:15
    d[2] = base & 0xFF;                // base 0:7
    d[3] = (base >> 8) & 0xFF;         // base 8:15
    d[4] = (base >> 16) & 0xFF;        // base 16:23
    d[5] = 0x89;                       // type=0x9, present=1, DPL=0 (64-bit TSS available)
    d[6] = ((limit >> 16) & 0x0F);     // limit 16:19, flags=0
    d[7] = (base >> 24) & 0xFF;        // base 24:31
    // upper 8 bytes
    d[8]  = (base >> 32) & 0xFF;       // base 32:39
    d[9]  = (base >> 40) & 0xFF;       // base 40:47
    d[10] = (base >> 48) & 0xFF;       // base 48:55
    d[11] = (base >> 56) & 0xFF;       // base 56:63
    d[12] = 0;
    d[13] = 0;
    d[14] = 0;
    d[15] = 0;
}

extern "C" void lgdt_load(void* gdtr_ptr);
extern "C" void ltr_load(uint16_t sel);
extern "C" void enter_user_mode_asm(uint64_t entry, uint64_t user_stack, uint16_t user_ds, uint16_t user_cs);

void gdt_init() {
    PrintfQEMU("[gdt] gdt_init: starting...\n");
    // null descriptor
    set_seg_desc(0, 0, 0, 0, 0);
    // kernel code (long mode): access=0x9A (present|ring0|code|read), flags L=1 (0x20), G can be 0
    set_seg_desc(1, 0, 0, 0x9A, 0x20);
    // kernel data: access=0x92 (present|ring0|data|write), flags=0
    set_seg_desc(2, 0, 0, 0x92, 0x00);
    // user code: access=0xFA (present|ring3|code|read), flags L=1
    set_seg_desc(3, 0, 0, 0xFA, 0x20);
    // user data: access=0xF2 (present|ring3|data|write)
    set_seg_desc(4, 0, 0, 0xF2, 0x00);

    PrintfQEMU("[gdt] gdt_init: descriptors set\n");
    // init TSS
    for (int i = 0; i < (int)sizeof(tss)/8; ++i) ((uint64_t*)&tss)[i] = 0;
    tss.io_map_base = sizeof(tss);

    // TSS descriptor at entries 5 and 6
    uint64_t tss_base = (uint64_t)&tss;
    uint32_t tss_limit = sizeof(tss) - 1;
    set_tss_desc(5, tss_base, tss_limit);

    gdt_desc.limit = sizeof(gdt) - 1;
    gdt_desc.base = (uint64_t)&gdt[0];

    PrintfQEMU("[gdt] gdt_init: loading GDT...\n");
    lgdt_load(&gdt_desc);
    // Load TR with TSS selector (index 5 -> selector 0x28)
    ltr_load(0x28);

    PrintfQEMU("[gdt] gdt_init: enabling FSGSBASE...\n");
    // Enable CR4.FSGSBASE so usermode can use RD/WRFSBASE/RD/WRGSBASE without #GP(0)
    // Many modern libcs rely on this when CPUID advertises FSGSBASE support.
    
    // Check if FSGSBASE is supported via CPUID
    uint32_t eax, ebx, ecx, edx;
    asm volatile("cpuid" : "=a"(eax), "=b"(ebx), "=c"(ecx), "=d"(edx) : "a"(7), "c"(0));
    bool fsgsbase_supported = (ebx & (1 << 0)) != 0;
    PrintfQEMU("[gdt] FSGSBASE supported: %s\n", fsgsbase_supported ? "yes" : "no");
    
    if (fsgsbase_supported) {
        uint64_t cr4;
        asm volatile("mov %%cr4, %0" : "=r"(cr4));
        cr4 |= (1ULL << 16); // CR4.FSGSBASE
        asm volatile("mov %0, %%cr4" :: "r"(cr4) : "memory");
        PrintfQEMU("[gdt] FSGSBASE enabled\n");
    } else {
        PrintfQEMU("[gdt] FSGSBASE not supported, skipping\n");
    }
    PrintfQEMU("[gdt] gdt_init: done\n");
}

void tss_set_rsp0(uint64_t rsp0) {
    tss.rsp0 = rsp0;
    extern uint64_t syscall_kernel_rsp0;
    syscall_kernel_rsp0 = rsp0;
}

void enter_user_mode(uint64_t user_entry, uint64_t user_stack_top) {
    enter_user_mode_asm(user_entry, user_stack_top, USER_DS, USER_CS);
} 