==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 660.227 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:451:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 7.795 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.116' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.115' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet192_label8' (clefia.c:326) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet128_label7' (clefia.c:300) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaDecrypt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaEncrypt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'ClefiaKeySet256' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'ClefiaKeySet192' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaKeySet128' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet128_label7' (clefia.c:300) in function 'ClefiaKeySet128' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaDoubleSwap' (clefia.c:242).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor' (clefia.c:165).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.3' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor' (clefia.c:142).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.125' (clefia.c:114:1).
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDecrypt.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaEncrypt.1' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet256' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet192' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet128' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaKeySet128' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDoubleSwap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF0Xor.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF0Xor.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF0Xor.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF0Xor.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF1Xor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF1Xor' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF1Xor.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF1Xor.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF1Xor.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF1Xor.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF1Xor.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF1Xor.3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF0Xor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF0Xor' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF0Xor.125' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF0Xor.125' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 't' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.115' into 'ClefiaKeySet192' (clefia.c:342) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet192' (clefia.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.116' into 'ClefiaKeySet256' (clefia.c:375) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet256' (clefia.c:377) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaDoubleSwap' into 'ClefiaKeySet128' (clefia.c:314) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.755 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaKeySet256_label10' (clefia.c:364:7) in function 'ClefiaKeySet256' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaKeySet192_label9' (clefia.c:326:7) in function 'ClefiaKeySet192' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'lk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.273 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label1' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label2' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label218' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label218'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label119' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3' to 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label120' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label121' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label121'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label222' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label222'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label223' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label223'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label1' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label2' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label224' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label224'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label125' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5' to 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label126' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label127' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label127'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label228' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label228'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label229' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label229'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_29', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_31', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_33', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_6', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_20', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_23', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_29', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.68 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_43', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_45', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_47', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_15', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_17', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_19', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_37', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_51', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_54', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_60', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.838 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.125'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_36', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_38', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_40', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.125'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_22', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_24', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_26', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('fout_load_69', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('fout_load_75', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet128_label7'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 'or_ln14', clefia.c:262->clefia.c:314 on array 'lk' and 'load' operation ('lk_load_15', clefia.c:124) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:124) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_5', clefia.c:124) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_7', clefia.c:124) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_addr_10_write_ln117', clefia.c:117) of variable 'or_ln5', clefia.c:251->clefia.c:314 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_addr_2_write_ln117', clefia.c:117) of variable 'or_ln12', clefia.c:260->clefia.c:314 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'ClefiaKeySet128_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.902 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_22', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_52', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_54', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('fout_load_84', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('fout_load_90', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label222' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label223' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4Inv_label5'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to schedule 'load' operation ('fout_load_99', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to schedule 'load' operation ('fout_load_105', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'ClefiaGfn4Inv_label5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label228' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.887 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label229' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.675 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' pipeline 'ClefiaGfn8_label4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label26' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label27' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label24' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label25' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label28' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' pipeline 'ClefiaGfn8_label4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteCpy_label19' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteCpy_label19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.735 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label212' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label213' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label210' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label211' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label214' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_125' pipeline 'ClefiaF0Xor.125' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' pipeline 'ClefiaGfn4_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' pipeline 'ClefiaKeySet128_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label218' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' pipeline 'ClefiaGfn4_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.786 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label224' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label125' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' pipeline 'ClefiaGfn4Inv_label5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label126' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label127' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteCpy_label1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteXor_label2_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteXor_label26_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_ByteXor_label212_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ct_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.449 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.187 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 64 seconds. CPU system time: 5 seconds. Elapsed time: 96.992 seconds; current allocated memory: 473.250 MB.
INFO: [HLS 200-112] Total CPU user time: 65 seconds. Total CPU system time: 6 seconds. Total elapsed time: 98.445 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_unroll clefia 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 674.840 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (D:/tmp/CLEFIA_ip/solution4/directives.tcl:12:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:451:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.109 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.935 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.116' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.115' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet192_label8' (clefia.c:326) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet128_label7' (clefia.c:300) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaDecrypt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaEncrypt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'ClefiaKeySet256' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'ClefiaKeySet192' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaKeySet128' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet128_label7' (clefia.c:300) in function 'ClefiaKeySet128' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaDoubleSwap' (clefia.c:242).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor' (clefia.c:165).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.3' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor' (clefia.c:142).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.125' (clefia.c:114:1).
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDecrypt.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaEncrypt.1' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet256' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet192' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaKeySet128' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaKeySet128' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaDoubleSwap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF0Xor.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF0Xor.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF0Xor.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF0Xor.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF1Xor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF1Xor' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF1Xor.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF1Xor.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF1Xor.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF1Xor.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF1Xor.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF1Xor.3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF0Xor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF0Xor' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'ClefiaF0Xor.125' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'ClefiaF0Xor.125' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 't' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.115' into 'ClefiaKeySet192' (clefia.c:342) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet192' (clefia.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.116' into 'ClefiaKeySet256' (clefia.c:375) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet256' (clefia.c:377) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaDoubleSwap' into 'ClefiaKeySet128' (clefia.c:314) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.826 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaKeySet256_label10' (clefia.c:364:7) in function 'ClefiaKeySet256' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaKeySet192_label9' (clefia.c:326:7) in function 'ClefiaKeySet192' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'lk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.395 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label1' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label2' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label218' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label218'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label119' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ClefiaGfn4_label3' to 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label120' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label121' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label121'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label222' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label222'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label223' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label223'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label1' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label2' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label224' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label224'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label125' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ClefiaGfn4Inv_label5' to 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label126' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label127' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label127'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label228' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label228'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label229' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label229'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_29', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_31', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_33', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_6', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_20', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_23', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_29', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.535 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_43', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_45', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_47', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_15', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_17', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_19', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_37', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_51', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_54', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fout_load_60', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.68 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.125'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_36', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_38', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_40', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.125'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_22', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_24', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_26', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('fout_load_69', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('fout_load_75', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.961 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet128_label7'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 'or_ln14', clefia.c:262->clefia.c:314 on array 'lk' and 'load' operation ('lk_load_15', clefia.c:124) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:124) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_5', clefia.c:124) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_7', clefia.c:124) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_addr_10_write_ln117', clefia.c:117) of variable 'or_ln5', clefia.c:251->clefia.c:314 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_addr_2_write_ln117', clefia.c:117) of variable 'or_ln12', clefia.c:260->clefia.c:314 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'ClefiaKeySet128_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.998 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.042 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.092 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_22', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_52', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_54', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('fout_load_84', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('fout_load_90', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.274 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label222' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label223' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4Inv_label5'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to schedule 'load' operation ('fout_load_99', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to schedule 'load' operation ('fout_load_105', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'ClefiaGfn4Inv_label5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.793 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label228' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label229' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.526 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.841 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.444 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4' pipeline 'ClefiaGfn8_label4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ClefiaGfn8_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.619 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.328 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label26' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label27' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label24' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label25' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label28' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4' pipeline 'ClefiaGfn8_label4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ClefiaGfn8_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteCpy_label19' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteCpy_label19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label212' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label213' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label210' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label211' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label214' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_125' pipeline 'ClefiaF0Xor.125' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3' pipeline 'ClefiaGfn4_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7' pipeline 'ClefiaKeySet128_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ClefiaKeySet128_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.151 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label218' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3' pipeline 'ClefiaGfn4_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label224' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label125' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5' pipeline 'ClefiaGfn4Inv_label5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ClefiaGfn4Inv_label5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label126' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label127' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.889 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteCpy_label1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ClefiaGfn8_label4_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteXor_label2_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteXor_label26_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_ClefiaGfn8_label4_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_ByteXor_label212_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ct_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 7.119 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.791 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 86 seconds. CPU system time: 6 seconds. Elapsed time: 119.477 seconds; current allocated memory: 456.848 MB.
INFO: [HLS 200-112] Total CPU user time: 87 seconds. Total CPU system time: 7 seconds. Total elapsed time: 120.807 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 673.715 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 12 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 12 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet' completely with a factor of 24 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 4 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.782 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaDecrypt.1' (clefia.c:117:31).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaEncrypt.1' (clefia.c:117:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.1' (clefia.c:121:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.2' (clefia.c:121:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.3' (clefia.c:121:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:114).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.1.1' (clefia.c:121:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:121).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaDecrypt.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaEncrypt.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.3': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:114) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:114) in function 'ByteCpy.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:114) in function 'ByteCpy.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.1.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:458) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:121:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.131' (clefia.c:121:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.773 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'lk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.2' to 'ByteXor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1.1' to 'ByteXor_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.3' to 'ByteXor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.131' to 'ClefiaF0Xor_131'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_15', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_17', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_19', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn8': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.949 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_3', clefia.c:248) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_3', clefia.c:248) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_20_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_29_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_22', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_24', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_26', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.975 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.131'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF0Xor.131'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to schedule 'load' operation ('lk_load_5', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to schedule 'load' operation ('lk_load_7', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to schedule 'store' operation ('lk_addr_35_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to schedule 'store' operation ('lk_addr_44_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet128': contains subfunction 'ByteXor' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.181 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.955 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_24', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.338 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaEncrypt.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaDecrypt.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.409 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.193 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_131' pipeline 'ClefiaF0Xor.131' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.372 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.463 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_131_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_131_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteXor_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'clefia_ClefiaKeySet128_skey_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_skey_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
WARNING: [RTMG 210-274] Memory 'clefia_ClefiaKeySet_skey_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.207 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40 seconds. CPU system time: 2 seconds. Elapsed time: 54.441 seconds; current allocated memory: 463.277 MB.
INFO: [HLS 200-112] Total CPU user time: 41 seconds. Total CPU system time: 3 seconds. Total elapsed time: 55.615 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaDecrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaEncrypt 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 672.020 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 12 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 12 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet' completely with a factor of 24 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 4 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.683 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaDecrypt.1' (clefia.c:13:31).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaEncrypt.1' (clefia.c:14:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.1' (clefia.c:121:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.2' (clefia.c:121:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.3' (clefia.c:121:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:114).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.1.1' (clefia.c:121:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:121).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaDecrypt.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaEncrypt.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.3': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:114) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:114) in function 'ByteCpy.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:114) in function 'ByteCpy.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.1.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:458) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:121:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.131' (clefia.c:121:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.718 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'lk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.2' to 'ByteXor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1.1' to 'ByteXor_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.3' to 'ByteXor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.131' to 'ClefiaF0Xor_131'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_15', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_17', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_19', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn8': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_3', clefia.c:248) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_3', clefia.c:248) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_20_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_29_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_22', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_24', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_26', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.908 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.131'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF0Xor.131'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to schedule 'load' operation ('lk_load_5', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to schedule 'load' operation ('lk_load_7', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to schedule 'store' operation ('lk_addr_35_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap' (function 'ClefiaDoubleSwap'): Unable to schedule 'store' operation ('lk_addr_44_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet128': contains subfunction 'ByteXor' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.968 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.063 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.932 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_24', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.348 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaEncrypt.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaEncrypt.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaDecrypt.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaDecrypt.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.906 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_131' pipeline 'ClefiaF0Xor.131' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.413 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.968 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_131_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_131_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteXor_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'clefia_ClefiaKeySet128_skey_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_skey_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
WARNING: [RTMG 210-274] Memory 'clefia_ClefiaKeySet_skey_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.386 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.357 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40 seconds. CPU system time: 2 seconds. Elapsed time: 54.905 seconds; current allocated memory: 461.566 MB.
INFO: [HLS 200-112] Total CPU user time: 41 seconds. Total CPU system time: 3 seconds. Total elapsed time: 56.084 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaDecrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaEncrypt 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.13 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.119 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaDecrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaEncrypt 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.587 seconds; current allocated memory: 465.473 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.807 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaDecrypt 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaEncrypt 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.758 seconds; current allocated memory: 473.953 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.949 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 775.879 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 12 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 12 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet' completely with a factor of 24 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 4 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.368 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia' (clefia.c:464).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDecrypt.1' into 'clefia' (clefia.c:469).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia' (clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaGfn8' into 'clefia' (clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:338).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:356).
INFO: [XFORM 203-603] Inlining function 'ClefiaGfn8' into 'clefia' (clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:371).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:389).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia' (clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaGfn8' into 'clefia' (clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:338).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:356).
INFO: [XFORM 203-603] Inlining function 'ClefiaGfn8' into 'clefia' (clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:371).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:389).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:231).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:232).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:209->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:221->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:209->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:221->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:209->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:221->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:209->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:221->clefia.c:369).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 9.188 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.132 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' completely with a factor of 32.
WARNING: [HLS 200-932] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'fin.4' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout.3' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin.3' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout.2' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk.5' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin.1' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout.1' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk.2' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin.5' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk.3' (clefia.c:362) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk.4' (clefia.c:324) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin.2' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:362) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk.1' (clefia.c:324) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.257 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.052 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [HLS 200-871] Estimated clock period (7.705ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'clefia' consists of the following:	s_axi read operation ('key_bitlen') on port 'key_bitlen' [25]  (1 ns)
	'icmp' operation ('icmp_ln401', clefia.c:401->clefia.c:463) [34]  (2.47 ns)
	multiplexor before 'phi' operation ('b_assign_203_load') [1192]  (1.83 ns)
	blocking operation 2.41 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.768 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.697 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.049 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.323 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 49 seconds. CPU system time: 1 seconds. Elapsed time: 60.635 seconds; current allocated memory: 358.262 MB.
INFO: [HLS 200-112] Total CPU user time: 50 seconds. Total CPU system time: 2 seconds. Total elapsed time: 61.978 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.378 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:451:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.096 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia' (clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet192' into 'clefia' (clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet256' into 'clefia' (clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia' (clefia.c:464).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia' (clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet192' into 'clefia' (clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet256' into 'clefia' (clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaDecrypt.1' into 'clefia' (clefia.c:469).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:338->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:356->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:371->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:389->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:338->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:356->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:371->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:389->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:231).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:232).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 9.351 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.401 seconds; current allocated memory: 1.104 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet128_label7' (clefia.c:300) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet192_label8' (clefia.c:326) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet192_label9' (clefia.c:326) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet256_label10' (clefia.c:364) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet128_label7' (clefia.c:300) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet192_label8' (clefia.c:326) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet192_label9' (clefia.c:326) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet256_label10' (clefia.c:364) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet128_label7' (clefia.c:300) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet192_label9' (clefia.c:326) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet256_label10' (clefia.c:364) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet128_label7' (clefia.c:300) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet192_label9' (clefia.c:326) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet256_label10' (clefia.c:364) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.23' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.33' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.22' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.32' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 't.9' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 't.8' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.21' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.31' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.20' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.30' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.19' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.29' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.18' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.28' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 't.7' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 't.6' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.17' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.27' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.16' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.26' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.15' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.25' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.14' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.24' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 't.5' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.13' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.23' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.12' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.22' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.11' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.21' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.10' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.20' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 't.4' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 't.3' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.9' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.19' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.8' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.18' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.7' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.17' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.6' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.16' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 't.2' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 't.1' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.5' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.15' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.4' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.14' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.3' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.13' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.2' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.12' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 't' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.1' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.11' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...816 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.585 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fout' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.332 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.759 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn8_label417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label417' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_2_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_55', clefia.c:124 on array 'fin_2' and 'load' operation ('fin_2_load_27', clefia.c:124) on array 'fin_2'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label417' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_2_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_55', clefia.c:124 on array 'fin_2' and 'load' operation ('fin_2_load_27', clefia.c:124) on array 'fin_2'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label417' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_2_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_54', clefia.c:124 on array 'fin_2' and 'load' operation ('fin_2_load_26', clefia.c:124) on array 'fin_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label417' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fin_2_load', clefia.c:124) on array 'fin_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'fin_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label417' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_2_addr_23_write_ln117', clefia.c:117) of variable 'xor_ln124_33', clefia.c:124 on array 'fin_2' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'fin_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label417' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_2_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_52', clefia.c:124 on array 'fin_2' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'fin_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 24, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet256_label10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet256_label10'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_4_addr_write_ln117', clefia.c:117) of variable 'or_ln262_1', clefia.c:262->clefia.c:385->clefia.c:402 on array 'lk_4' and 'load' operation ('lk_4_load_14', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_4_load_1', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_4_load_4', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_4_load_6', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'store' operation ('lk_4_addr_10_write_ln117', clefia.c:117) of variable 'or_ln251_1', clefia.c:251->clefia.c:385->clefia.c:402 on array 'lk_4' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'store' operation ('lk_4_addr_2_write_ln117', clefia.c:117) of variable 'or_ln260_1', clefia.c:260->clefia.c:385->clefia.c:402 on array 'lk_4' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'ClefiaKeySet256_label10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.693 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet192_label8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet192_label8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ClefiaKeySet192_label8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_95', clefia.c:124 on array 'fin_1' and 'load' operation ('fin_1_load_27', clefia.c:124) on array 'fin_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_95', clefia.c:124 on array 'fin_1' and 'load' operation ('fin_1_load_27', clefia.c:124) on array 'fin_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_94', clefia.c:124 on array 'fin_1' and 'load' operation ('fin_1_load_26', clefia.c:124) on array 'fin_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fin_1_load', clefia.c:124) on array 'fin_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'fin_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_1_addr_23_write_ln117', clefia.c:117) of variable 'xor_ln124_72', clefia.c:124 on array 'fin_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'fin_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_1_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_92', clefia.c:124 on array 'fin_1' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'fin_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 24, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet192_label9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet192_label9'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_5_addr_write_ln117', clefia.c:117) of variable 'or_ln262_3', clefia.c:262->clefia.c:352->clefia.c:399 on array 'lk_5' and 'load' operation ('lk_5_load_14', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_5_load_1', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_5' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_5_load_4', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_5' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_5_load_6', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'store' operation ('lk_5_addr_10_write_ln117', clefia.c:117) of variable 'or_ln251_3', clefia.c:251->clefia.c:352->clefia.c:399 on array 'lk_5' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'store' operation ('lk_5_addr_2_write_ln117', clefia.c:117) of variable 'or_ln260_3', clefia.c:260->clefia.c:352->clefia.c:399 on array 'lk_5' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'ClefiaKeySet192_label9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.732 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_15', clefia.c:124 on array 'fin' and 'load' operation ('fin_load_11', clefia.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_15', clefia.c:124 on array 'fin' and 'load' operation ('fin_load_11', clefia.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_14', clefia.c:124 on array 'fin' and 'load' operation ('fin_load_10', clefia.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('con128_load', clefia.c:124) on array 'con128' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'con128'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', clefia.c:117) of variable 'xor_ln124_13', clefia.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_15', clefia.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.179 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet128_label7'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 'or_ln15', clefia.c:262->clefia.c:314->clefia.c:396 on array 'lk' and 'load' operation ('lk_load_15', clefia.c:124) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:124) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_5', clefia.c:124) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_load_7', clefia.c:124) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_addr_10_write_ln117', clefia.c:117) of variable 'or_ln2', clefia.c:251->clefia.c:314->clefia.c:396 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label7' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_addr_2_write_ln117', clefia.c:117) of variable 'or_ln13', clefia.c:260->clefia.c:314->clefia.c:396 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'ClefiaKeySet128_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn4_label325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label325' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_3_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_268', clefia.c:124 on array 'fin_3' and 'load' operation ('fin_3_load_11', clefia.c:124) on array 'fin_3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label325' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_3_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_268', clefia.c:124 on array 'fin_3' and 'load' operation ('fin_3_load_11', clefia.c:124) on array 'fin_3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label325' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_3_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_267', clefia.c:124 on array 'fin_3' and 'load' operation ('fin_3_load_10', clefia.c:124) on array 'fin_3'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label325' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', clefia.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label325' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_3_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_265', clefia.c:124 on array 'fin_3' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 12, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ByteXor_label228' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ByteXor_label229' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn8_label446' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label446' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_6_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_316', clefia.c:124 on array 'fin_6' and 'load' operation ('fin_6_load_27', clefia.c:124) on array 'fin_6'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label446' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_6_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_316', clefia.c:124 on array 'fin_6' and 'load' operation ('fin_6_load_27', clefia.c:124) on array 'fin_6'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label446' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_6_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_315', clefia.c:124 on array 'fin_6' and 'load' operation ('fin_6_load_26', clefia.c:124) on array 'fin_6'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label446' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fin_6_load', clefia.c:124) on array 'fin_6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'fin_6'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label446' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_6_addr_23_write_ln117', clefia.c:117) of variable 'xor_ln124_283', clefia.c:124 on array 'fin_6' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'fin_6'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label446' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_6_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_313', clefia.c:124 on array 'fin_6' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'fin_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 24, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.356 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.621 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet256_label1049' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet256_label10'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label1049' (loop 'ClefiaKeySet256_label10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_1_addr_write_ln117', clefia.c:117) of variable 'or_ln262_6', clefia.c:262->clefia.c:385->clefia.c:402 on array 'lk_1' and 'load' operation ('lk_1_load_14', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label1049' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_1_load_1', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label1049' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_1_load_4', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label1049' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_1_load_6', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label1049' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'store' operation ('lk_1_addr_10_write_ln117', clefia.c:117) of variable 'or_ln251_6', clefia.c:251->clefia.c:385->clefia.c:402 on array 'lk_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label1049' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'store' operation ('lk_1_addr_2_write_ln117', clefia.c:117) of variable 'or_ln260_6', clefia.c:260->clefia.c:385->clefia.c:402 on array 'lk_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'ClefiaKeySet256_label10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.753 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet192_label838' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet192_label8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ClefiaKeySet192_label8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn8_label440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label440' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_5_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_348', clefia.c:124 on array 'fin_5' and 'load' operation ('fin_5_load_27', clefia.c:124) on array 'fin_5'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label440' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_5_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_348', clefia.c:124 on array 'fin_5' and 'load' operation ('fin_5_load_27', clefia.c:124) on array 'fin_5'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label440' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_5_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_347', clefia.c:124 on array 'fin_5' and 'load' operation ('fin_5_load_26', clefia.c:124) on array 'fin_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label440' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fin_5_load', clefia.c:124) on array 'fin_5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'fin_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label440' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_5_addr_23_write_ln117', clefia.c:117) of variable 'xor_ln124_329', clefia.c:124 on array 'fin_5' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'fin_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label440' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_5_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_345', clefia.c:124 on array 'fin_5' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'fin_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 24, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet192_label943' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet192_label9'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label943' (loop 'ClefiaKeySet192_label9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_2_addr_write_ln117', clefia.c:117) of variable 'or_ln262_8', clefia.c:262->clefia.c:352->clefia.c:399 on array 'lk_2' and 'load' operation ('lk_2_load_14', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label943' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_2_load_1', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label943' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_2_load_4', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label943' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_2_load_6', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label943' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'store' operation ('lk_2_addr_10_write_ln117', clefia.c:117) of variable 'or_ln251_8', clefia.c:251->clefia.c:352->clefia.c:399 on array 'lk_2' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label943' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'store' operation ('lk_2_addr_2_write_ln117', clefia.c:117) of variable 'or_ln260_8', clefia.c:260->clefia.c:352->clefia.c:399 on array 'lk_2' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'ClefiaKeySet192_label9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.837 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn4_label332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label332' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_4_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_284', clefia.c:124 on array 'fin_4' and 'load' operation ('fin_4_load_11', clefia.c:124) on array 'fin_4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label332' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_4_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_284', clefia.c:124 on array 'fin_4' and 'load' operation ('fin_4_load_11', clefia.c:124) on array 'fin_4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label332' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_4_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_283', clefia.c:124 on array 'fin_4' and 'load' operation ('fin_4_load_10', clefia.c:124) on array 'fin_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label332' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('con128_load', clefia.c:124) on array 'con128' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'con128'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label332' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_4_addr_6_write_ln117', clefia.c:117) of variable 'xor_ln124_282', clefia.c:124 on array 'fin_4' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label332' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_4_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_284', clefia.c:124 on array 'fin_4' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.234 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet128_label735' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet128_label7'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label735' (loop 'ClefiaKeySet128_label7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_3_addr_write_ln117', clefia.c:117) of variable 'or_ln262_5', clefia.c:262->clefia.c:314->clefia.c:396 on array 'lk_3' and 'load' operation ('lk_3_load_15', clefia.c:124) on array 'lk_3'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label735' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_3_load_1', clefia.c:124) on array 'lk_3' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk_3'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label735' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_3_load_5', clefia.c:124) on array 'lk_3' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk_3'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label735' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'load' operation ('lk_3_load_7', clefia.c:124) on array 'lk_3' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk_3'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label735' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_3_addr_10_write_ln117', clefia.c:117) of variable 'or_ln251_5', clefia.c:251->clefia.c:314->clefia.c:396 on array 'lk_3' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk_3'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet128_label735' (loop 'ClefiaKeySet128_label7'): Unable to schedule 'store' operation ('lk_3_addr_2_write_ln117', clefia.c:117) of variable 'or_ln260_5', clefia.c:260->clefia.c:314->clefia.c:396 on array 'lk_3' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'ClefiaKeySet128_label7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.961 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4Inv_label5'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_7_addr_12_write_ln117', clefia.c:117) of variable 'xor_ln124_521', clefia.c:124 on array 'fin_7' and 'load' operation ('fin_7_load_3', clefia.c:124) on array 'fin_7'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_7_addr_12_write_ln117', clefia.c:117) of variable 'xor_ln124_521', clefia.c:124 on array 'fin_7' and 'load' operation ('fin_7_load_3', clefia.c:124) on array 'fin_7'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_7_addr_12_write_ln117', clefia.c:117) of variable 'xor_ln124_521', clefia.c:124 on array 'fin_7' and 'load' operation ('fin_7_load_3', clefia.c:124) on array 'fin_7'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to schedule 'load' operation ('rk_load_11', clefia.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to schedule 'store' operation ('fin_7_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_510', clefia.c:124 on array 'fin_7' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 12, loop 'ClefiaGfn4Inv_label5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ByteXor_label257' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ByteXor_label258' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.943 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.198 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.689 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn8_label417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn8_label417'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.723 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label219' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet256_label10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet256_label10' pipeline 'ClefiaKeySet256_label10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet256_label10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label220' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.441 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label112' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet192_label8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet192_label8' pipeline 'ClefiaKeySet192_label8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet192_label8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label113' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn8_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label114' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.726 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet192_label9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet192_label9' pipeline 'ClefiaKeySet192_label9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet192_label9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label215' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.453 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label19' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label110' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet128_label7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet128_label7' pipeline 'ClefiaKeySet128_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet128_label7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label111' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label222' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label223' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label124' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn4_label325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn4_label325'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label126' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label127' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label130' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label145' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn8_label446' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn8_label446'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label147' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.717 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label248' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet256_label1049' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet256_label1049' pipeline 'ClefiaKeySet256_label10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet256_label1049'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label250' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label250'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.461 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label137' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet192_label838' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet192_label838' pipeline 'ClefiaKeySet192_label8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet192_label838'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label139' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn8_label440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn8_label440'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label141' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.724 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label242' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label242'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet192_label943' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet192_label943' pipeline 'ClefiaKeySet192_label9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet192_label943'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label244' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label244'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.492 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label131' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn4_label332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn4_label332'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label133' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label134' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet128_label735' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet128_label735' pipeline 'ClefiaKeySet128_label7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet128_label735'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label136' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label151' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label252' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label252'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label253' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label253'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label154' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label154'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn4Inv_label5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label155' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label156' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label257'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label258'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 1.104 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_Pipeline_ByteCpy_label116_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_Pipeline_ByteXor_label219_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_7_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fout_7_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rin_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_6_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fout_6_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_skey256_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 9.945 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.476 seconds; current allocated memory: 1.104 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 93 seconds. CPU system time: 6 seconds. Elapsed time: 138.71 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 95 seconds. Total CPU system time: 7 seconds. Total elapsed time: 144.011 seconds; peak allocated memory: 1.104 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 824.309 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.209 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 12 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 12 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet' completely with a factor of 24 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 4 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.792 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia' (clefia.c:464).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDecrypt.1' into 'clefia' (clefia.c:469).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia' (clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaGfn8' into 'clefia' (clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:338).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:356).
INFO: [XFORM 203-603] Inlining function 'ClefiaGfn8' into 'clefia' (clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:371).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:389).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia' (clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaGfn8' into 'clefia' (clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:338).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:356).
INFO: [XFORM 203-603] Inlining function 'ClefiaGfn8' into 'clefia' (clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:371).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:389).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:231).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:232).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:463).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:209->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:221->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:209->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:221->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396->clefia.c:468).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:209->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:221->clefia.c:336).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:209->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:217->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:218->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214->clefia.c:369).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia' (clefia.c:221->clefia.c:369).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 10.588 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.38 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' completely with a factor of 32.
WARNING: [HLS 200-932] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'fin.4' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout.3' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin.3' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout.2' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk.5' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin.1' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout.1' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk.2' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin.5' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk.3' (clefia.c:362) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk.4' (clefia.c:324) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin.2' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:362) automatically.
INFO: [XFORM 203-102] Partitioning array 'lk.1' (clefia.c:324) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.234 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.035 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [HLS 200-871] Estimated clock period (7.705ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'clefia' consists of the following:	s_axi read operation ('key_bitlen') on port 'key_bitlen' [25]  (1 ns)
	'icmp' operation ('icmp_ln401', clefia.c:401->clefia.c:463) [34]  (2.47 ns)
	multiplexor before 'phi' operation ('b_assign_203_load') [1192]  (1.83 ns)
	blocking operation 2.41 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.191 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.403 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.143 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 7.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52 seconds. CPU system time: 2 seconds. Elapsed time: 71.943 seconds; current allocated memory: 309.758 MB.
INFO: [HLS 200-112] Total CPU user time: 53 seconds. Total CPU system time: 3 seconds. Total elapsed time: 73.78 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 679.727 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:451:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.356 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia' (clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet192' into 'clefia' (clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet256' into 'clefia' (clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia' (clefia.c:464).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet128' into 'clefia' (clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet192' into 'clefia' (clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaKeySet256' into 'clefia' (clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaDecrypt.1' into 'clefia' (clefia.c:469).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:338->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:356->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:371->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:389->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:312->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:310->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:314->clefia.c:396).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:338->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:342->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:344->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:346->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:348->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:350->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:352->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:356->clefia.c:399).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:211).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:212).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:213).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:214).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:371->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:375->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:377->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:379->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:381->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:383->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaDoubleSwap' into 'clefia' (clefia.c:385->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia' (clefia.c:389->clefia.c:402).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:231).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:232).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.789 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.534 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet192_label8' (clefia.c:326) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet192_label9' (clefia.c:326) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet256_label10' (clefia.c:364) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet192_label8' (clefia.c:326) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet192_label9' (clefia.c:326) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaKeySet256_label10' (clefia.c:364) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet192_label9' (clefia.c:326) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet256_label10' (clefia.c:364) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet192_label9' (clefia.c:326) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn8_label4' (clefia.c:205) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaKeySet256_label10' (clefia.c:364) in function 'clefia' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (clefia.c:121) in function 'clefia' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (clefia.c:114) in function 'clefia' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.23' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.33' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.22' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.32' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 't.25' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 't.24' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.21' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.31' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.20' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.30' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.19' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.29' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.18' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.28' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 't.23' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 't.22' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.17' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.27' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.16' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.26' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.15' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.25' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.14' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.24' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.13' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.23' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.12' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.22' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.11' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.21' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.10' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.20' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 't.12' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 't.11' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.9' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.19' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.8' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.18' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.7' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.17' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.6' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.16' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 't.10' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 't.9' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.5' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.15' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.4' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.14' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.3' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.13' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.2' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.12' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x.1' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.11' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...816 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.514 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fout' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 8.365 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn8_label458' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label458' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_2_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_68', clefia.c:124 on array 'fin_2' and 'load' operation ('fin_2_load_27', clefia.c:124) on array 'fin_2'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label458' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_2_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_68', clefia.c:124 on array 'fin_2' and 'load' operation ('fin_2_load_27', clefia.c:124) on array 'fin_2'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label458' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_2_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_67', clefia.c:124 on array 'fin_2' and 'load' operation ('fin_2_load_26', clefia.c:124) on array 'fin_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label458' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fin_2_load', clefia.c:124) on array 'fin_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'fin_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label458' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_2_addr_23_write_ln117', clefia.c:117) of variable 'xor_ln124_47', clefia.c:124 on array 'fin_2' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'fin_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label458' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_2_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_65', clefia.c:124 on array 'fin_2' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'fin_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 24, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.757 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet256_label10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet256_label10'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_4_addr_write_ln117', clefia.c:117) of variable 'or_ln262_5', clefia.c:262->clefia.c:385->clefia.c:402 on array 'lk_4' and 'load' operation ('lk_4_load_14', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_4_load_1', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_4_load_4', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_4_load_6', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'store' operation ('lk_4_addr_10_write_ln117', clefia.c:117) of variable 'or_ln251_5', clefia.c:251->clefia.c:385->clefia.c:402 on array 'lk_4' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'store' operation ('lk_4_addr_2_write_ln117', clefia.c:117) of variable 'or_ln260_5', clefia.c:260->clefia.c:385->clefia.c:402 on array 'lk_4' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'ClefiaKeySet256_label10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet192_label8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet192_label8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ClefiaKeySet192_label8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_121', clefia.c:124 on array 'fin_1' and 'load' operation ('fin_1_load_27', clefia.c:124) on array 'fin_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_121', clefia.c:124 on array 'fin_1' and 'load' operation ('fin_1_load_27', clefia.c:124) on array 'fin_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_1_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_120', clefia.c:124 on array 'fin_1' and 'load' operation ('fin_1_load_26', clefia.c:124) on array 'fin_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fin_1_load', clefia.c:124) on array 'fin_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'fin_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_1_addr_23_write_ln117', clefia.c:117) of variable 'xor_ln124_100', clefia.c:124 on array 'fin_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'fin_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_1_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_118', clefia.c:124 on array 'fin_1' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'fin_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 24, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.668 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet192_label9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet192_label9'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_5_addr_write_ln117', clefia.c:117) of variable 'or_ln262_7', clefia.c:262->clefia.c:352->clefia.c:399 on array 'lk_5' and 'load' operation ('lk_5_load_14', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_5_load_1', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_5' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_5_load_4', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_5' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_5_load_6', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'store' operation ('lk_5_addr_10_write_ln117', clefia.c:117) of variable 'or_ln251_7', clefia.c:251->clefia.c:352->clefia.c:399 on array 'lk_5' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'store' operation ('lk_5_addr_2_write_ln117', clefia.c:117) of variable 'or_ln260_7', clefia.c:260->clefia.c:352->clefia.c:399 on array 'lk_5' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'ClefiaKeySet192_label9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.305 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.107 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.107 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_15', clefia.c:124 on array 'fin' and 'load' operation ('fin_load_11', clefia.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_15', clefia.c:124 on array 'fin' and 'load' operation ('fin_load_11', clefia.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_14', clefia.c:124 on array 'fin' and 'load' operation ('fin_load_10', clefia.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('con128_load', clefia.c:124) on array 'con128' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'con128'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', clefia.c:117) of variable 'xor_ln124_13', clefia.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_15', clefia.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 1.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 1.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn4_label366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label366' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_3_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_263', clefia.c:124 on array 'fin_3' and 'load' operation ('fin_3_load_11', clefia.c:124) on array 'fin_3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label366' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_3_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_263', clefia.c:124 on array 'fin_3' and 'load' operation ('fin_3_load_11', clefia.c:124) on array 'fin_3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label366' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_3_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_262', clefia.c:124 on array 'fin_3' and 'load' operation ('fin_3_load_10', clefia.c:124) on array 'fin_3'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label366' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', clefia.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label366' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_3_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_260', clefia.c:124 on array 'fin_3' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 12, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.978 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ByteXor_label269' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ByteXor_label270' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn8_label4108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4108' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_6_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_311', clefia.c:124 on array 'fin_6' and 'load' operation ('fin_6_load_27', clefia.c:124) on array 'fin_6'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4108' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_6_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_311', clefia.c:124 on array 'fin_6' and 'load' operation ('fin_6_load_27', clefia.c:124) on array 'fin_6'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4108' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_6_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_310', clefia.c:124 on array 'fin_6' and 'load' operation ('fin_6_load_26', clefia.c:124) on array 'fin_6'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4108' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fin_6_load', clefia.c:124) on array 'fin_6' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'fin_6'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4108' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_6_addr_23_write_ln117', clefia.c:117) of variable 'xor_ln124_292', clefia.c:124 on array 'fin_6' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'fin_6'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4108' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_6_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_308', clefia.c:124 on array 'fin_6' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'fin_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 24, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.836 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.154 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label2110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet256_label10111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet256_label10'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10111' (loop 'ClefiaKeySet256_label10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_1_addr_write_ln117', clefia.c:117) of variable 'or_ln262_1', clefia.c:262->clefia.c:385->clefia.c:402 on array 'lk_1' and 'load' operation ('lk_1_load_14', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10111' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_1_load_1', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10111' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_1_load_4', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10111' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'load' operation ('lk_1_load_6', clefia.c:124->clefia.c:381->clefia.c:402) on array 'lk_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10111' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'store' operation ('lk_1_addr_10_write_ln117', clefia.c:117) of variable 'or_ln251_1', clefia.c:251->clefia.c:385->clefia.c:402 on array 'lk_1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk_1'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet256_label10111' (loop 'ClefiaKeySet256_label10'): Unable to schedule 'store' operation ('lk_1_addr_2_write_ln117', clefia.c:117) of variable 'or_ln260_1', clefia.c:260->clefia.c:385->clefia.c:402 on array 'lk_1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'ClefiaKeySet256_label10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.412 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label2112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet192_label8100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet192_label8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ClefiaKeySet192_label8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn8_label4102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn8_label4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4102' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_5_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_343', clefia.c:124 on array 'fin_5' and 'load' operation ('fin_5_load_27', clefia.c:124) on array 'fin_5'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4102' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_5_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_343', clefia.c:124 on array 'fin_5' and 'load' operation ('fin_5_load_27', clefia.c:124) on array 'fin_5'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4102' (loop 'ClefiaGfn8_label4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_5_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_342', clefia.c:124 on array 'fin_5' and 'load' operation ('fin_5_load_26', clefia.c:124) on array 'fin_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4102' (loop 'ClefiaGfn8_label4'): Unable to schedule 'load' operation ('fin_5_load', clefia.c:124) on array 'fin_5' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'fin_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4102' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_5_addr_23_write_ln117', clefia.c:117) of variable 'xor_ln124_324', clefia.c:124 on array 'fin_5' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'fin_5'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn8_label4102' (loop 'ClefiaGfn8_label4'): Unable to schedule 'store' operation ('fin_5_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_340', clefia.c:124 on array 'fin_5' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'fin_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 24, loop 'ClefiaGfn8_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.858 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.808 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label2104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaKeySet192_label9105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaKeySet192_label9'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9105' (loop 'ClefiaKeySet192_label9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_2_addr_write_ln117', clefia.c:117) of variable 'or_ln262_2', clefia.c:262->clefia.c:352->clefia.c:399 on array 'lk_2' and 'load' operation ('lk_2_load_14', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9105' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_2_load_1', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9105' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_2_load_4', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9105' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'load' operation ('lk_2_load_6', clefia.c:124->clefia.c:348->clefia.c:399) on array 'lk_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9105' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'store' operation ('lk_2_addr_10_write_ln117', clefia.c:117) of variable 'or_ln251_2', clefia.c:251->clefia.c:352->clefia.c:399 on array 'lk_2' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk_2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaKeySet192_label9105' (loop 'ClefiaKeySet192_label9'): Unable to schedule 'store' operation ('lk_2_addr_2_write_ln117', clefia.c:117) of variable 'or_ln260_2', clefia.c:260->clefia.c:352->clefia.c:399 on array 'lk_2' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'ClefiaKeySet192_label9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.365 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label2106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn4_label373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label373' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_4_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_279', clefia.c:124 on array 'fin_4' and 'load' operation ('fin_4_load_11', clefia.c:124) on array 'fin_4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label373' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_4_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_279', clefia.c:124 on array 'fin_4' and 'load' operation ('fin_4_load_11', clefia.c:124) on array 'fin_4'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label373' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_4_addr_5_write_ln117', clefia.c:117) of variable 'xor_ln124_278', clefia.c:124 on array 'fin_4' and 'load' operation ('fin_4_load_10', clefia.c:124) on array 'fin_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label373' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('con128_load', clefia.c:124) on array 'con128' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'con128'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label373' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_4_addr_6_write_ln117', clefia.c:117) of variable 'xor_ln124_277', clefia.c:124 on array 'fin_4' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin_4'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4_label373' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_4_addr_4_write_ln117', clefia.c:117) of variable 'xor_ln124_279', clefia.c:124 on array 'fin_4' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.745 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label2114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label2115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4Inv_label5'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_7_addr_12_write_ln117', clefia.c:117) of variable 'xor_ln124_485', clefia.c:124 on array 'fin_7' and 'load' operation ('fin_7_load_3', clefia.c:124) on array 'fin_7'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_7_addr_12_write_ln117', clefia.c:117) of variable 'xor_ln124_485', clefia.c:124 on array 'fin_7' and 'load' operation ('fin_7_load_3', clefia.c:124) on array 'fin_7'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_7_addr_12_write_ln117', clefia.c:117) of variable 'xor_ln124_485', clefia.c:124 on array 'fin_7' and 'load' operation ('fin_7_load_3', clefia.c:124) on array 'fin_7'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to schedule 'load' operation ('rk_load_11', clefia.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ClefiaGfn4Inv_label5' (loop 'ClefiaGfn4Inv_label5'): Unable to schedule 'store' operation ('fin_7_addr_7_write_ln117', clefia.c:117) of variable 'xor_ln124_474', clefia.c:124 on array 'fin_7' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 12, loop 'ClefiaGfn4Inv_label5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label2119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ByteXor_label2119' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteXor_label2120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_Pipeline_ByteXor_label2120' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.21 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.566 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label157' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.4 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn8_label458' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn8_label458'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label159' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label159'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.013 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label260' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label260'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet256_label10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet256_label10' pipeline 'ClefiaKeySet256_label10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet256_label10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label261' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label261'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.567 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label152' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet192_label8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet192_label8' pipeline 'ClefiaKeySet192_label8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet192_label8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label153' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn8_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn8_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label154' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label154'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.012 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label255' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label255'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet192_label9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet192_label9' pipeline 'ClefiaKeySet192_label9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet192_label9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label256' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.589 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label128' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label129' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label130' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label231' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label232' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label232'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label133' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label234' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label234'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label135' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label236' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label236'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label237' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label138' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.914 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label239' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label140' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label241' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label241'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label242' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label242'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label143' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label244' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label244'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label145' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label246' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label246'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label247' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label247'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label148' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label249' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label249'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label150' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label151' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label162' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label162'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label263' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label263'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label264' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label264'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label165' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn4_label366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn4_label366'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label167' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label168' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label269'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label270'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label171' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1107' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn8_label4108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn8_label4108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1109' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.998 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label2110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label2110' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label2110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet256_label10111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet256_label10111' pipeline 'ClefiaKeySet256_label10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet256_label10111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label2112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label2112' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label2112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.758 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label199' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label199'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet192_label8100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet192_label8100' pipeline 'ClefiaKeySet192_label8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet192_label8100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1101' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn8_label4102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn8_label4102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1103' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.114 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label2104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label2104' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label2104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaKeySet192_label9105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ClefiaKeySet192_label9105' pipeline 'ClefiaKeySet192_label9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaKeySet192_label9105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label2106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label2106' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label2106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.705 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label172' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label172'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn4_label373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn4_label373'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label174' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label175' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label175'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label276' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label276'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label177' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label278' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label278'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label279' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label279'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label180' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label180'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label281' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label281'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label182' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label182'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label283' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label283'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label284' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label284'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label185' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label185'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label286' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label286'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label187' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label187'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label288' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label288'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label289' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label289'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label190' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label190'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label291' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label291'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label192' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label293' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label293'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label294' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label294'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label195' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label195'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label296' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label296'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label197' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label197'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label198' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label198'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1113' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label2114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label2114' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label2114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label2115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteXor_label2115' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label2115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ClefiaGfn4Inv_label5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ClefiaGfn4Inv_label5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label2119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label2119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteXor_label2120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteXor_label2120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.633 seconds; current allocated memory: 1.393 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_Pipeline_ByteCpy_label157_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_Pipeline_ByteXor_label260_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_t_17_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_7_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rin_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_6_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fout_6_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_skey256_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 15.147 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.626 seconds; current allocated memory: 1.460 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 156 seconds. CPU system time: 10 seconds. Elapsed time: 229.667 seconds; current allocated memory: 829.305 MB.
INFO: [HLS 200-112] Total CPU user time: 157 seconds. Total CPU system time: 11 seconds. Total elapsed time: 231.106 seconds; peak allocated memory: 1.465 GB.
