// Seed: 4078651184
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  assign module_1.id_3 = 0;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_2 = 32'd81
) (
    output tri0 id_0,
    input supply0 _id_1,
    input tri1 _id_2,
    output wor id_3
);
  integer id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic [-1 : 1] id_6;
  logic [id_2 : id_1] id_7 = -1;
endmodule
