Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 13 14:31:07 2025
| Host         : DESKTOP-FEGLDB1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Memory_timing_summary_routed.rpt -pb Memory_timing_summary_routed.pb -rpx Memory_timing_summary_routed.rpx -warn_on_violation
| Design       : Memory
| Device       : 7z010i-clg400
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  269         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (269)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (791)
5. checking no_input_delay (17)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (269)
--------------------------
 There are 269 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (791)
--------------------------------------------------
 There are 791 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  804          inf        0.000                      0                  804           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           804 Endpoints
Min Delay           804 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_write
                            (input port)
  Destination:            data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.896ns  (logic 3.743ns (47.398%)  route 4.154ns (52.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  read_write (IN)
                         net (fo=0)                   0.000     0.000    read_write
    V18                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  read_write_IBUF_inst/O
                         net (fo=12, routed)          1.634     2.591    read_write_IBUF
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.715 f  data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.520     5.235    data_IOBUF[7]_inst/T
    Y18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.661     7.896 r  data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.896    data[7]
    Y18                                                               r  data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_write
                            (input port)
  Destination:            data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 3.736ns (48.208%)  route 4.014ns (51.792%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  read_write (IN)
                         net (fo=0)                   0.000     0.000    read_write
    V18                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  read_write_IBUF_inst/O
                         net (fo=12, routed)          1.634     2.591    read_write_IBUF
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.715 f  data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.380     5.095    data_IOBUF[6]_inst/T
    Y19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.655     7.750 r  data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.750    data[6]
    Y19                                                               r  data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_write
                            (input port)
  Destination:            data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 3.715ns (49.022%)  route 3.864ns (50.978%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  read_write (IN)
                         net (fo=0)                   0.000     0.000    read_write
    V18                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  read_write_IBUF_inst/O
                         net (fo=12, routed)          1.634     2.591    read_write_IBUF
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.715 f  data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.230     4.945    data_IOBUF[5]_inst/T
    V16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.634     7.579 r  data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.579    data[5]
    V16                                                               r  data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_write
                            (input port)
  Destination:            data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 3.720ns (50.045%)  route 3.714ns (49.955%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  read_write (IN)
                         net (fo=0)                   0.000     0.000    read_write
    V18                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  read_write_IBUF_inst/O
                         net (fo=12, routed)          1.634     2.591    read_write_IBUF
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.715 f  data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.080     4.795    data_IOBUF[4]_inst/T
    W16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.639     7.434 r  data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.434    data[4]
    W16                                                               r  data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_write
                            (input port)
  Destination:            data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.259ns  (logic 3.695ns (50.906%)  route 3.564ns (49.094%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  read_write (IN)
                         net (fo=0)                   0.000     0.000    read_write
    V18                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  read_write_IBUF_inst/O
                         net (fo=12, routed)          1.634     2.591    read_write_IBUF
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.715 f  data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.930     4.645    data_IOBUF[3]_inst/T
    R16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.614     7.259 r  data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.259    data[3]
    R16                                                               r  data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_write
                            (input port)
  Destination:            data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 3.691ns (51.951%)  route 3.414ns (48.049%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  read_write (IN)
                         net (fo=0)                   0.000     0.000    read_write
    V18                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  read_write_IBUF_inst/O
                         net (fo=12, routed)          1.634     2.591    read_write_IBUF
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.715 f  data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.780     4.495    data_IOBUF[2]_inst/T
    R17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.610     7.105 r  data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.105    data[2]
    R17                                                               r  data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_write
                            (input port)
  Destination:            data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.966ns  (logic 3.702ns (53.144%)  route 3.264ns (46.856%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  read_write (IN)
                         net (fo=0)                   0.000     0.000    read_write
    V18                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  read_write_IBUF_inst/O
                         net (fo=12, routed)          1.634     2.591    read_write_IBUF
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.715 f  data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.630     4.345    data_IOBUF[1]_inst/T
    T17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.621     6.966 r  data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.966    data[1]
    T17                                                               r  data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_write
                            (input port)
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 3.703ns (54.321%)  route 3.114ns (45.679%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  read_write (IN)
                         net (fo=0)                   0.000     0.000    read_write
    V18                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  read_write_IBUF_inst/O
                         net (fo=12, routed)          1.634     2.591    read_write_IBUF
    SLICE_X43Y9          LUT2 (Prop_lut2_I1_O)        0.124     2.715 f  data_IOBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.480     4.195    data_IOBUF[0]_inst/T
    R18                  OBUFT (TriStatE_obuft_T_O)
                                                      2.622     6.817 r  data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.817    data[0]
    R18                                                               r  data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.636ns  (logic 1.701ns (25.628%)  route 4.936ns (74.372%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  address_IBUF[0]_inst/O
                         net (fo=96, routed)          4.227     5.177    address_IBUF[0]
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.301 r  data_out_reg[7]_i_15/O
                         net (fo=1, routed)           0.000     5.301    data_out_reg[7]_i_15_n_0
    SLICE_X41Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     5.518 r  data_out_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     5.518    data_out_reg_reg[7]_i_7_n_0
    SLICE_X41Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     5.612 r  data_out_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.709     6.320    data_out_reg_reg[7]_i_3_n_0
    SLICE_X42Y10         LUT5 (Prop_lut5_I2_O)        0.316     6.636 r  data_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.636    p_0_in[7]
    SLICE_X42Y10         FDCE                                         r  data_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.352ns  (logic 1.696ns (26.696%)  route 4.657ns (73.304%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  address_IBUF[0]_inst/O
                         net (fo=96, routed)          3.833     4.783    address_IBUF[0]
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     4.907 r  data_out_reg[4]_i_14/O
                         net (fo=1, routed)           0.000     4.907    data_out_reg[4]_i_14_n_0
    SLICE_X40Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     5.119 r  data_out_reg_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     5.119    data_out_reg_reg[4]_i_7_n_0
    SLICE_X40Y11         MUXF8 (Prop_muxf8_I1_O)      0.094     5.213 r  data_out_reg_reg[4]_i_3/O
                         net (fo=1, routed)           0.824     6.036    data_out_reg_reg[4]_i_3_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.316     6.352 r  data_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.352    p_0_in[4]
    SLICE_X40Y10         FDCE                                         r  data_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instr_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instr_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE                         0.000     0.000 r  instr_address_reg[1]/C
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instr_address_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    instr_address_OBUF[1]
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  instr_address[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    p_0_in__0[2]
    SLICE_X43Y17         FDCE                                         r  instr_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instr_address_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE                         0.000     0.000 r  instr_address_reg[1]/C
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instr_address_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    instr_address_OBUF[1]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  instr_address[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_0_in__0[1]
    SLICE_X43Y17         FDCE                                         r  instr_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instr_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE                         0.000     0.000 r  instr_address_reg[1]/C
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instr_address_reg[1]/Q
                         net (fo=5, routed)           0.181     0.322    instr_address_OBUF[1]
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.043     0.365 r  instr_address[4]_i_2/O
                         net (fo=1, routed)           0.000     0.365    p_0_in__0[4]
    SLICE_X43Y17         FDCE                                         r  instr_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_address_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instr_address_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE                         0.000     0.000 r  instr_address_reg[1]/C
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instr_address_reg[1]/Q
                         net (fo=5, routed)           0.181     0.322    instr_address_OBUF[1]
    SLICE_X43Y17         LUT4 (Prop_lut4_I2_O)        0.045     0.367 r  instr_address[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    p_0_in__0[3]
    SLICE_X43Y17         FDCE                                         r  instr_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_address_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instr_address_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.343%)  route 0.243ns (56.657%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE                         0.000     0.000 r  instr_address_reg[0]/C
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  instr_address_reg[0]/Q
                         net (fo=6, routed)           0.243     0.384    instr_address_OBUF[0]
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.429 r  instr_address[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    p_0_in__0[0]
    SLICE_X43Y17         FDCE                                         r  instr_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            mem_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.165ns (31.375%)  route 0.361ns (68.625%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  data[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[3]_inst/IO
    R16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  data_IOBUF[3]_inst/IBUF/O
                         net (fo=33, routed)          0.361     0.526    data_IBUF[3]
    SLICE_X43Y12         FDCE                                         r  mem_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            mem_reg[11][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.161ns (30.242%)  route 0.371ns (69.758%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[2]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  data_IOBUF[2]_inst/IBUF/O
                         net (fo=33, routed)          0.371     0.533    data_IBUF[2]
    SLICE_X41Y11         FDCE                                         r  mem_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            mem_reg[14][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.161ns (30.109%)  route 0.374ns (69.891%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[2]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  data_IOBUF[2]_inst/IBUF/O
                         net (fo=33, routed)          0.374     0.535    data_IBUF[2]
    SLICE_X43Y11         FDCE                                         r  mem_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            mem_reg[12][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.161ns (29.941%)  route 0.377ns (70.059%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[2]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  data_IOBUF[2]_inst/IBUF/O
                         net (fo=33, routed)          0.377     0.538    data_IBUF[2]
    SLICE_X42Y11         FDPE                                         r  mem_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[5]
                            (input port)
  Destination:            mem_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.185ns (34.024%)  route 0.359ns (65.976%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    data_IOBUF[5]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  data_IOBUF[5]_inst/IBUF/O
                         net (fo=33, routed)          0.359     0.544    data_IBUF[5]
    SLICE_X43Y12         FDCE                                         r  mem_reg[2][5]/D
  -------------------------------------------------------------------    -------------------





