--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx25,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 466198 paths analyzed, 45667 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.797ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk00000059 (SLICE_X55Y6.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/addfpce_internal (FF)
  Destination:          tfm_inst/inst_addfp/blk00000059 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (1.842 - 1.853)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/addfpce_internal to tfm_inst/inst_addfp/blk00000059
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y16.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/addfpce_internal
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/addfpce_internal
    SLICE_X24Y51.G1      net (fanout=2)        2.126   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/addfpce_internal
    SLICE_X24Y51.Y       Tilo                  0.195   tfm_inst/fixed2floatr<11>
                                                       tfm_inst/addfpond26
    SLICE_X24Y51.F1      net (fanout=1)        0.648   tfm_inst/addfpond26/O
    SLICE_X24Y51.X       Tilo                  0.195   tfm_inst/fixed2floatr<11>
                                                       tfm_inst/addfpond36
    SLICE_X37Y62.F2      net (fanout=2)        1.401   tfm_inst/addfpce36
    SLICE_X37Y62.X       Tilo                  0.194   tfm_inst/divfpr<3>
                                                       tfm_inst/addfpce98
    SLICE_X55Y6.CE       net (fanout=440)      4.114   tfm_inst/addfpce
    SLICE_X55Y6.CLK      Tceck                 0.553   tfm_inst/inst_addfp/sig000000d0
                                                       tfm_inst/inst_addfp/blk00000059
    -------------------------------------------------  ---------------------------
    Total                                      9.786ns (1.497ns logic, 8.289ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux_1 (FF)
  Destination:          tfm_inst/inst_addfp/blk00000059 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.513ns (Levels of Logic = 3)
  Clock Path Skew:      -0.221ns (1.842 - 2.063)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux_1 to tfm_inst/inst_addfp/blk00000059
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y61.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux_1
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux_1
    SLICE_X24Y51.G2      net (fanout=5)        1.873   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux_1
    SLICE_X24Y51.Y       Tilo                  0.195   tfm_inst/fixed2floatr<11>
                                                       tfm_inst/addfpond26
    SLICE_X24Y51.F1      net (fanout=1)        0.648   tfm_inst/addfpond26/O
    SLICE_X24Y51.X       Tilo                  0.195   tfm_inst/fixed2floatr<11>
                                                       tfm_inst/addfpond36
    SLICE_X37Y62.F2      net (fanout=2)        1.401   tfm_inst/addfpce36
    SLICE_X37Y62.X       Tilo                  0.194   tfm_inst/divfpr<3>
                                                       tfm_inst/addfpce98
    SLICE_X55Y6.CE       net (fanout=440)      4.114   tfm_inst/addfpce
    SLICE_X55Y6.CLK      Tceck                 0.553   tfm_inst/inst_addfp/sig000000d0
                                                       tfm_inst/inst_addfp/blk00000059
    -------------------------------------------------  ---------------------------
    Total                                      9.513ns (1.477ns logic, 8.036ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk00000059 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.011ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_addfp/blk00000059
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.YQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_mux
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X41Y85.F2      net (fanout=268)      1.362   tfm_inst/CalculateAlphaComp_mux
    SLICE_X41Y85.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/XLXI_36/fptmp3<2>
                                                       tfm_inst/addfpond79_SW0
    SLICE_X37Y62.G1      net (fanout=1)        1.634   N5633
    SLICE_X37Y62.Y       Tilo                  0.194   tfm_inst/divfpr<3>
                                                       tfm_inst/addfpond79
    SLICE_X37Y62.F4      net (fanout=2)        0.426   tfm_inst/addfpce79
    SLICE_X37Y62.X       Tilo                  0.194   tfm_inst/divfpr<3>
                                                       tfm_inst/addfpce98
    SLICE_X55Y6.CE       net (fanout=440)      4.114   tfm_inst/addfpce
    SLICE_X55Y6.CLK      Tceck                 0.553   tfm_inst/inst_addfp/sig000000d0
                                                       tfm_inst/inst_addfp/blk00000059
    -------------------------------------------------  ---------------------------
    Total                                      9.011ns (1.475ns logic, 7.536ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk0000005a (SLICE_X55Y7.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/addfpce_internal (FF)
  Destination:          tfm_inst/inst_addfp/blk0000005a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (1.842 - 1.853)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/addfpce_internal to tfm_inst/inst_addfp/blk0000005a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y16.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/addfpce_internal
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/addfpce_internal
    SLICE_X24Y51.G1      net (fanout=2)        2.126   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/addfpce_internal
    SLICE_X24Y51.Y       Tilo                  0.195   tfm_inst/fixed2floatr<11>
                                                       tfm_inst/addfpond26
    SLICE_X24Y51.F1      net (fanout=1)        0.648   tfm_inst/addfpond26/O
    SLICE_X24Y51.X       Tilo                  0.195   tfm_inst/fixed2floatr<11>
                                                       tfm_inst/addfpond36
    SLICE_X37Y62.F2      net (fanout=2)        1.401   tfm_inst/addfpce36
    SLICE_X37Y62.X       Tilo                  0.194   tfm_inst/divfpr<3>
                                                       tfm_inst/addfpce98
    SLICE_X55Y7.CE       net (fanout=440)      4.114   tfm_inst/addfpce
    SLICE_X55Y7.CLK      Tceck                 0.553   tfm_inst/inst_addfp/sig000000d1
                                                       tfm_inst/inst_addfp/blk0000005a
    -------------------------------------------------  ---------------------------
    Total                                      9.786ns (1.497ns logic, 8.289ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux_1 (FF)
  Destination:          tfm_inst/inst_addfp/blk0000005a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.513ns (Levels of Logic = 3)
  Clock Path Skew:      -0.221ns (1.842 - 2.063)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux_1 to tfm_inst/inst_addfp/blk0000005a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y61.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux_1
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux_1
    SLICE_X24Y51.G2      net (fanout=5)        1.873   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux_1
    SLICE_X24Y51.Y       Tilo                  0.195   tfm_inst/fixed2floatr<11>
                                                       tfm_inst/addfpond26
    SLICE_X24Y51.F1      net (fanout=1)        0.648   tfm_inst/addfpond26/O
    SLICE_X24Y51.X       Tilo                  0.195   tfm_inst/fixed2floatr<11>
                                                       tfm_inst/addfpond36
    SLICE_X37Y62.F2      net (fanout=2)        1.401   tfm_inst/addfpce36
    SLICE_X37Y62.X       Tilo                  0.194   tfm_inst/divfpr<3>
                                                       tfm_inst/addfpce98
    SLICE_X55Y7.CE       net (fanout=440)      4.114   tfm_inst/addfpce
    SLICE_X55Y7.CLK      Tceck                 0.553   tfm_inst/inst_addfp/sig000000d1
                                                       tfm_inst/inst_addfp/blk0000005a
    -------------------------------------------------  ---------------------------
    Total                                      9.513ns (1.477ns logic, 8.036ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk0000005a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.011ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_addfp/blk0000005a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.YQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_mux
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X41Y85.F2      net (fanout=268)      1.362   tfm_inst/CalculateAlphaComp_mux
    SLICE_X41Y85.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaComp/XLXI_36/fptmp3<2>
                                                       tfm_inst/addfpond79_SW0
    SLICE_X37Y62.G1      net (fanout=1)        1.634   N5633
    SLICE_X37Y62.Y       Tilo                  0.194   tfm_inst/divfpr<3>
                                                       tfm_inst/addfpond79
    SLICE_X37Y62.F4      net (fanout=2)        0.426   tfm_inst/addfpce79
    SLICE_X37Y62.X       Tilo                  0.194   tfm_inst/divfpr<3>
                                                       tfm_inst/addfpce98
    SLICE_X55Y7.CE       net (fanout=440)      4.114   tfm_inst/addfpce
    SLICE_X55Y7.CLK      Tceck                 0.553   tfm_inst/inst_addfp/sig000000d1
                                                       tfm_inst/inst_addfp/blk0000005a
    -------------------------------------------------  ---------------------------
    Total                                      9.011ns (1.475ns logic, 7.536ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000001db (SLICE_X44Y49.CIN), 1340 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001db (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.422ns (Levels of Logic = 10)
  Clock Path Skew:      -0.365ns (1.705 - 2.070)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_addfp/blk000001db
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y72.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X50Y27.G4      net (fanout=302)      4.882   tfm_inst/CalculateTa_mux
    SLICE_X50Y27.XMUX    Tif5x                 0.560   tfm_inst/addfpb<16>22
                                                       tfm_inst/addfpb<16>222
                                                       tfm_inst/addfpb<16>22_f5
    SLICE_X51Y45.F4      net (fanout=1)        0.774   tfm_inst/addfpb<16>22
    SLICE_X51Y45.X       Tilo                  0.194   tfm_inst/inst_addfp/sig000002d2
                                                       tfm_inst/addfpb<16>83
    SLICE_X44Y42.F1      net (fanout=3)        1.031   tfm_inst/addfpb<16>
    SLICE_X44Y42.COUT    Topcyf                0.576   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpa_internal<19>
                                                       tfm_inst/inst_addfp/blk00000461
                                                       tfm_inst/inst_addfp/blk000001da
                                                       tfm_inst/inst_addfp/blk000001d9
    SLICE_X44Y43.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e0
    SLICE_X44Y43.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_kvdd<19>
                                                       tfm_inst/inst_addfp/blk000001d8
                                                       tfm_inst/inst_addfp/blk000001d7
    SLICE_X44Y44.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e2
    SLICE_X44Y44.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_1/mulfpa<3>
                                                       tfm_inst/inst_addfp/blk000001d6
                                                       tfm_inst/inst_addfp/blk000001d5
    SLICE_X44Y45.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e4
    SLICE_X44Y45.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<11>
                                                       tfm_inst/inst_addfp/blk000001d4
                                                       tfm_inst/inst_addfp/blk000001d3
    SLICE_X44Y46.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e6
    SLICE_X44Y46.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<13>
                                                       tfm_inst/inst_addfp/blk000001d2
                                                       tfm_inst/inst_addfp/blk000001d1
    SLICE_X44Y47.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d8
    SLICE_X44Y47.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_kvdd<11>
                                                       tfm_inst/inst_addfp/blk000001d0
                                                       tfm_inst/inst_addfp/blk000001cf
    SLICE_X44Y48.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003da
    SLICE_X44Y48.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_1/state_FSM_FFd8
                                                       tfm_inst/inst_addfp/blk000001ce
                                                       tfm_inst/inst_addfp/blk000001cd
    SLICE_X44Y49.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003dc
    SLICE_X44Y49.CLK     Tcinck                0.531   tfm_inst/inst_addfp/sig000003e8
                                                       tfm_inst/inst_addfp/blk000001cc
                                                       tfm_inst/inst_addfp/blk000001db
    -------------------------------------------------  ---------------------------
    Total                                      9.422ns (2.735ns logic, 6.687ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001db (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.404ns (Levels of Logic = 10)
  Clock Path Skew:      -0.365ns (1.705 - 2.070)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_addfp/blk000001db
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y72.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X50Y27.F4      net (fanout=302)      4.869   tfm_inst/CalculateTa_mux
    SLICE_X50Y27.XMUX    Tif5x                 0.555   tfm_inst/addfpb<16>22
                                                       tfm_inst/addfpb<16>221
                                                       tfm_inst/addfpb<16>22_f5
    SLICE_X51Y45.F4      net (fanout=1)        0.774   tfm_inst/addfpb<16>22
    SLICE_X51Y45.X       Tilo                  0.194   tfm_inst/inst_addfp/sig000002d2
                                                       tfm_inst/addfpb<16>83
    SLICE_X44Y42.F1      net (fanout=3)        1.031   tfm_inst/addfpb<16>
    SLICE_X44Y42.COUT    Topcyf                0.576   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpa_internal<19>
                                                       tfm_inst/inst_addfp/blk00000461
                                                       tfm_inst/inst_addfp/blk000001da
                                                       tfm_inst/inst_addfp/blk000001d9
    SLICE_X44Y43.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e0
    SLICE_X44Y43.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_kvdd<19>
                                                       tfm_inst/inst_addfp/blk000001d8
                                                       tfm_inst/inst_addfp/blk000001d7
    SLICE_X44Y44.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e2
    SLICE_X44Y44.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_1/mulfpa<3>
                                                       tfm_inst/inst_addfp/blk000001d6
                                                       tfm_inst/inst_addfp/blk000001d5
    SLICE_X44Y45.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e4
    SLICE_X44Y45.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<11>
                                                       tfm_inst/inst_addfp/blk000001d4
                                                       tfm_inst/inst_addfp/blk000001d3
    SLICE_X44Y46.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e6
    SLICE_X44Y46.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<13>
                                                       tfm_inst/inst_addfp/blk000001d2
                                                       tfm_inst/inst_addfp/blk000001d1
    SLICE_X44Y47.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d8
    SLICE_X44Y47.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_kvdd<11>
                                                       tfm_inst/inst_addfp/blk000001d0
                                                       tfm_inst/inst_addfp/blk000001cf
    SLICE_X44Y48.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003da
    SLICE_X44Y48.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_1/state_FSM_FFd8
                                                       tfm_inst/inst_addfp/blk000001ce
                                                       tfm_inst/inst_addfp/blk000001cd
    SLICE_X44Y49.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003dc
    SLICE_X44Y49.CLK     Tcinck                0.531   tfm_inst/inst_addfp/sig000003e8
                                                       tfm_inst/inst_addfp/blk000001cc
                                                       tfm_inst/inst_addfp/blk000001db
    -------------------------------------------------  ---------------------------
    Total                                      9.404ns (2.730ns logic, 6.674ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001db (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.168ns (Levels of Logic = 10)
  Clock Path Skew:      -0.365ns (1.705 - 2.070)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_addfp/blk000001db
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y72.YQ      Tcko                  0.340   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X49Y31.G1      net (fanout=302)      4.803   tfm_inst/CalculateTa_mux
    SLICE_X49Y31.XMUX    Tif5x                 0.574   tfm_inst/inst_CalculatePixOS/inst_ExtrKtaParam/inst_extrktaparam_proc0/ktarcee_ft<28>
                                                       tfm_inst/addfpb<17>222
                                                       tfm_inst/addfpb<17>22_f5
    SLICE_X50Y39.F3      net (fanout=1)        0.803   tfm_inst/addfpb<17>22
    SLICE_X50Y39.X       Tilo                  0.195   tfm_inst/inst_addfp/sig000002d3
                                                       tfm_inst/addfpb<17>83
    SLICE_X44Y42.G4      net (fanout=3)        0.827   tfm_inst/addfpb<17>
    SLICE_X44Y42.COUT    Topcyg                0.561   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/divfpa_internal<19>
                                                       tfm_inst/inst_addfp/blk00000460
                                                       tfm_inst/inst_addfp/blk000001d9
    SLICE_X44Y43.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e0
    SLICE_X44Y43.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_kvdd<19>
                                                       tfm_inst/inst_addfp/blk000001d8
                                                       tfm_inst/inst_addfp/blk000001d7
    SLICE_X44Y44.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e2
    SLICE_X44Y44.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_1/mulfpa<3>
                                                       tfm_inst/inst_addfp/blk000001d6
                                                       tfm_inst/inst_addfp/blk000001d5
    SLICE_X44Y45.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e4
    SLICE_X44Y45.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<11>
                                                       tfm_inst/inst_addfp/blk000001d4
                                                       tfm_inst/inst_addfp/blk000001d3
    SLICE_X44Y46.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e6
    SLICE_X44Y46.COUT    Tbyp                  0.089   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/addfpa_internal<13>
                                                       tfm_inst/inst_addfp/blk000001d2
                                                       tfm_inst/inst_addfp/blk000001d1
    SLICE_X44Y47.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d8
    SLICE_X44Y47.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/o_kvdd<11>
                                                       tfm_inst/inst_addfp/blk000001d0
                                                       tfm_inst/inst_addfp/blk000001cf
    SLICE_X44Y48.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003da
    SLICE_X44Y48.COUT    Tbyp                  0.089   tfm_inst/inst_calculateVdd/XLXI_1/state_FSM_FFd8
                                                       tfm_inst/inst_addfp/blk000001ce
                                                       tfm_inst/inst_addfp/blk000001cd
    SLICE_X44Y49.CIN     net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003dc
    SLICE_X44Y49.CLK     Tcinck                0.531   tfm_inst/inst_addfp/sig000003e8
                                                       tfm_inst/inst_addfp/blk000001cc
                                                       tfm_inst/inst_addfp/blk000001db
    -------------------------------------------------  ---------------------------
    Total                                      9.168ns (2.735ns logic, 6.433ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC (RAMB16_X4Y10.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address_6 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.150ns (0.689 - 0.839)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address_6 to tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y84.YQ      Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address<6>
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address_6
    RAMB16_X4Y10.ADDRA11 net (fanout=1)        0.308   tfm_inst/inst_CalculateVirCompensated/XLXI_31/XLXI_8/o_address<6>
    RAMB16_X4Y10.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC
                                                       tfm_inst/inst_CalculateVirCompensated/XLXI_31/ROM_TGC
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOsCPSP/XLXI_4/mem_half1 (RAMB16_X0Y12.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/mem_signed1024_ivalue_6 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/XLXI_4/mem_half1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (1.039 - 1.176)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/mem_signed1024_ivalue_6 to tfm_inst/inst_CalculatePixOsCPSP/XLXI_4/mem_half1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y101.YQ      Tcko                  0.313   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/mem_signed1024_ivalue<6>
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/mem_signed1024_ivalue_6
    RAMB16_X0Y12.ADDRA11 net (fanout=2)        0.325   tfm_inst/inst_CalculatePixOsCPSP/XLXI_13/mem_signed1024_ivalue<6>
    RAMB16_X0Y12.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculatePixOsCPSP/XLXI_4/mem_half1
                                                       tfm_inst/inst_CalculatePixOsCPSP/XLXI_4/mem_half1
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/mem_extrkvparam_2 (RAMB16_X2Y5.DIA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/inst_extrkvparam_proc0/o_dia_13 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/mem_extrkvparam_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.909 - 1.030)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/inst_extrkvparam_proc0/o_dia_13 to tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/mem_extrkvparam_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.XQ      Tcko                  0.313   tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/inst_extrkvparam_proc0/o_dia<13>
                                                       tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/inst_extrkvparam_proc0/o_dia_13
    RAMB16_X2Y5.DIA13    net (fanout=2)        0.346   tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/inst_extrkvparam_proc0/o_dia<13>
    RAMB16_X2Y5.CLKA     Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/mem_extrkvparam_2
                                                       tfm_inst/inst_CalculatePixOS/inst_ExtrKvParam/mem_extrkvparam_2
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (-0.009ns logic, 0.346ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X3Y11.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.797|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 466198 paths, 0 nets, and 77082 connections

Design statistics:
   Minimum period:   9.797ns{1}   (Maximum frequency: 102.072MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 29 16:07:51 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 729 MB



