Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 11 20:01:11 2025
| Host         : delinm-GF63-Thin-10SCSR running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   528 |
|    Minimum number of control sets                        |   528 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1212 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   528 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |   104 |
| >= 8 to < 10       |    50 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     1 |
| >= 16              |   289 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           18018 |         5659 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |            2277 |          816 |
| Yes          | No                    | No                     |            7083 |         1851 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1591 |          531 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                             Enable Signal                                                                                             |                                                                                      Set/Reset Signal                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                 |                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter40                                                                                                                                                 | design_1_i/nn_inference_0/U0/layer3_weights_8_U/nn_inference_layer3_weights_8_rom_U/q0[18]_i_1_n_4                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter20                                                                                                                                                 | design_1_i/nn_inference_0/U0/layer3_weights_4_U/nn_inference_layer3_weights_4_rom_U/q0[11]_i_1_n_4                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/nn_ctrl_0/U0/start_signal           |                                                                                                                                                                                                       |                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter15                                                                                                                                                 | design_1_i/nn_inference_0/U0/layer3_weights_3_U/nn_inference_layer3_weights_3_rom_U/q0[7]_i_1_n_4                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter60                                                                                                                                                 | design_1_i/nn_inference_0/U0/layer3_weights_12_U/nn_inference_layer3_weights_12_rom_U/q0[3]_i_1_n_4                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter50                                                                                                                                                 | design_1_i/nn_inference_0/U0/layer3_weights_10_U/nn_inference_layer3_weights_10_rom_U/q0[3]_i_1_n_4                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter45                                                                                                                                                 | design_1_i/nn_inference_0/U0/layer3_weights_9_U/nn_inference_layer3_weights_9_rom_U/q0[18]_i_1_n_4                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift |                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                |                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_pp5_stage0                                                                                                                                                     |                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                             |                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/add_ln95_reg_36200                                                                                                                                                       |                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/temp_output2_0_addr_3_reg_32520                                                                                                                                          |                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/p_43_in                                                                                                                                                                  |                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/j_1_cast_reg_34311                                                                                                                                                       |                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_NS_fsm160_out                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/temp_output3_0_U/nn_inference_temp_output3_0_ram_U/E[0]                                                                                                                  | design_1_i/nn_inference_0/U0/empty_15_reg_1429                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_pp7_stage0                                                                                                                                                     |                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/ap_CS_fsm_state300                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_pp3_stage0                                                                                                                                                     |                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/p_44_in                                                                                                                                                                  |                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/i_1_reg_14620                                                                                                                                                            | design_1_i/nn_inference_0/U0/clear                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/temp_output2_0_U/nn_inference_temp_output2_0_ram_U/ap_NS_fsm163_out                                                                                                      | design_1_i/nn_inference_0/U0/empty_12_reg_1418                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/temp_output_0_U/nn_inference_temp_output_0_ram_U/ap_NS_fsm165_out                                                                                                        | design_1_i/nn_inference_0/U0/empty_reg_1407                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                            |                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_pp4_stage0                                                                                                                                                     |                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_pp6_stage0                                                                                                                                                     |                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state183                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state118                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state326                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state144                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state105                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state53                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_NS_fsm1                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state170                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state157                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state27                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state196                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state274                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state339                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state209                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state248                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_10_U/nn_inference_hwmm_layer1_layer1_weights_10_rom_U/E[0]                                                                        |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U5/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U6/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                    |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U8/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                    |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U9/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state40                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state261                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state14                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state131                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state66                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state365                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state378                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state391                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state313                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state404                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state287                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U4/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                    |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state352                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_18_U/nn_inference_hwmm_layer1_layer1_weights_18_rom_U/ce0256_out                                                                  |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_24_U/nn_inference_hwmm_layer1_layer1_weights_24_rom_U/ce0262_out                                                                  |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_23_U/nn_inference_hwmm_layer1_layer1_weights_23_rom_U/ce0261_out                                                                  |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_22_U/nn_inference_hwmm_layer1_layer1_weights_22_rom_U/ce0260_out                                                                  |                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state92                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_21_U/nn_inference_hwmm_layer1_layer1_weights_21_rom_U/ce0259_out                                                                  |                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_20_U/nn_inference_hwmm_layer1_layer1_weights_20_rom_U/ce0258_out                                                                  |                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_1_U/nn_inference_hwmm_layer1_layer1_weights_1_rom_U/E[0]                                                                          |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_19_U/nn_inference_hwmm_layer1_layer1_weights_19_rom_U/E[0]                                                                        |                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_25_U/nn_inference_hwmm_layer1_layer1_weights_25_rom_U/ce0263_out                                                                  |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_17_U/nn_inference_hwmm_layer1_layer1_weights_17_rom_U/ce0255_out                                                                  |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_16_U/nn_inference_hwmm_layer1_layer1_weights_16_rom_U/ce0254_out                                                                  |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_15_U/nn_inference_hwmm_layer1_layer1_weights_15_rom_U/ce0253_out                                                                  |                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_14_U/nn_inference_hwmm_layer1_layer1_weights_14_rom_U/ce0252_out                                                                  |                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_13_U/nn_inference_hwmm_layer1_layer1_weights_13_rom_U/ce0251_out                                                                  |                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_12_U/nn_inference_hwmm_layer1_layer1_weights_12_rom_U/E[0]                                                                        |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_11_U/nn_inference_hwmm_layer1_layer1_weights_11_rom_U/ce0249_out                                                                  |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_0_U/nn_inference_hwmm_layer1_layer1_weights_0_rom_U/E[0]                                                                          |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_4_U/nn_inference_hwmm_layer1_layer1_weights_4_rom_U/E[0]                                                                          |                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state79                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state222                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state235                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_9_U/nn_inference_hwmm_layer1_layer1_weights_9_rom_U/ce0247_out                                                                    |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_8_U/nn_inference_hwmm_layer1_layer1_weights_8_rom_U/ce0246_out                                                                    |                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_7_U/nn_inference_hwmm_layer1_layer1_weights_7_rom_U/E[0]                                                                          |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_6_U/nn_inference_hwmm_layer1_layer1_weights_6_rom_U/ce0244_out                                                                    |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_5_U/nn_inference_hwmm_layer1_layer1_weights_5_rom_U/ce0243_out                                                                    |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state300                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_3_U/nn_inference_hwmm_layer1_layer1_weights_3_rom_U/ce0241_out                                                                    |                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_31_U/nn_inference_hwmm_layer1_layer1_weights_31_rom_U/ce0269_out                                                                  |                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_30_U/nn_inference_hwmm_layer1_layer1_weights_30_rom_U/ce0268_out                                                                  |                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_2_U/nn_inference_hwmm_layer1_layer1_weights_2_rom_U/E[0]                                                                          |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_29_U/nn_inference_hwmm_layer1_layer1_weights_29_rom_U/ce0267_out                                                                  |                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_28_U/nn_inference_hwmm_layer1_layer1_weights_28_rom_U/E[0]                                                                        |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_27_U/nn_inference_hwmm_layer1_layer1_weights_27_rom_U/ce0265_out                                                                  |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/layer1_weights_26_U/nn_inference_hwmm_layer1_layer1_weights_26_rom_U/ce0264_out                                                                  |                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U17/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U26/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U25/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U24/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U22/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U21/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U20/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U2/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U19/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U18/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U23/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U16/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U3/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                    |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U15/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U10/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U14/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U13/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U11/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U12/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U33/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U27/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U30/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U31/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U29/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U32/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U28/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/sticky_input_overflow                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U116/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U125/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U117/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U126/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U124/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                          |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U122/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U119/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U118/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U127/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U133/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U132/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U128/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U120/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U131/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U123/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U129/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U130/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                       |                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                          |                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U121/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U102/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in10_out                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U104/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U105/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U106/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U107/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U115/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U108/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U103/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U109/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U110/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U111/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U112/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U113/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U114/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                       |                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                       |                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                       |                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/S00_AXI_rready[0]                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                        |                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                     |                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_0_U/nn_inference_layer3_weights_0_rom_U/E[0]                                                                                                              | design_1_i/nn_inference_0/U0/layer3_weights_0_U/nn_inference_layer3_weights_0_rom_U/q0[22]_i_1_n_4                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                        |                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                 |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                           |                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                        |                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                           |                                                                                                                                                                                            |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                  |                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                     |                                                                                                                                                                                            |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_0_U/nn_inference_layer3_weights_0_rom_U/E[0]                                                                                                              |                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                                            |                5 |             21 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                    |                                                                                                                                                                                            |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |               10 |             21 |         2.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U103/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U121/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U107/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U102/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0     |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U33/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U104/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U105/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U106/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U120/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |               10 |             22 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U108/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U109/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |               11 |             22 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U119/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U110/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U118/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U111/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U112/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U117/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U113/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U116/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U114/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U115/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U25/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U13/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U14/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U15/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U16/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U17/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U18/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U19/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U2/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2  |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U20/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U21/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U22/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U23/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U24/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U123/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U26/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U27/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U28/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U29/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U9/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2  |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U8/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2  |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U30/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2  |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U6/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2  |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U31/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U5/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2  |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U4/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2  |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U32/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U11/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U129/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U12/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U128/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U127/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U126/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U125/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U124/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U122/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U130/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U131/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U132/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U10/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fmul_32ns_32ns_32_4_max_dsp_1_U133/nn_inference_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                       |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/facc_32ns_32ns_1ns_32_6_no_dsp_1_U3/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2  |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter60                                                                                                                                                 |                                                                                                                                                                                            |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter65                                                                                                                                                 |                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter15                                                                                                                                                 |                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter50                                                                                                                                                 |                                                                                                                                                                                            |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter25                                                                                                                                                 |                                                                                                                                                                                            |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter40                                                                                                                                                 |                                                                                                                                                                                            |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_12_load_reg_3576[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_11_load_reg_2878[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_5_load_reg_3506[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_1_load_reg_3466[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_2_load_reg_3476[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter5                                                                                                                                                  |                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter155                                                                                                                                                |                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                 |                                                                                                                                                                                            |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter45                                                                                                                                                 |                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter10                                                                                                                                                 |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter85                                                                                                                                                 |                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter80                                                                                                                                                 |                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter30                                                                                                                                                 |                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_8_load_reg_3536[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter70                                                                                                                                                 |                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter55                                                                                                                                                 |                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_6_load_reg_3516[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_13_load_reg_3586[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter50                                                                                                                                                 |                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter5                                                                                                                                                  |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_0_load_reg_34560                                                                                                                                          |                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter40                                                                                                                                                 |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter30                                                                                                                                                 |                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter55                                                                                                                                                 |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter35                                                                                                                                                 |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter10                                                                                                                                                 |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter70                                                                                                                                                 |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter120                                                                                                                                                |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter100                                                                                                                                                |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter150                                                                                                                                                |                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_6_load_reg_2828[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_7_load_reg_2838[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_10_load_reg_3556[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_11_load_reg_3566[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_14_load_reg_3596[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_3_load_reg_3486[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_7_load_reg_3526[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/p_0_out__0                                                                                                                                                               |                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_3_load_reg_2798[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter35                                                                                                                                                 |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter140                                                                                                                                                |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter135                                                                                                                                                |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter130                                                                                                                                                |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter125                                                                                                                                                |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter115                                                                                                                                                |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter110                                                                                                                                                |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_1_load_reg_2778[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_12_load_reg_2888[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_0_load_reg_27680                                                                                                                                          |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_16_load_reg_2928[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_13_load_reg_2898[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_14_load_reg_2908[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_22_load_reg_3043[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_24_load_reg_3083[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_19_load_reg_2983[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_9_load_reg_2858[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_20_load_reg_3003[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_2_load_reg_2788[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |               11 |             27 |         2.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_25_load_reg_3103[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_26_load_reg_3123[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_27_load_reg_3143[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_28_load_reg_3163[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_31_load_reg_3223[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter95                                                                                                                                                 |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_0_U/nn_inference_layer2_weights_0_rom_U/ce038_out                                                                                                         |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter20                                                                                                                                                 |                                                                                                                                                                                            |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter15                                                                                                                                                 |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter25                                                                                                                                                 |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter20                                                                                                                                                 |                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter45                                                                                                                                                 |                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter60                                                                                                                                                 |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter65                                                                                                                                                 |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                |                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter145                                                                                                                                                |                                                                                                                                                                                            |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/p_0_in                                                                                                                                                                   |                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_4_load_reg_3496[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |               10 |             28 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_29_load_reg_3183[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_5_load_reg_2818[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_4_load_reg_2808[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |               10 |             28 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_18_load_reg_2963[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_17_load_reg_2943[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter90                                                                                                                                                 |                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter75                                                                                                                                                 |                                                                                                                                                                                            |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_8_load_reg_2848[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_9_load_reg_3546[31]_i_1_n_4                                                                                                                               |                                                                                                                                                                                            |                6 |             29 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_21_load_reg_3023[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp4_iter105                                                                                                                                                |                                                                                                                                                                                            |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer3_weights_15_load_reg_3606[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_enable_reg_pp6_iter75                                                                                                                                                 |                                                                                                                                                                                            |                4 |             29 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_15_load_reg_2918[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                6 |             29 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/layer2_weights_10_load_reg_2868[31]_i_1_n_4                                                                                                                              |                                                                                                                                                                                            |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                 |               15 |             31 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/reg_19080                                                                                                                                        |                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/p_0_in__0                                                                                                                                        |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/reg_19120                                                                                                                                        |                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_10_reg_12670                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state66                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/temp_output2_0_U/nn_inference_temp_output2_0_ram_U/ce022_out                                                                                                             |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/nn_inference_0/U0/fcmp_32ns_32ns_1_2_no_dsp_1_U134/din1_buf1[31]_i_1_n_4                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_18610                                                                                                                                                                |                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_6_reg_12190                                                                                                                                  | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state40                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/mul_i_15_reg_2933[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/temp_output2_0_U/nn_inference_temp_output2_0_ram_U/ce1                                                                                                                   |                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_1854[31]_i_1_n_4                                                                                                                                                     |                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_20160                                                                                                                                                                |                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/max_val_1_reg_36250                                                                                                                                                      |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_12_reg_12910                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state79                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_2022[31]_i_1_n_4                                                                                                                                                     |                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_30_reg_3238[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  |                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_ctrl_0/U0/sel                                                                                                                                                                           |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state15                                                                                                                                                        |                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state205                                                                                                                                                       |                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_42_reg_16510                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state274                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_62_reg_18910                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state404                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_60_reg_18670                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state391                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_58_reg_18430                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state378                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_56_reg_18190                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state365                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_54_reg_17950                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state352                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_52_reg_17710                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state339                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_50_reg_17470                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state326                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_4_reg_11950                                                                                                                                  | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state27                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_48_reg_17230                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state313                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_8_reg_12430                                                                                                                                  | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state53                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_46_reg_16990                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state300                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_44_reg_16750                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state287                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_14_reg_13150                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state92                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_40_reg_16270                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state261                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_38_reg_16030                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state248                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_34_reg_15550                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state222                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_16_reg_13390                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state105                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_reg[7]_2[0]                                                                                                                            |                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_reg_11470                                                                                                                                    | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_NS_fsm1                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_18_reg_13630                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state118                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_20_reg_13870                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state131                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_22_reg_14110                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state144                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_24_reg_14350                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state157                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_26_reg_14590                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state170                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_28_reg_14830                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state183                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_2_reg_11710                                                                                                                                  | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state14                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_30_reg_15070                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state196                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_32_reg_15310                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state209                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/sum_36_reg_15790                                                                                                                                 | design_1_i/nn_inference_0/U0/grp_hwmm_layer1_fu_1520/ap_CS_fsm_state235                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                   |                                                                                                                                                                                            |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                 |                                                                                                                                                                                            |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/S00_AXI_rready[0]                                                |                                                                                                                                                                                            |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                            |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                                            |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/fcmp_32ns_32ns_1_2_no_dsp_1_U134/nn_inference_ap_fcmp_0_no_dsp_32_u/E[0]                                                                                                 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state300                                                                                                                                            |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                   |                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                      |                                                                                                                                                                                            |               11 |             37 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                9 |             40 |         4.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |               19 |             42 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |               10 |             43 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                            |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                            |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                            |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state26                                                                                                                                                        |                                                                                                                                                                                            |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state25                                                                                                                                                        |                                                                                                                                                                                            |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state211                                                                                                                                                       |                                                                                                                                                                                            |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state210                                                                                                                                                       |                                                                                                                                                                                            |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state21                                                                                                                                                        |                                                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state209                                                                                                                                                       |                                                                                                                                                                                            |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state208                                                                                                                                                       |                                                                                                                                                                                            |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state207                                                                                                                                                       |                                                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state206                                                                                                                                                       |                                                                                                                                                                                            |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state29                                                                                                                                                        |                                                                                                                                                                                            |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state24                                                                                                                                                        |                                                                                                                                                                                            |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state20                                                                                                                                                        |                                                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state212                                                                                                                                                       |                                                                                                                                                                                            |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state27                                                                                                                                                        |                                                                                                                                                                                            |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state28                                                                                                                                                        |                                                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_19860                                                                                                                                                                |                                                                                                                                                                                            |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state30                                                                                                                                                        |                                                                                                                                                                                            |               27 |             64 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_18860                                                                                                                                                                |                                                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_18760                                                                                                                                                                |                                                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_18660                                                                                                                                                                |                                                                                                                                                                                            |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/p_0_out                                                                                                                                                                  |                                                                                                                                                                                            |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/p_0_in__2                                                                                                                                                                |                                                                                                                                                                                            |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/p_0_in__1                                                                                                                                                                |                                                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/temp_output2_0_U/nn_inference_temp_output2_0_ram_U/p_0_in                                                                                                                |                                                                                                                                                                                            |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state17                                                                                                                                                        |                                                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_19760                                                                                                                                                                |                                                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_19960                                                                                                                                                                |                                                                                                                                                                                            |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_20060                                                                                                                                                                |                                                                                                                                                                                            |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_15_reg_2948[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_17_reg_2988[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_18_reg_3008[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_20_reg_3048[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_21_reg_3068[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_22_reg_3088[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_23_reg_3108[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_24_reg_3128[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_25_reg_3148[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_26_reg_3168[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_27_reg_3188[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/sum_1_29_reg_3228[31]_i_1_n_4                                                                                                                                            |                                                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_19660                                                                                                                                                                |                                                                                                                                                                                            |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_19560                                                                                                                                                                |                                                                                                                                                                                            |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_19460                                                                                                                                                                |                                                                                                                                                                                            |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_19360                                                                                                                                                                |                                                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_19260                                                                                                                                                                |                                                                                                                                                                                            |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_19160                                                                                                                                                                |                                                                                                                                                                                            |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_19060                                                                                                                                                                |                                                                                                                                                                                            |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state23                                                                                                                                                        |                                                                                                                                                                                            |               30 |             64 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state22                                                                                                                                                        |                                                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state19                                                                                                                                                        |                                                                                                                                                                                            |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/reg_18960                                                                                                                                                                |                                                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state16                                                                                                                                                        |                                                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/U0/ap_CS_fsm_state18                                                                                                                                                        |                                                                                                                                                                                            |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       |                                                                                                                                                                                            |             5659 |          18617 |         3.29 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


