// Seed: 3102937144
module module_0 ();
  always id_1 <= 1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1
);
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_4 :
  assert property (@(1) id_1 && 1) $display;
  assign id_4 = 1;
endmodule
module module_2 (
    input wire id_0,
    input tri id_1,
    output supply0 id_2,
    output wor id_3,
    output wand id_4,
    output supply1 id_5,
    output wand id_6,
    input tri0 id_7
);
  pullup (1 | 1);
  wire id_9;
  assign id_5 = 1;
  assign id_3 = 1'b0;
  assign id_5 = 1;
  id_10(
      1 ^ 1, id_6
  );
  module_0 modCall_1 ();
endmodule
