#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr 27 03:56:06 2024
# Process ID: 12116
# Current directory: C:/Users/hp/Desktop/AXI4_LITE_INTERFACE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11964 C:\Users\hp\Desktop\AXI4_LITE_INTERFACE\AXI4_LITE_INTERFACE.xpr
# Log file: C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/vivado.log
# Journal file: C:/Users/hp/Desktop/AXI4_LITE_INTERFACE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/hp/AXI4_LITE_INTERFACE' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 845.363 ; gain = 107.594
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'axi4_lite_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj axi4_lite_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.srcs/sources_1/new/axi4_lite_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.srcs/sources_1/new/axi4_lite_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.srcs/sources_1/new/axi4_lite_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.srcs/sim_1/new/axi4_lite_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7da746e10eed4bc09a29e00e7be32133 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi4_lite_tb_behav xil_defaultlib.axi4_lite_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi4_lite_master
Compiling module xil_defaultlib.axi4_lite_slave
Compiling module xil_defaultlib.axi4_lite_top
Compiling module xil_defaultlib.axi4_lite_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi4_lite_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi4_lite_tb_behav -key {Behavioral:sim_1:Functional:axi4_lite_tb} -tclbatch {axi4_lite_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source axi4_lite_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/hp/Desktop/AXI4_LITE_INTERFACE/AXI4_LITE_INTERFACE.srcs/sim_1/new/axi4_lite_tb.sv" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi4_lite_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 893.074 ; gain = 6.625
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/axi4_lite_tb/u_axi4_lite_top0}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 03:59:33 2024...
