module wideexpr_00676(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[7]?(+(+(((ctrl[0]?4'sb1011:s2))^~($signed(5'b01000)))))<<(&(((^(6'sb000010))<<<((ctrl[4]?4'b1100:s7)))^(u7))):3'sb101);
  assign y1 = (~&((ctrl[3]?(s0)+(((1'sb1)<<<(-(5'sb01011)))+(2'sb01)):+({s0,s6,(({s7})<<((4'sb0111)^(s6)))<<<(((u3)^(u6))>>((3'b101)&(s0)))}))))>(u5);
  assign y2 = (ctrl[4]?(-(((s2)-(s6))^((ctrl[4]?s5:s3))))<<({3{$signed(s1)}}):{4{2'sb10}});
  assign y3 = 3'sb011;
  assign y4 = s5;
  assign y5 = 3'sb010;
  assign y6 = (ctrl[7]?$unsigned({4{5'b10010}}):s7);
  assign y7 = {4{$signed(s0)}};
endmodule
