#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56039b86c6a0 .scope module, "register_file_tb" "register_file_tb" 2 4;
 .timescale -9 -12;
v0x56039b89bdd0_0 .var "clk", 0 0;
v0x56039b89be90_0 .var "read_addr1", 1 0;
v0x56039b89bf30_0 .var "read_addr2", 1 0;
v0x56039b89c030_0 .net "read_data1", 3 0, L_0x56039b89c720;  1 drivers
v0x56039b89c100_0 .net "read_data2", 3 0, L_0x56039b89ca90;  1 drivers
v0x56039b89c1a0_0 .var "reset", 0 0;
v0x56039b89c270_0 .var "we", 0 0;
v0x56039b89c340_0 .var "write_addr", 1 0;
v0x56039b89c410_0 .var "write_data", 3 0;
S_0x56039b86c830 .scope module, "uut" "register_file" 2 20, 3 4 0, S_0x56039b86c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "read_addr1";
    .port_info 4 /INPUT 2 "read_addr2";
    .port_info 5 /INPUT 2 "write_addr";
    .port_info 6 /INPUT 4 "write_data";
    .port_info 7 /OUTPUT 4 "read_data1";
    .port_info 8 /OUTPUT 4 "read_data2";
L_0x56039b89c720 .functor BUFZ 4, L_0x56039b89c4e0, C4<0000>, C4<0000>, C4<0000>;
L_0x56039b89ca90 .functor BUFZ 4, L_0x56039b89c830, C4<0000>, C4<0000>, C4<0000>;
v0x56039b877cf0_0 .net *"_ivl_0", 3 0, L_0x56039b89c4e0;  1 drivers
v0x56039b89afe0_0 .net *"_ivl_10", 3 0, L_0x56039b89c8d0;  1 drivers
L_0x7f362a7b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56039b89b0c0_0 .net *"_ivl_13", 1 0, L_0x7f362a7b7060;  1 drivers
v0x56039b89b180_0 .net *"_ivl_2", 3 0, L_0x56039b89c5e0;  1 drivers
L_0x7f362a7b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56039b89b260_0 .net *"_ivl_5", 1 0, L_0x7f362a7b7018;  1 drivers
v0x56039b89b390_0 .net *"_ivl_8", 3 0, L_0x56039b89c830;  1 drivers
v0x56039b89b470_0 .net "clk", 0 0, v0x56039b89bdd0_0;  1 drivers
v0x56039b89b530_0 .net "read_addr1", 1 0, v0x56039b89be90_0;  1 drivers
v0x56039b89b610_0 .net "read_addr2", 1 0, v0x56039b89bf30_0;  1 drivers
v0x56039b89b6f0_0 .net "read_data1", 3 0, L_0x56039b89c720;  alias, 1 drivers
v0x56039b89b7d0_0 .net "read_data2", 3 0, L_0x56039b89ca90;  alias, 1 drivers
v0x56039b89b8b0 .array "registers", 3 0, 3 0;
v0x56039b89b970_0 .net "reset", 0 0, v0x56039b89c1a0_0;  1 drivers
v0x56039b89ba30_0 .net "we", 0 0, v0x56039b89c270_0;  1 drivers
v0x56039b89baf0_0 .net "write_addr", 1 0, v0x56039b89c340_0;  1 drivers
v0x56039b89bbd0_0 .net "write_data", 3 0, v0x56039b89c410_0;  1 drivers
E_0x56039b83bb40 .event posedge, v0x56039b89b970_0, v0x56039b89b470_0;
L_0x56039b89c4e0 .array/port v0x56039b89b8b0, L_0x56039b89c5e0;
L_0x56039b89c5e0 .concat [ 2 2 0 0], v0x56039b89be90_0, L_0x7f362a7b7018;
L_0x56039b89c830 .array/port v0x56039b89b8b0, L_0x56039b89c8d0;
L_0x56039b89c8d0 .concat [ 2 2 0 0], v0x56039b89bf30_0, L_0x7f362a7b7060;
    .scope S_0x56039b86c830;
T_0 ;
    %wait E_0x56039b83bb40;
    %load/vec4 v0x56039b89b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56039b89b8b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56039b89b8b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56039b89b8b0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56039b89b8b0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56039b89ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x56039b89bbd0_0;
    %load/vec4 v0x56039b89baf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56039b89b8b0, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56039b86c6a0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x56039b89bdd0_0;
    %inv;
    %store/vec4 v0x56039b89bdd0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56039b86c6a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56039b89bdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56039b89c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56039b89c270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56039b89be90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56039b89bf30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56039b89c340_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56039b89c410_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56039b89c1a0_0, 0, 1;
    %vpi_call 2 49 "$display", "Register File Testbench Starting..." {0 0 0};
    %vpi_call 2 50 "$display", "Time\011we\011wr_addr\011wr_data\011rd_addr1\011rd_data1\011rd_addr2\011rd_data2" {0 0 0};
    %vpi_call 2 51 "$display", "----\011--\011-------\011-------\011--------\011--------\011--------\011--------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56039b89c270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56039b89c340_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56039b89c410_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "%0t\011%b\011%b\011%b\011%b\011%b\011%b\011%b", $time, v0x56039b89c270_0, v0x56039b89c340_0, v0x56039b89c410_0, v0x56039b89be90_0, v0x56039b89c030_0, v0x56039b89bf30_0, v0x56039b89c100_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56039b89c340_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56039b89c410_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 59 "$display", "%0t\011%b\011%b\011%b\011%b\011%b\011%b\011%b", $time, v0x56039b89c270_0, v0x56039b89c340_0, v0x56039b89c410_0, v0x56039b89be90_0, v0x56039b89c030_0, v0x56039b89bf30_0, v0x56039b89c100_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56039b89c340_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56039b89c410_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "%0t\011%b\011%b\011%b\011%b\011%b\011%b\011%b", $time, v0x56039b89c270_0, v0x56039b89c340_0, v0x56039b89c410_0, v0x56039b89be90_0, v0x56039b89c030_0, v0x56039b89bf30_0, v0x56039b89c100_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56039b89c340_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56039b89c410_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "%0t\011%b\011%b\011%b\011%b\011%b\011%b\011%b", $time, v0x56039b89c270_0, v0x56039b89c340_0, v0x56039b89c410_0, v0x56039b89be90_0, v0x56039b89c030_0, v0x56039b89bf30_0, v0x56039b89c100_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56039b89c270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56039b89be90_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56039b89bf30_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "%0t\011%b\011%b\011%b\011%b\011%b\011%b\011%b", $time, v0x56039b89c270_0, v0x56039b89c340_0, v0x56039b89c410_0, v0x56039b89be90_0, v0x56039b89c030_0, v0x56039b89bf30_0, v0x56039b89c100_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56039b89be90_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56039b89bf30_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 73 "$display", "%0t\011%b\011%b\011%b\011%b\011%b\011%b\011%b", $time, v0x56039b89c270_0, v0x56039b89c340_0, v0x56039b89c410_0, v0x56039b89be90_0, v0x56039b89c030_0, v0x56039b89bf30_0, v0x56039b89c100_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56039b89c1a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56039b89c1a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56039b89be90_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56039b89bf30_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 2 79 "$display", "%0t\011%b\011%b\011%b\011%b\011%b\011%b\011%b (after reset)", $time, v0x56039b89c270_0, v0x56039b89c340_0, v0x56039b89c410_0, v0x56039b89be90_0, v0x56039b89c030_0, v0x56039b89bf30_0, v0x56039b89c100_0 {0 0 0};
    %vpi_call 2 81 "$display", "\012Register File Testbench Completed." {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/register_file_tb.v";
    "src/register_file.v";
