
AVRASM ver. 2.1.30  C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm Wed Jun 06 13:28:33 2018

C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1086): warning: Register r4 already defined by the .DEF directive
C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1087): warning: Register r5 already defined by the .DEF directive
C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1088): warning: Register r6 already defined by the .DEF directive
C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1089): warning: Register r7 already defined by the .DEF directive
C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1090): warning: Register r8 already defined by the .DEF directive
C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1091): warning: Register r9 already defined by the .DEF directive
C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1092): warning: Register r11 already defined by the .DEF directive
C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1093): warning: Register r10 already defined by the .DEF directive
C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1094): warning: Register r13 already defined by the .DEF directive
C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1095): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 14.745600 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _C1=R4
                 	.DEF _C1_msb=R5
                 	.DEF _C2=R6
                 	.DEF _C2_msb=R7
                 	.DEF _Lm=R8
                 	.DEF _Lm_msb=R9
                 	.DEF _E=R11
                 	.DEF _rx_wr_index=R10
                 	.DEF _rx_rd_index=R13
                 	.DEF _rx_counter=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c02d      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b c04e      	RJMP _usart_rx_isr
00000c cff3      	RJMP 0x00
00000d c081      	RJMP _usart_tx_isr
00000e c0c4      	RJMP _adc_isr
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G100:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00001c 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00001d 0000
00001e 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x0:
00001f 2524
000020 6431
000021 252c
000022 6431      	.DB  0x24,0x25,0x31,0x64,0x2C,0x25,0x31,0x64
000023 252c
000024 6431
000025 0d0a
C:\Users\Pouya_Mn\Desktop\Vrsion 3 - Canada\Debug\List\V3Cand.asm(1140): warning: .cseg .db misalignment - padding zero byte
000026 0000      	.DB  0x2C,0x25,0x31,0x64,0xA,0xD,0x0
                 
                 __GLOBAL_INI_TBL:
000027 0001      	.DW  0x01
000028 0002      	.DW  0x02
000029 0038      	.DW  __REG_BIT_VARS*2
                 
00002a 0004      	.DW  0x04
00002b 000a      	.DW  0x0A
00002c 003a      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
00002d 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00002e 94f8      	CLI
00002f 27ee      	CLR  R30
000030 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000031 e0f1      	LDI  R31,1
000032 bffb      	OUT  GICR,R31
000033 bfeb      	OUT  GICR,R30
000034 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000035 e08d      	LDI  R24,(14-2)+1
000036 e0a2      	LDI  R26,2
000037 27bb      	CLR  R27
                 __CLEAR_REG:
000038 93ed      	ST   X+,R30
000039 958a      	DEC  R24
00003a f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00003b e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00003c e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00003d e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00003e 93ed      	ST   X+,R30
00003f 9701      	SBIW R24,1
000040 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000041 e4ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000042 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000043 9185      	LPM  R24,Z+
000044 9195      	LPM  R25,Z+
000045 9700      	SBIW R24,0
000046 f061      	BREQ __GLOBAL_INI_END
000047 91a5      	LPM  R26,Z+
000048 91b5      	LPM  R27,Z+
000049 9005      	LPM  R0,Z+
00004a 9015      	LPM  R1,Z+
00004b 01bf      	MOVW R22,R30
00004c 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00004d 9005      	LPM  R0,Z+
00004e 920d      	ST   X+,R0
00004f 9701      	SBIW R24,1
000050 f7e1      	BRNE __GLOBAL_INI_LOOP
000051 01fb      	MOVW R30,R22
000052 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000053 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000054 bfed      	OUT  SPL,R30
000055 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000056 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000057 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000058 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000059 c091      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 6/6/2018
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 14.745600 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;
                 ;#define     BUZZ        PORTD.3
                 ;#define     Re5v        PORTD.5
                 ;#define     Re12v       PORTD.6
                 ;
                 ;#define     LEDR        PORTB.0
                 ;#define     LEDG        PORTB.1
                 ;#define     LEDB        PORTB.2
                 ;
                 ;#define     Curr1       ADC.5
                 ;#define     Curr2       ADC.4
                 ;#define     LM35        ADC.2
                 ;
                 ;int C1,C2,Lm;
                 ;char E;
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 64
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 0048 {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
00005a 93ea      	ST   -Y,R30
00005b 93fa      	ST   -Y,R31
00005c b7ef      	IN   R30,SREG
00005d 93ea      	ST   -Y,R30
                 ; 0000 0049 char status,data;
                 ; 0000 004A status=UCSRA;
00005e d3c5      	RCALL __SAVELOCR2
                 ;	status -> R17
                 ;	data -> R16
00005f b11b      	IN   R17,11
                 ; 0000 004B data=UDR;
000060 b10c      	IN   R16,12
                 ; 0000 004C if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000061 2fe1      	MOV  R30,R17
000062 71ec      	ANDI R30,LOW(0x1C)
000063 f489      	BRNE _0x3
                 ; 0000 004D    {
                 ; 0000 004E    rx_buffer[rx_wr_index++]=data;
000064 2dea      	MOV  R30,R10
000065 94a3      	INC  R10
000066 e0f0      	LDI  R31,0
000067 5ae0      	SUBI R30,LOW(-_rx_buffer)
000068 4ffe      	SBCI R31,HIGH(-_rx_buffer)
000069 8300      	ST   Z,R16
                 ; 0000 004F #if RX_BUFFER_SIZE == 256
                 ; 0000 0050    // special case for receiver buffer size=256
                 ; 0000 0051    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0052 #else
                 ; 0000 0053    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
00006a e4e0      	LDI  R30,LOW(64)
00006b 15ea      	CP   R30,R10
00006c f409      	BRNE _0x4
00006d 24aa      	CLR  R10
                 ; 0000 0054    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
00006e 94c3      	INC  R12
00006f e4e0      	LDI  R30,LOW(64)
000070 15ec      	CP   R30,R12
000071 f419      	BRNE _0x5
                 ; 0000 0055       {
                 ; 0000 0056       rx_counter=0;
000072 24cc      	CLR  R12
                 ; 0000 0057       rx_buffer_overflow=1;
000073 9468      	SET
000074 f820      	BLD  R2,0
                 ; 0000 0058       }
                 ; 0000 0059 #endif
                 ; 0000 005A    }
                 _0x5:
                 ; 0000 005B }
                 _0x3:
000075 9109      	LD   R16,Y+
000076 9119      	LD   R17,Y+
000077 91e9      	LD   R30,Y+
000078 bfef      	OUT  SREG,R30
000079 91f9      	LD   R31,Y+
00007a 91e9      	LD   R30,Y+
00007b 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0062 {
                 _getchar:
                 ; .FSTART _getchar
                 ; 0000 0063 char data;
                 ; 0000 0064 while (rx_counter==0);
00007c 931a      	ST   -Y,R17
                 ;	data -> R17
                 _0x6:
00007d 20cc      	TST  R12
00007e f3f1      	BREQ _0x6
                 ; 0000 0065 data=rx_buffer[rx_rd_index++];
00007f 2ded      	MOV  R30,R13
000080 94d3      	INC  R13
000081 e0f0      	LDI  R31,0
000082 5ae0      	SUBI R30,LOW(-_rx_buffer)
000083 4ffe      	SBCI R31,HIGH(-_rx_buffer)
000084 8110      	LD   R17,Z
                 ; 0000 0066 #if RX_BUFFER_SIZE != 256
                 ; 0000 0067 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
000085 e4e0      	LDI  R30,LOW(64)
000086 15ed      	CP   R30,R13
000087 f409      	BRNE _0x9
000088 24dd      	CLR  R13
                 ; 0000 0068 #endif
                 ; 0000 0069 #asm("cli")
                 _0x9:
000089 94f8      	cli
                 ; 0000 006A --rx_counter;
00008a 94ca      	DEC  R12
                 ; 0000 006B #asm("sei")
00008b 9478      	sei
                 ; 0000 006C return data;
00008c 2fe1      	MOV  R30,R17
00008d 9119      	LD   R17,Y+
00008e 9508      	RET
                 ; 0000 006D }
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 64
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index=0,tx_rd_index=0;
                 ;#else
                 ;unsigned int tx_wr_index=0,tx_rd_index=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE < 256
                 ;unsigned char tx_counter=0;
                 ;#else
                 ;unsigned int tx_counter=0;
                 ;#endif
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 0083 {
                 _usart_tx_isr:
                 ; .FSTART _usart_tx_isr
00008f 93aa      	ST   -Y,R26
000090 93ea      	ST   -Y,R30
000091 93fa      	ST   -Y,R31
000092 b7ef      	IN   R30,SREG
000093 93ea      	ST   -Y,R30
                 ; 0000 0084 if (tx_counter)
000094 d238      	RCALL SUBOPT_0x0
000095 30e0      	CPI  R30,0
000096 f099      	BREQ _0xA
                 ; 0000 0085    {
                 ; 0000 0086    --tx_counter;
000097 d235      	RCALL SUBOPT_0x0
000098 50e1      	SUBI R30,LOW(1)
000099 93e0 01e2 	STS  _tx_counter,R30
                 ; 0000 0087    UDR=tx_buffer[tx_rd_index++];
00009b 91e0 01e1 	LDS  R30,_tx_rd_index
00009d 5fef      	SUBI R30,-LOW(1)
00009e 93e0 01e1 	STS  _tx_rd_index,R30
0000a0 d22f      	RCALL SUBOPT_0x1
0000a1 81e0      	LD   R30,Z
0000a2 b9ec      	OUT  0xC,R30
                 ; 0000 0088 #if TX_BUFFER_SIZE != 256
                 ; 0000 0089    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
0000a3 91a0 01e1 	LDS  R26,_tx_rd_index
0000a5 34a0      	CPI  R26,LOW(0x40)
0000a6 f419      	BRNE _0xB
0000a7 e0e0      	LDI  R30,LOW(0)
0000a8 93e0 01e1 	STS  _tx_rd_index,R30
                 ; 0000 008A #endif
                 ; 0000 008B    }
                 _0xB:
                 ; 0000 008C }
                 _0xA:
0000aa 91e9      	LD   R30,Y+
0000ab bfef      	OUT  SREG,R30
0000ac 91f9      	LD   R31,Y+
0000ad 91e9      	LD   R30,Y+
0000ae 91a9      	LD   R26,Y+
0000af 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0093 {
                 _putchar:
                 ; .FSTART _putchar
                 ; 0000 0094 while (tx_counter == TX_BUFFER_SIZE);
0000b0 93aa      	ST   -Y,R26
                 ;	c -> Y+0
                 _0xC:
0000b1 91a0 01e2 	LDS  R26,_tx_counter
0000b3 34a0      	CPI  R26,LOW(0x40)
0000b4 f3e1      	BREQ _0xC
                 ; 0000 0095 #asm("cli")
0000b5 94f8      	cli
                 ; 0000 0096 if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
0000b6 d216      	RCALL SUBOPT_0x0
0000b7 30e0      	CPI  R30,0
0000b8 f411      	BRNE _0x10
0000b9 995d      	SBIC 0xB,5
0000ba c014      	RJMP _0xF
                 _0x10:
                 ; 0000 0097    {
                 ; 0000 0098    tx_buffer[tx_wr_index++]=c;
0000bb 91e0 01e0 	LDS  R30,_tx_wr_index
0000bd 5fef      	SUBI R30,-LOW(1)
0000be 93e0 01e0 	STS  _tx_wr_index,R30
0000c0 d20f      	RCALL SUBOPT_0x1
0000c1 81a8      	LD   R26,Y
0000c2 83a0      	STD  Z+0,R26
                 ; 0000 0099 #if TX_BUFFER_SIZE != 256
                 ; 0000 009A    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
0000c3 91a0 01e0 	LDS  R26,_tx_wr_index
0000c5 34a0      	CPI  R26,LOW(0x40)
0000c6 f419      	BRNE _0x12
0000c7 e0e0      	LDI  R30,LOW(0)
0000c8 93e0 01e0 	STS  _tx_wr_index,R30
                 ; 0000 009B #endif
                 ; 0000 009C    ++tx_counter;
                 _0x12:
0000ca d202      	RCALL SUBOPT_0x0
0000cb 5fef      	SUBI R30,-LOW(1)
0000cc 93e0 01e2 	STS  _tx_counter,R30
                 ; 0000 009D    }
                 ; 0000 009E else
0000ce c002      	RJMP _0x13
                 _0xF:
                 ; 0000 009F    UDR=c;
0000cf 81e8      	LD   R30,Y
0000d0 b9ec      	OUT  0xC,R30
                 ; 0000 00A0 #asm("sei")
                 _0x13:
0000d1 9478      	sei
                 ; 0000 00A1 }
0000d2 c016      	RJMP _0x2060001
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;unsigned char adc_data;
                 ;// Voltage Reference: AVCC pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (1<<ADLAR))
                 ;
                 ;// ADC interrupt service routine
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 00AE {
                 _adc_isr:
                 ; .FSTART _adc_isr
0000d3 93ea      	ST   -Y,R30
                 ; 0000 00AF // Read the 8 most significant bits
                 ; 0000 00B0 // of the AD conversion result
                 ; 0000 00B1 adc_data=ADCH;
0000d4 b1e5      	IN   R30,0x5
0000d5 93e0 01e3 	STS  _adc_data,R30
                 ; 0000 00B2 }
0000d7 91e9      	LD   R30,Y+
0000d8 9518      	RETI
                 ; .FEND
                 ;
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;// with noise canceling
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 00B8 {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 00B9 ADMUX=adc_input | ADC_VREF_TYPE;
0000d9 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
0000da 81e8      	LD   R30,Y
0000db 66e0      	ORI  R30,LOW(0x60)
0000dc b9e7      	OUT  0x7,R30
                 ; 0000 00BA // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 00BB delay_us(10);
                +
0000dd e381     +LDI R24 , LOW ( 49 )
                +__DELAY_USB_LOOP :
0000de 958a     +DEC R24
0000df f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 49
                 ; 0000 00BC #asm
                 ; 0000 00BD     in   r30,mcucr
0000e0 b7e5          in   r30,mcucr
                 ; 0000 00BE     cbr  r30,__sm_mask
0000e1 78ef          cbr  r30,__sm_mask
                 ; 0000 00BF     sbr  r30,__se_bit | __sm_adc_noise_red
0000e2 69e0          sbr  r30,__se_bit | __sm_adc_noise_red
                 ; 0000 00C0     out  mcucr,r30
0000e3 bfe5          out  mcucr,r30
                 ; 0000 00C1     sleep
0000e4 9588          sleep
                 ; 0000 00C2     cbr  r30,__se_bit
0000e5 77ef          cbr  r30,__se_bit
                 ; 0000 00C3     out  mcucr,r30
0000e6 bfe5          out  mcucr,r30
                 ; 0000 00C4 #endasm
                 ; 0000 00C5 return adc_data;
0000e7 91e0 01e3 	LDS  R30,_adc_data
                 _0x2060001:
0000e9 9621      	ADIW R28,1
0000ea 9508      	RET
                 ; 0000 00C6 }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 00C9 {
                 _main:
                 ; .FSTART _main
                 ; 0000 00CA // Declare your local variables here
                 ; 0000 00CB 
                 ; 0000 00CC // Input/Output Ports initialization
                 ; 0000 00CD // Port B initialization
                 ; 0000 00CE // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 00CF DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
0000eb e0e7      	LDI  R30,LOW(7)
0000ec bbe7      	OUT  0x17,R30
                 ; 0000 00D0 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=0 Bit1=0 Bit0=0
                 ; 0000 00D1 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000ed e0e0      	LDI  R30,LOW(0)
0000ee bbe8      	OUT  0x18,R30
                 ; 0000 00D2 
                 ; 0000 00D3 // Port C initialization
                 ; 0000 00D4 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00D5 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000ef bbe4      	OUT  0x14,R30
                 ; 0000 00D6 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00D7 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000f0 bbe5      	OUT  0x15,R30
                 ; 0000 00D8 
                 ; 0000 00D9 // Port D initialization
                 ; 0000 00DA // Function: Bit7=In Bit6=Out Bit5=Out Bit4=In Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 00DB DDRD=(0<<DDD7) | (1<<DDD6) | (1<<DDD5) | (0<<DDD4) | (1<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000f1 e6e8      	LDI  R30,LOW(104)
0000f2 bbe1      	OUT  0x11,R30
                 ; 0000 00DC // State: Bit7=T Bit6=0 Bit5=0 Bit4=T Bit3=1 Bit2=T Bit1=T Bit0=T
                 ; 0000 00DD PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (1<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000f3 e0e8      	LDI  R30,LOW(8)
0000f4 bbe2      	OUT  0x12,R30
                 ; 0000 00DE 
                 ; 0000 00DF // Timer/Counter 0 initialization
                 ; 0000 00E0 // Clock source: System Clock
                 ; 0000 00E1 // Clock value: Timer 0 Stopped
                 ; 0000 00E2 TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
0000f5 e0e0      	LDI  R30,LOW(0)
0000f6 bfe3      	OUT  0x33,R30
                 ; 0000 00E3 TCNT0=0x00;
0000f7 bfe2      	OUT  0x32,R30
                 ; 0000 00E4 
                 ; 0000 00E5 // Timer/Counter 1 initialization
                 ; 0000 00E6 // Clock source: System Clock
                 ; 0000 00E7 // Clock value: Timer1 Stopped
                 ; 0000 00E8 // Mode: Normal top=0xFFFF
                 ; 0000 00E9 // OC1A output: Disconnected
                 ; 0000 00EA // OC1B output: Disconnected
                 ; 0000 00EB // Noise Canceler: Off
                 ; 0000 00EC // Input Capture on Falling Edge
                 ; 0000 00ED // Timer1 Overflow Interrupt: Off
                 ; 0000 00EE // Input Capture Interrupt: Off
                 ; 0000 00EF // Compare A Match Interrupt: Off
                 ; 0000 00F0 // Compare B Match Interrupt: Off
                 ; 0000 00F1 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000f8 bdef      	OUT  0x2F,R30
                 ; 0000 00F2 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000f9 bdee      	OUT  0x2E,R30
                 ; 0000 00F3 TCNT1H=0x00;
0000fa bded      	OUT  0x2D,R30
                 ; 0000 00F4 TCNT1L=0x00;
0000fb bdec      	OUT  0x2C,R30
                 ; 0000 00F5 ICR1H=0x00;
0000fc bde7      	OUT  0x27,R30
                 ; 0000 00F6 ICR1L=0x00;
0000fd bde6      	OUT  0x26,R30
                 ; 0000 00F7 OCR1AH=0x00;
0000fe bdeb      	OUT  0x2B,R30
                 ; 0000 00F8 OCR1AL=0x00;
0000ff bdea      	OUT  0x2A,R30
                 ; 0000 00F9 OCR1BH=0x00;
000100 bde9      	OUT  0x29,R30
                 ; 0000 00FA OCR1BL=0x00;
000101 bde8      	OUT  0x28,R30
                 ; 0000 00FB 
                 ; 0000 00FC // Timer/Counter 2 initialization
                 ; 0000 00FD // Clock source: System Clock
                 ; 0000 00FE // Clock value: Timer2 Stopped
                 ; 0000 00FF // Mode: Normal top=0xFF
                 ; 0000 0100 // OC2 output: Disconnected
                 ; 0000 0101 ASSR=0<<AS2;
000102 bde2      	OUT  0x22,R30
                 ; 0000 0102 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000103 bde5      	OUT  0x25,R30
                 ; 0000 0103 TCNT2=0x00;
000104 bde4      	OUT  0x24,R30
                 ; 0000 0104 OCR2=0x00;
000105 bde3      	OUT  0x23,R30
                 ; 0000 0105 
                 ; 0000 0106 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0107 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
000106 bfe9      	OUT  0x39,R30
                 ; 0000 0108 
                 ; 0000 0109 // External Interrupt(s) initialization
                 ; 0000 010A // INT0: Off
                 ; 0000 010B // INT1: Off
                 ; 0000 010C MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000107 bfe5      	OUT  0x35,R30
                 ; 0000 010D 
                 ; 0000 010E // USART initialization
                 ; 0000 010F // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0110 // USART Receiver: On
                 ; 0000 0111 // USART Transmitter: On
                 ; 0000 0112 // USART Mode: Asynchronous
                 ; 0000 0113 // USART Baud Rate: 115200
                 ; 0000 0114 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
000108 b9eb      	OUT  0xB,R30
                 ; 0000 0115 UCSRB=(1<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000109 ede8      	LDI  R30,LOW(216)
00010a b9ea      	OUT  0xA,R30
                 ; 0000 0116 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
00010b e8e6      	LDI  R30,LOW(134)
00010c bde0      	OUT  0x20,R30
                 ; 0000 0117 UBRRH=0x00;
00010d e0e0      	LDI  R30,LOW(0)
00010e bde0      	OUT  0x20,R30
                 ; 0000 0118 UBRRL=0x07;
00010f e0e7      	LDI  R30,LOW(7)
000110 b9e9      	OUT  0x9,R30
                 ; 0000 0119 
                 ; 0000 011A // Analog Comparator initialization
                 ; 0000 011B // Analog Comparator: Off
                 ; 0000 011C // The Analog Comparator's positive input is
                 ; 0000 011D // connected to the AIN0 pin
                 ; 0000 011E // The Analog Comparator's negative input is
                 ; 0000 011F // connected to the AIN1 pin
                 ; 0000 0120 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000111 e8e0      	LDI  R30,LOW(128)
000112 b9e8      	OUT  0x8,R30
                 ; 0000 0121 
                 ; 0000 0122 // ADC initialization
                 ; 0000 0123 // ADC Clock frequency: 230.400 kHz
                 ; 0000 0124 // ADC Voltage Reference: AVCC pin
                 ; 0000 0125 // Only the 8 most significant bits of
                 ; 0000 0126 // the AD conversion result are used
                 ; 0000 0127 ADMUX=ADC_VREF_TYPE;
000113 e6e0      	LDI  R30,LOW(96)
000114 b9e7      	OUT  0x7,R30
                 ; 0000 0128 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (1<<ADIE) | (1<<ADPS2) | (1<<ADPS1) | (0<<ADPS0);
000115 e8ee      	LDI  R30,LOW(142)
000116 b9e6      	OUT  0x6,R30
                 ; 0000 0129 SFIOR=(0<<ACME);
000117 e0e0      	LDI  R30,LOW(0)
000118 bfe0      	OUT  0x30,R30
                 ; 0000 012A 
                 ; 0000 012B // SPI initialization
                 ; 0000 012C // SPI disabled
                 ; 0000 012D SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000119 b9ed      	OUT  0xD,R30
                 ; 0000 012E 
                 ; 0000 012F // TWI initialization
                 ; 0000 0130 // TWI disabled
                 ; 0000 0131 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00011a bfe6      	OUT  0x36,R30
                 ; 0000 0132 
                 ; 0000 0133 // Global enable interrupts
                 ; 0000 0134 #asm("sei")
00011b 9478      	sei
                 ; 0000 0135 
                 ; 0000 0136 
                 ; 0000 0137 BUZZ=0;
00011c d1b8      	RCALL SUBOPT_0x2
                 ; 0000 0138 delay_ms(200);
                 ; 0000 0139 BUZZ=1;
                 ; 0000 013A delay_ms(100);
                 ; 0000 013B BUZZ=0;
00011d d1b7      	RCALL SUBOPT_0x2
                 ; 0000 013C delay_ms(200);
                 ; 0000 013D BUZZ=1;
                 ; 0000 013E delay_ms(100);
                 ; 0000 013F BUZZ=0;
00011e d1b6      	RCALL SUBOPT_0x2
                 ; 0000 0140 delay_ms(200);
                 ; 0000 0141 BUZZ=1;
                 ; 0000 0142 delay_ms(100);
                 ; 0000 0143 
                 ; 0000 0144 Re5v=1;
00011f 9a95      	SBI  0x12,5
                 ; 0000 0145 Re12v=1;
000120 9a96      	SBI  0x12,6
                 ; 0000 0146 
                 ; 0000 0147 while (1)
                 _0x24:
                 ; 0000 0148       {
                 ; 0000 0149       C1=read_adc(5);
000121 e0a5      	LDI  R26,LOW(5)
000122 dfb6      	RCALL _read_adc
000123 2e4e      	MOV  R4,R30
000124 2455      	CLR  R5
                 ; 0000 014A       C2=read_adc(4);
000125 e0a4      	LDI  R26,LOW(4)
000126 dfb2      	RCALL _read_adc
000127 2e6e      	MOV  R6,R30
000128 2477      	CLR  R7
                 ; 0000 014B       Lm=read_adc(2);
000129 e0a2      	LDI  R26,LOW(2)
00012a dfae      	RCALL _read_adc
00012b 2e8e      	MOV  R8,R30
00012c 2499      	CLR  R9
                 ; 0000 014C       delay_ms(10);
00012d e0aa      	LDI  R26,LOW(10)
00012e e0b0      	LDI  R27,0
00012f d1eb      	RCALL _delay_ms
                 ; 0000 014D 
                 ; 0000 014E       if(rx_counter > 0)
000130 e0e0      	LDI  R30,LOW(0)
000131 15ec      	CP   R30,R12
000132 f590      	BRSH _0x27
                 ; 0000 014F 
                 ; 0000 0150             {
                 ; 0000 0151                     Lm=(Lm/2.045);
000133 d1a9      	RCALL SUBOPT_0x3
                 ; 0000 0152                     if (Lm >= 45)
000134 168e      	CP   R8,R30
000135 069f      	CPC  R9,R31
000136 f014      	BRLT _0x28
                 ; 0000 0153                     {
                 ; 0000 0154                     BUZZ=0;
000137 9893      	CBI  0x12,3
                 ; 0000 0155                     }
                 ; 0000 0156                     else
000138 c001      	RJMP _0x2B
                 _0x28:
                 ; 0000 0157                     {
                 ; 0000 0158                     BUZZ=1;
000139 9a93      	SBI  0x12,3
                 ; 0000 0159                     }
                 _0x2B:
                 ; 0000 015A                     E=getchar();
00013a df41      	RCALL _getchar
00013b 2ebe      	MOV  R11,R30
                 ; 0000 015B                     if(E=='U')
00013c e5e5      	LDI  R30,LOW(85)
00013d 15eb      	CP   R30,R11
00013e f469      	BRNE _0x2E
                 ; 0000 015C                     {
                 ; 0000 015D                     printf(
                 ; 0000 015E                     "$%1d,%1d,%1d\n\r",C2,C1,Lm);
                +
00013f e3ee     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000140 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
000141 93fa      	ST   -Y,R31
000142 93ea      	ST   -Y,R30
000143 01f3      	MOVW R30,R6
000144 d1a7      	RCALL SUBOPT_0x4
000145 01f2      	MOVW R30,R4
000146 d1a5      	RCALL SUBOPT_0x4
000147 01f4      	MOVW R30,R8
000148 d1a3      	RCALL SUBOPT_0x4
000149 e08c      	LDI  R24,12
00014a d14b      	RCALL _printf
00014b 962e      	ADIW R28,14
                 ; 0000 015F                     }
                 ; 0000 0160                     if( E == 'A' )
                 _0x2E:
00014c e4e1      	LDI  R30,LOW(65)
00014d 15eb      	CP   R30,R11
00014e f409      	BRNE _0x2F
                 ; 0000 0161                     {
                 ; 0000 0162                     Re5v=1;
00014f 9a95      	SBI  0x12,5
                 ; 0000 0163                     }
                 ; 0000 0164                     if( E == 'B' )
                 _0x2F:
000150 e4e2      	LDI  R30,LOW(66)
000151 15eb      	CP   R30,R11
000152 f409      	BRNE _0x32
                 ; 0000 0165                     {
                 ; 0000 0166                     Re5v=0;
000153 9895      	CBI  0x12,5
                 ; 0000 0167                     }
                 ; 0000 0168                     if( E == 'C' )
                 _0x32:
000154 e4e3      	LDI  R30,LOW(67)
000155 15eb      	CP   R30,R11
000156 f409      	BRNE _0x35
                 ; 0000 0169                     {
                 ; 0000 016A                     Re12v=1;
000157 9a96      	SBI  0x12,6
                 ; 0000 016B                     }
                 ; 0000 016C                     if( E == 'D' )
                 _0x35:
000158 e4e4      	LDI  R30,LOW(68)
000159 15eb      	CP   R30,R11
00015a f409      	BRNE _0x38
                 ; 0000 016D                     {
                 ; 0000 016E                     Re12v=0;
00015b 9896      	CBI  0x12,6
                 ; 0000 016F                     }
                 ; 0000 0170                     if( E == 'Z' )
                 _0x38:
00015c e5ea      	LDI  R30,LOW(90)
00015d 15eb      	CP   R30,R11
00015e f409      	BRNE _0x3B
                 ; 0000 0171                     {
                 ; 0000 0172                     BUZZ=0;
00015f 9893      	CBI  0x12,3
                 ; 0000 0173                     }
                 ; 0000 0174                     if( E == 'M' )
                 _0x3B:
000160 e4ed      	LDI  R30,LOW(77)
000161 15eb      	CP   R30,R11
000162 f409      	BRNE _0x3E
                 ; 0000 0175                     {
                 ; 0000 0176                     BUZZ=1;
000163 9a93      	SBI  0x12,3
                 ; 0000 0177                     }
                 ; 0000 0178             }
                 _0x3E:
                 ; 0000 0179 
                 ; 0000 017A             else if (rx_counter == 0)
000164 c00c      	RJMP _0x41
                 _0x27:
000165 20cc      	TST  R12
000166 f451      	BRNE _0x42
                 ; 0000 017B             {
                 ; 0000 017C                    Lm=(Lm/2.045);
000167 d175      	RCALL SUBOPT_0x3
                 ; 0000 017D                     if (Lm > 45)
000168 15e8      	CP   R30,R8
000169 05f9      	CPC  R31,R9
00016a f424      	BRGE _0x43
                 ; 0000 017E                     {
                 ; 0000 017F                     BUZZ=0;
00016b 9893      	CBI  0x12,3
                 ; 0000 0180                     LEDG=0;
00016c 98c1      	CBI  0x18,1
                 ; 0000 0181                     LEDR=1;
00016d 9ac0      	SBI  0x18,0
                 ; 0000 0182                     }
                 ; 0000 0183                     else
00016e c002      	RJMP _0x4A
                 _0x43:
                 ; 0000 0184                     {
                 ; 0000 0185                     BUZZ=1;
00016f 9a93      	SBI  0x12,3
                 ; 0000 0186                     LEDR=0;
000170 98c0      	CBI  0x18,0
                 ; 0000 0187                     }
                 _0x4A:
                 ; 0000 0188             }
                 ; 0000 0189       }
                 _0x42:
                 _0x41:
000171 cfaf      	RJMP _0x24
                 ; 0000 018A }
                 _0x4F:
000172 cfff      	RJMP _0x4F
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_usart_G100:
                 ; .FSTART _put_usart_G100
000173 d17b      	RCALL SUBOPT_0x5
000174 81aa      	LDD  R26,Y+2
000175 df3a      	RCALL _putchar
000176 81a8      	LD   R26,Y
000177 81b9      	LDD  R27,Y+1
000178 91ed      	LD   R30,X+
000179 91fd      	LD   R31,X+
00017a 9631      	ADIW R30,1
00017b 93fe      	ST   -X,R31
00017c 93ee      	ST   -X,R30
00017d 9623      	ADIW R28,3
00017e 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
00017f d16f      	RCALL SUBOPT_0x5
000180 9726      	SBIW R28,6
000181 d29e      	RCALL __SAVELOCR6
000182 e010      	LDI  R17,0
000183 85ac      	LDD  R26,Y+12
000184 85bd      	LDD  R27,Y+12+1
000185 e0e0      	LDI  R30,LOW(0)
000186 e0f0      	LDI  R31,HIGH(0)
000187 93ed      	ST   X+,R30
000188 93fc      	ST   X,R31
                 _0x2000016:
000189 89ea      	LDD  R30,Y+18
00018a 89fb      	LDD  R31,Y+18+1
00018b 9631      	ADIW R30,1
00018c 8bea      	STD  Y+18,R30
00018d 8bfb      	STD  Y+18+1,R31
00018e 9731      	SBIW R30,1
00018f 91e4      	LPM  R30,Z
000190 2f2e      	MOV  R18,R30
000191 30e0      	CPI  R30,0
000192 f409      	BRNE PC+2
000193 c0fc      	RJMP _0x2000018
000194 2fe1      	MOV  R30,R17
000195 30e0      	CPI  R30,0
000196 f431      	BRNE _0x200001C
000197 3225      	CPI  R18,37
000198 f411      	BRNE _0x200001D
000199 e011      	LDI  R17,LOW(1)
00019a c001      	RJMP _0x200001E
                 _0x200001D:
00019b d156      	RCALL SUBOPT_0x6
                 _0x200001E:
00019c c0f2      	RJMP _0x200001B
                 _0x200001C:
00019d 30e1      	CPI  R30,LOW(0x1)
00019e f4a1      	BRNE _0x200001F
00019f 3225      	CPI  R18,37
0001a0 f411      	BRNE _0x2000020
0001a1 d150      	RCALL SUBOPT_0x6
0001a2 c0eb      	RJMP _0x20000CC
                 _0x2000020:
0001a3 e012      	LDI  R17,LOW(2)
0001a4 e040      	LDI  R20,LOW(0)
0001a5 e000      	LDI  R16,LOW(0)
0001a6 322d      	CPI  R18,45
0001a7 f411      	BRNE _0x2000021
0001a8 e001      	LDI  R16,LOW(1)
0001a9 c0e5      	RJMP _0x200001B
                 _0x2000021:
0001aa 322b      	CPI  R18,43
0001ab f411      	BRNE _0x2000022
0001ac e24b      	LDI  R20,LOW(43)
0001ad c0e1      	RJMP _0x200001B
                 _0x2000022:
0001ae 3220      	CPI  R18,32
0001af f411      	BRNE _0x2000023
0001b0 e240      	LDI  R20,LOW(32)
0001b1 c0dd      	RJMP _0x200001B
                 _0x2000023:
0001b2 c002      	RJMP _0x2000024
                 _0x200001F:
0001b3 30e2      	CPI  R30,LOW(0x2)
0001b4 f439      	BRNE _0x2000025
                 _0x2000024:
0001b5 e050      	LDI  R21,LOW(0)
0001b6 e013      	LDI  R17,LOW(3)
0001b7 3320      	CPI  R18,48
0001b8 f411      	BRNE _0x2000026
0001b9 6800      	ORI  R16,LOW(128)
0001ba c0d4      	RJMP _0x200001B
                 _0x2000026:
0001bb c003      	RJMP _0x2000027
                 _0x2000025:
0001bc 30e3      	CPI  R30,LOW(0x3)
0001bd f009      	BREQ PC+2
0001be c0d0      	RJMP _0x200001B
                 _0x2000027:
0001bf 3320      	CPI  R18,48
0001c0 f010      	BRLO _0x200002A
0001c1 332a      	CPI  R18,58
0001c2 f008      	BRLO _0x200002B
                 _0x200002A:
0001c3 c007      	RJMP _0x2000029
                 _0x200002B:
0001c4 e0aa      	LDI  R26,LOW(10)
0001c5 9f5a      	MUL  R21,R26
0001c6 2d50      	MOV  R21,R0
0001c7 2fe2      	MOV  R30,R18
0001c8 53e0      	SUBI R30,LOW(48)
0001c9 0f5e      	ADD  R21,R30
0001ca c0c4      	RJMP _0x200001B
                 _0x2000029:
0001cb 2fe2      	MOV  R30,R18
0001cc 36e3      	CPI  R30,LOW(0x63)
0001cd f439      	BRNE _0x200002F
0001ce d12a      	RCALL SUBOPT_0x7
0001cf d12c      	RCALL SUBOPT_0x8
0001d0 d128      	RCALL SUBOPT_0x7
0001d1 81a4      	LDD  R26,Z+4
0001d2 93aa      	ST   -Y,R26
0001d3 d12c      	RCALL SUBOPT_0x9
0001d4 c0b9      	RJMP _0x2000030
                 _0x200002F:
0001d5 37e3      	CPI  R30,LOW(0x73)
0001d6 f429      	BRNE _0x2000032
0001d7 d12e      	RCALL SUBOPT_0xA
0001d8 d12f      	RCALL SUBOPT_0xB
0001d9 d0dc      	RCALL _strlen
0001da 2f1e      	MOV  R17,R30
0001db c007      	RJMP _0x2000033
                 _0x2000032:
0001dc 37e0      	CPI  R30,LOW(0x70)
0001dd f449      	BRNE _0x2000035
0001de d127      	RCALL SUBOPT_0xA
0001df d128      	RCALL SUBOPT_0xB
0001e0 d0e0      	RCALL _strlenf
0001e1 2f1e      	MOV  R17,R30
0001e2 6008      	ORI  R16,LOW(8)
                 _0x2000033:
0001e3 6002      	ORI  R16,LOW(2)
0001e4 770f      	ANDI R16,LOW(127)
0001e5 e030      	LDI  R19,LOW(0)
0001e6 c02d      	RJMP _0x2000036
                 _0x2000035:
0001e7 36e4      	CPI  R30,LOW(0x64)
0001e8 f011      	BREQ _0x2000039
0001e9 36e9      	CPI  R30,LOW(0x69)
0001ea f411      	BRNE _0x200003A
                 _0x2000039:
0001eb 6004      	ORI  R16,LOW(4)
0001ec c002      	RJMP _0x200003B
                 _0x200003A:
0001ed 37e5      	CPI  R30,LOW(0x75)
0001ee f429      	BRNE _0x200003C
                 _0x200003B:
0001ef e2e6      	LDI  R30,LOW(_tbl10_G100*2)
0001f0 e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
0001f1 d11f      	RCALL SUBOPT_0xC
0001f2 e015      	LDI  R17,LOW(5)
0001f3 c00b      	RJMP _0x200003D
                 _0x200003C:
0001f4 35e8      	CPI  R30,LOW(0x58)
0001f5 f411      	BRNE _0x200003F
0001f6 6008      	ORI  R16,LOW(8)
0001f7 c003      	RJMP _0x2000040
                 _0x200003F:
0001f8 37e8      	CPI  R30,LOW(0x78)
0001f9 f009      	BREQ PC+2
0001fa c093      	RJMP _0x2000071
                 _0x2000040:
0001fb e3e0      	LDI  R30,LOW(_tbl16_G100*2)
0001fc e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
0001fd d113      	RCALL SUBOPT_0xC
0001fe e014      	LDI  R17,LOW(4)
                 _0x200003D:
0001ff ff02      	SBRS R16,2
000200 c011      	RJMP _0x2000042
000201 d104      	RCALL SUBOPT_0xA
000202 d111      	RCALL SUBOPT_0xD
000203 85ab      	LDD  R26,Y+11
000204 23aa      	TST  R26
000205 f432      	BRPL _0x2000043
000206 85ea      	LDD  R30,Y+10
000207 85fb      	LDD  R31,Y+10+1
000208 d1f9      	RCALL __ANEGW1
000209 87ea      	STD  Y+10,R30
00020a 87fb      	STD  Y+10+1,R31
00020b e24d      	LDI  R20,LOW(45)
                 _0x2000043:
00020c 3040      	CPI  R20,0
00020d f011      	BREQ _0x2000044
00020e 5f1f      	SUBI R17,-LOW(1)
00020f c001      	RJMP _0x2000045
                 _0x2000044:
000210 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
000211 c002      	RJMP _0x2000046
                 _0x2000042:
000212 d0f3      	RCALL SUBOPT_0xA
000213 d100      	RCALL SUBOPT_0xD
                 _0x2000046:
                 _0x2000036:
000214 fd00      	SBRC R16,0
000215 c010      	RJMP _0x2000047
                 _0x2000048:
000216 1715      	CP   R17,R21
000217 f470      	BRSH _0x200004A
000218 ff07      	SBRS R16,7
000219 c008      	RJMP _0x200004B
00021a ff02      	SBRS R16,2
00021b c004      	RJMP _0x200004C
00021c 7f0b      	ANDI R16,LOW(251)
00021d 2f24      	MOV  R18,R20
00021e 5011      	SUBI R17,LOW(1)
00021f c001      	RJMP _0x200004D
                 _0x200004C:
000220 e320      	LDI  R18,LOW(48)
                 _0x200004D:
000221 c001      	RJMP _0x200004E
                 _0x200004B:
000222 e220      	LDI  R18,LOW(32)
                 _0x200004E:
000223 d0ce      	RCALL SUBOPT_0x6
000224 5051      	SUBI R21,LOW(1)
000225 cff0      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
000226 2f31      	MOV  R19,R17
000227 ff01      	SBRS R16,1
000228 c015      	RJMP _0x200004F
                 _0x2000050:
000229 3030      	CPI  R19,0
00022a f091      	BREQ _0x2000052
00022b ff03      	SBRS R16,3
00022c c005      	RJMP _0x2000053
00022d 81ee      	LDD  R30,Y+6
00022e 81ff      	LDD  R31,Y+6+1
00022f 9125      	LPM  R18,Z+
000230 d0e0      	RCALL SUBOPT_0xC
000231 c005      	RJMP _0x2000054
                 _0x2000053:
000232 81ae      	LDD  R26,Y+6
000233 81bf      	LDD  R27,Y+6+1
000234 912d      	LD   R18,X+
000235 83ae      	STD  Y+6,R26
000236 83bf      	STD  Y+6+1,R27
                 _0x2000054:
000237 d0ba      	RCALL SUBOPT_0x6
000238 3050      	CPI  R21,0
000239 f009      	BREQ _0x2000055
00023a 5051      	SUBI R21,LOW(1)
                 _0x2000055:
00023b 5031      	SUBI R19,LOW(1)
00023c cfec      	RJMP _0x2000050
                 _0x2000052:
00023d c047      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
00023e e320      	LDI  R18,LOW(48)
00023f 81ee      	LDD  R30,Y+6
000240 81ff      	LDD  R31,Y+6+1
000241 d1d5      	RCALL __GETW1PF
000242 87e8      	STD  Y+8,R30
000243 87f9      	STD  Y+8+1,R31
000244 81ee      	LDD  R30,Y+6
000245 81ff      	LDD  R31,Y+6+1
000246 9632      	ADIW R30,2
000247 d0c9      	RCALL SUBOPT_0xC
                 _0x200005A:
000248 85e8      	LDD  R30,Y+8
000249 85f9      	LDD  R31,Y+8+1
00024a 85aa      	LDD  R26,Y+10
00024b 85bb      	LDD  R27,Y+10+1
00024c 17ae      	CP   R26,R30
00024d 07bf      	CPC  R27,R31
00024e f050      	BRLO _0x200005C
00024f 5f2f      	SUBI R18,-LOW(1)
000250 85a8      	LDD  R26,Y+8
000251 85b9      	LDD  R27,Y+8+1
000252 85ea      	LDD  R30,Y+10
000253 85fb      	LDD  R31,Y+10+1
000254 1bea      	SUB  R30,R26
000255 0bfb      	SBC  R31,R27
000256 87ea      	STD  Y+10,R30
000257 87fb      	STD  Y+10+1,R31
000258 cfef      	RJMP _0x200005A
                 _0x200005C:
000259 332a      	CPI  R18,58
00025a f028      	BRLO _0x200005D
00025b ff03      	SBRS R16,3
00025c c002      	RJMP _0x200005E
00025d 5f29      	SUBI R18,-LOW(7)
00025e c001      	RJMP _0x200005F
                 _0x200005E:
00025f 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
000260 fd04      	SBRC R16,4
000261 c019      	RJMP _0x2000061
000262 3321      	CPI  R18,49
000263 f420      	BRSH _0x2000063
000264 85a8      	LDD  R26,Y+8
000265 85b9      	LDD  R27,Y+8+1
000266 9711      	SBIW R26,1
000267 f409      	BRNE _0x2000062
                 _0x2000063:
000268 c009      	RJMP _0x20000CD
                 _0x2000062:
000269 1753      	CP   R21,R19
00026a f010      	BRLO _0x2000067
00026b ff00      	SBRS R16,0
00026c c001      	RJMP _0x2000068
                 _0x2000067:
00026d c011      	RJMP _0x2000066
                 _0x2000068:
00026e e220      	LDI  R18,LOW(32)
00026f ff07      	SBRS R16,7
000270 c00a      	RJMP _0x2000069
000271 e320      	LDI  R18,LOW(48)
                 _0x20000CD:
000272 6100      	ORI  R16,LOW(16)
000273 ff02      	SBRS R16,2
000274 c006      	RJMP _0x200006A
000275 7f0b      	ANDI R16,LOW(251)
000276 934a      	ST   -Y,R20
000277 d088      	RCALL SUBOPT_0x9
000278 3050      	CPI  R21,0
000279 f009      	BREQ _0x200006B
00027a 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
00027b d076      	RCALL SUBOPT_0x6
00027c 3050      	CPI  R21,0
00027d f009      	BREQ _0x200006C
00027e 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
00027f 5031      	SUBI R19,LOW(1)
000280 85a8      	LDD  R26,Y+8
000281 85b9      	LDD  R27,Y+8+1
000282 9712      	SBIW R26,2
000283 f008      	BRLO _0x2000059
000284 cfb9      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
000285 ff00      	SBRS R16,0
000286 c007      	RJMP _0x200006D
                 _0x200006E:
000287 3050      	CPI  R21,0
000288 f029      	BREQ _0x2000070
000289 5051      	SUBI R21,LOW(1)
00028a e2e0      	LDI  R30,LOW(32)
00028b 93ea      	ST   -Y,R30
00028c d073      	RCALL SUBOPT_0x9
00028d cff9      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
00028e e010      	LDI  R17,LOW(0)
                 _0x200001B:
00028f cef9      	RJMP _0x2000016
                 _0x2000018:
000290 85ac      	LDD  R26,Y+12
000291 85bd      	LDD  R27,Y+12+1
000292 d180      	RCALL __GETW1P
000293 d193      	RCALL __LOADLOCR6
000294 9664      	ADIW R28,20
000295 9508      	RET
                 ; .FEND
                 _printf:
                 ; .FSTART _printf
000296 92ff      	PUSH R15
000297 2ef8      	MOV  R15,R24
000298 9726      	SBIW R28,6
000299 d18a      	RCALL __SAVELOCR2
00029a 01de      	MOVW R26,R28
00029b 9614      	ADIW R26,4
00029c d161      	RCALL __ADDW2R15
00029d 018d      	MOVW R16,R26
00029e e0e0      	LDI  R30,LOW(0)
00029f 83ec      	STD  Y+4,R30
0002a0 83ed      	STD  Y+4+1,R30
0002a1 83ee      	STD  Y+6,R30
0002a2 83ef      	STD  Y+6+1,R30
0002a3 01de      	MOVW R26,R28
0002a4 9618      	ADIW R26,8
0002a5 d158      	RCALL __ADDW2R15
0002a6 d16c      	RCALL __GETW1P
0002a7 93fa      	ST   -Y,R31
0002a8 93ea      	ST   -Y,R30
0002a9 931a      	ST   -Y,R17
0002aa 930a      	ST   -Y,R16
0002ab e7e3      	LDI  R30,LOW(_put_usart_G100)
0002ac e0f1      	LDI  R31,HIGH(_put_usart_G100)
0002ad 93fa      	ST   -Y,R31
0002ae 93ea      	ST   -Y,R30
0002af 01de      	MOVW R26,R28
0002b0 9618      	ADIW R26,8
0002b1 decd      	RCALL __print_G100
0002b2 d178      	RCALL __LOADLOCR2
0002b3 9628      	ADIW R28,8
0002b4 90ff      	POP  R15
0002b5 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
0002b6 d038      	RCALL SUBOPT_0x5
0002b7 91a9          ld   r26,y+
0002b8 91b9          ld   r27,y+
0002b9 27ee          clr  r30
0002ba 27ff          clr  r31
                 strlen0:
0002bb 916d          ld   r22,x+
0002bc 2366          tst  r22
0002bd f011          breq strlen1
0002be 9631          adiw r30,1
0002bf cffb          rjmp strlen0
                 strlen1:
0002c0 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
0002c1 d02d      	RCALL SUBOPT_0x5
0002c2 27aa          clr  r26
0002c3 27bb          clr  r27
0002c4 91e9          ld   r30,y+
0002c5 91f9          ld   r31,y+
                 strlenf0:
0002c6 9005      	lpm  r0,z+
0002c7 2000          tst  r0
0002c8 f011          breq strlenf1
0002c9 9611          adiw r26,1
0002ca cffb          rjmp strlenf0
                 strlenf1:
0002cb 01fd          movw r30,r26
0002cc 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _rx_buffer:
000160           	.BYTE 0x40
                 _tx_buffer:
0001a0           	.BYTE 0x40
                 _tx_wr_index:
0001e0           	.BYTE 0x1
                 _tx_rd_index:
0001e1           	.BYTE 0x1
                 _tx_counter:
0001e2           	.BYTE 0x1
                 _adc_data:
0001e3           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0002cd 91e0 01e2 	LDS  R30,_tx_counter
0002cf 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
0002d0 50e1      	SUBI R30,LOW(1)
0002d1 e0f0      	LDI  R31,0
0002d2 56e0      	SUBI R30,LOW(-_tx_buffer)
0002d3 4ffe      	SBCI R31,HIGH(-_tx_buffer)
0002d4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x2:
0002d5 9893      	CBI  0x12,3
0002d6 eca8      	LDI  R26,LOW(200)
0002d7 e0b0      	LDI  R27,0
0002d8 d042      	RCALL _delay_ms
0002d9 9a93      	SBI  0x12,3
0002da e6a4      	LDI  R26,LOW(100)
0002db e0b0      	LDI  R27,0
0002dc c03e      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x3:
0002dd 01f4      	MOVW R30,R8
0002de d12f      	RCALL __CWD1
0002df d0ab      	RCALL __CDF1
0002e0 01df      	MOVW R26,R30
0002e1 01cb      	MOVW R24,R22
                +
0002e2 e4e8     +LDI R30 , LOW ( 0x4002E148 )
0002e3 eef1     +LDI R31 , HIGH ( 0x4002E148 )
0002e4 e062     +LDI R22 , BYTE3 ( 0x4002E148 )
0002e5 e470     +LDI R23 , BYTE4 ( 0x4002E148 )
                 	__GETD1N 0x4002E148
0002e6 d0d2      	RCALL __DIVF21
0002e7 d06c      	RCALL __CFD1
0002e8 014f      	MOVW R8,R30
0002e9 e2ed      	LDI  R30,LOW(45)
0002ea e0f0      	LDI  R31,HIGH(45)
0002eb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
0002ec d121      	RCALL __CWD1
0002ed d12d      	RCALL __PUTPARD1
0002ee 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
0002ef 93ba      	ST   -Y,R27
0002f0 93aa      	ST   -Y,R26
0002f1 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x6:
0002f2 932a      	ST   -Y,R18
0002f3 85ad      	LDD  R26,Y+13
0002f4 85be      	LDD  R27,Y+13+1
0002f5 85ef      	LDD  R30,Y+15
0002f6 89f8      	LDD  R31,Y+15+1
0002f7 9509      	ICALL
0002f8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x7:
0002f9 89e8      	LDD  R30,Y+16
0002fa 89f9      	LDD  R31,Y+16+1
0002fb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x8:
0002fc 9734      	SBIW R30,4
0002fd 8be8      	STD  Y+16,R30
0002fe 8bf9      	STD  Y+16+1,R31
0002ff 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x9:
000300 85ad      	LDD  R26,Y+13
000301 85be      	LDD  R27,Y+13+1
000302 85ef      	LDD  R30,Y+15
000303 89f8      	LDD  R31,Y+15+1
000304 9509      	ICALL
000305 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xA:
000306 dff2      	RCALL SUBOPT_0x7
000307 cff4      	RJMP SUBOPT_0x8
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0xB:
000308 89a8      	LDD  R26,Y+16
000309 89b9      	LDD  R27,Y+16+1
00030a 9614      	ADIW R26,4
00030b d107      	RCALL __GETW1P
00030c 83ee      	STD  Y+6,R30
00030d 83ff      	STD  Y+6+1,R31
00030e 81ae      	LDD  R26,Y+6
00030f 81bf      	LDD  R27,Y+6+1
000310 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xC:
000311 83ee      	STD  Y+6,R30
000312 83ff      	STD  Y+6+1,R31
000313 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xD:
000314 89a8      	LDD  R26,Y+16
000315 89b9      	LDD  R27,Y+16+1
000316 9614      	ADIW R26,4
000317 d0fb      	RCALL __GETW1P
000318 87ea      	STD  Y+10,R30
000319 87fb      	STD  Y+10+1,R31
00031a 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00031b 9610      	adiw r26,0
00031c f039      	breq __delay_ms1
                 __delay_ms0:
                +
00031d e686     +LDI R24 , LOW ( 0xE66 )
00031e e09e     +LDI R25 , HIGH ( 0xE66 )
                +__DELAY_USW_LOOP :
00031f 9701     +SBIW R24 , 1
000320 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xE66
000321 95a8      	wdr
000322 9711      	sbiw r26,1
000323 f7c9      	brne __delay_ms0
                 __delay_ms1:
000324 9508      	ret
                 
                 __ROUND_REPACK:
000325 2355      	TST  R21
000326 f442      	BRPL __REPACK
000327 3850      	CPI  R21,0x80
000328 f411      	BRNE __ROUND_REPACK0
000329 ffe0      	SBRS R30,0
00032a c004      	RJMP __REPACK
                 __ROUND_REPACK0:
00032b 9631      	ADIW R30,1
00032c 1f69      	ADC  R22,R25
00032d 1f79      	ADC  R23,R25
00032e f06b      	BRVS __REPACK1
                 
                 __REPACK:
00032f e850      	LDI  R21,0x80
000330 2757      	EOR  R21,R23
000331 f411      	BRNE __REPACK0
000332 935f      	PUSH R21
000333 c073      	RJMP __ZERORES
                 __REPACK0:
000334 3f5f      	CPI  R21,0xFF
000335 f031      	BREQ __REPACK1
000336 0f66      	LSL  R22
000337 0c00      	LSL  R0
000338 9557      	ROR  R21
000339 9567      	ROR  R22
00033a 2f75      	MOV  R23,R21
00033b 9508      	RET
                 __REPACK1:
00033c 935f      	PUSH R21
00033d 2000      	TST  R0
00033e f00a      	BRMI __REPACK2
00033f c073      	RJMP __MAXRES
                 __REPACK2:
000340 c06c      	RJMP __MINRES
                 
                 __UNPACK:
000341 e850      	LDI  R21,0x80
000342 2e19      	MOV  R1,R25
000343 2215      	AND  R1,R21
000344 0f88      	LSL  R24
000345 1f99      	ROL  R25
000346 2795      	EOR  R25,R21
000347 0f55      	LSL  R21
000348 9587      	ROR  R24
                 
                 __UNPACK1:
000349 e850      	LDI  R21,0x80
00034a 2e07      	MOV  R0,R23
00034b 2205      	AND  R0,R21
00034c 0f66      	LSL  R22
00034d 1f77      	ROL  R23
00034e 2775      	EOR  R23,R21
00034f 0f55      	LSL  R21
000350 9567      	ROR  R22
000351 9508      	RET
                 
                 __CFD1U:
000352 9468      	SET
000353 c001      	RJMP __CFD1U0
                 __CFD1:
000354 94e8      	CLT
                 __CFD1U0:
000355 935f      	PUSH R21
000356 dff2      	RCALL __UNPACK1
000357 3870      	CPI  R23,0x80
000358 f018      	BRLO __CFD10
000359 3f7f      	CPI  R23,0xFF
00035a f408      	BRCC __CFD10
00035b c04b      	RJMP __ZERORES
                 __CFD10:
00035c e156      	LDI  R21,22
00035d 1b57      	SUB  R21,R23
00035e f4aa      	BRPL __CFD11
00035f 9551      	NEG  R21
000360 3058      	CPI  R21,8
000361 f40e      	BRTC __CFD19
000362 3059      	CPI  R21,9
                 __CFD19:
000363 f030      	BRLO __CFD17
000364 efef      	SER  R30
000365 efff      	SER  R31
000366 ef6f      	SER  R22
000367 e77f      	LDI  R23,0x7F
000368 f977      	BLD  R23,7
000369 c01a      	RJMP __CFD15
                 __CFD17:
00036a 2777      	CLR  R23
00036b 2355      	TST  R21
00036c f0b9      	BREQ __CFD15
                 __CFD18:
00036d 0fee      	LSL  R30
00036e 1fff      	ROL  R31
00036f 1f66      	ROL  R22
000370 1f77      	ROL  R23
000371 955a      	DEC  R21
000372 f7d1      	BRNE __CFD18
000373 c010      	RJMP __CFD15
                 __CFD11:
000374 2777      	CLR  R23
                 __CFD12:
000375 3058      	CPI  R21,8
000376 f028      	BRLO __CFD13
000377 2fef      	MOV  R30,R31
000378 2ff6      	MOV  R31,R22
000379 2f67      	MOV  R22,R23
00037a 5058      	SUBI R21,8
00037b cff9      	RJMP __CFD12
                 __CFD13:
00037c 2355      	TST  R21
00037d f031      	BREQ __CFD15
                 __CFD14:
00037e 9576      	LSR  R23
00037f 9567      	ROR  R22
000380 95f7      	ROR  R31
000381 95e7      	ROR  R30
000382 955a      	DEC  R21
000383 f7d1      	BRNE __CFD14
                 __CFD15:
000384 2000      	TST  R0
000385 f40a      	BRPL __CFD16
000386 d07f      	RCALL __ANEGD1
                 __CFD16:
000387 915f      	POP  R21
000388 9508      	RET
                 
                 __CDF1U:
000389 9468      	SET
00038a c001      	RJMP __CDF1U0
                 __CDF1:
00038b 94e8      	CLT
                 __CDF1U0:
00038c 9730      	SBIW R30,0
00038d 4060      	SBCI R22,0
00038e 4070      	SBCI R23,0
00038f f0b1      	BREQ __CDF10
000390 2400      	CLR  R0
000391 f026      	BRTS __CDF11
000392 2377      	TST  R23
000393 f412      	BRPL __CDF11
000394 9400      	COM  R0
000395 d070      	RCALL __ANEGD1
                 __CDF11:
000396 2e17      	MOV  R1,R23
000397 e17e      	LDI  R23,30
000398 2011      	TST  R1
                 __CDF12:
000399 f032      	BRMI __CDF13
00039a 957a      	DEC  R23
00039b 0fee      	LSL  R30
00039c 1fff      	ROL  R31
00039d 1f66      	ROL  R22
00039e 1c11      	ROL  R1
00039f cff9      	RJMP __CDF12
                 __CDF13:
0003a0 2fef      	MOV  R30,R31
0003a1 2ff6      	MOV  R31,R22
0003a2 2d61      	MOV  R22,R1
0003a3 935f      	PUSH R21
0003a4 df8a      	RCALL __REPACK
0003a5 915f      	POP  R21
                 __CDF10:
0003a6 9508      	RET
                 
                 __ZERORES:
0003a7 27ee      	CLR  R30
0003a8 27ff      	CLR  R31
0003a9 2766      	CLR  R22
0003aa 2777      	CLR  R23
0003ab 915f      	POP  R21
0003ac 9508      	RET
                 
                 __MINRES:
0003ad efef      	SER  R30
0003ae efff      	SER  R31
0003af e76f      	LDI  R22,0x7F
0003b0 ef7f      	SER  R23
0003b1 915f      	POP  R21
0003b2 9508      	RET
                 
                 __MAXRES:
0003b3 efef      	SER  R30
0003b4 efff      	SER  R31
0003b5 e76f      	LDI  R22,0x7F
0003b6 e77f      	LDI  R23,0x7F
0003b7 915f      	POP  R21
0003b8 9508      	RET
                 
                 __DIVF21:
0003b9 935f      	PUSH R21
0003ba df86      	RCALL __UNPACK
0003bb 3870      	CPI  R23,0x80
0003bc f421      	BRNE __DIVF210
0003bd 2011      	TST  R1
                 __DIVF211:
0003be f40a      	BRPL __DIVF219
0003bf cfed      	RJMP __MINRES
                 __DIVF219:
0003c0 cff2      	RJMP __MAXRES
                 __DIVF210:
0003c1 3890      	CPI  R25,0x80
0003c2 f409      	BRNE __DIVF218
                 __DIVF217:
0003c3 cfe3      	RJMP __ZERORES
                 __DIVF218:
0003c4 2401      	EOR  R0,R1
0003c5 9408      	SEC
0003c6 0b97      	SBC  R25,R23
0003c7 f41b      	BRVC __DIVF216
0003c8 f3d4      	BRLT __DIVF217
0003c9 2000      	TST  R0
0003ca cff3      	RJMP __DIVF211
                 __DIVF216:
0003cb 2f79      	MOV  R23,R25
0003cc 931f      	PUSH R17
0003cd 932f      	PUSH R18
0003ce 933f      	PUSH R19
0003cf 934f      	PUSH R20
0003d0 2411      	CLR  R1
0003d1 2711      	CLR  R17
0003d2 2722      	CLR  R18
0003d3 2733      	CLR  R19
0003d4 2744      	CLR  R20
0003d5 2755      	CLR  R21
0003d6 e290      	LDI  R25,32
                 __DIVF212:
0003d7 17ae      	CP   R26,R30
0003d8 07bf      	CPC  R27,R31
0003d9 0786      	CPC  R24,R22
0003da 0741      	CPC  R20,R17
0003db f030      	BRLO __DIVF213
0003dc 1bae      	SUB  R26,R30
0003dd 0bbf      	SBC  R27,R31
0003de 0b86      	SBC  R24,R22
0003df 0b41      	SBC  R20,R17
0003e0 9408      	SEC
0003e1 c001      	RJMP __DIVF214
                 __DIVF213:
0003e2 9488      	CLC
                 __DIVF214:
0003e3 1f55      	ROL  R21
0003e4 1f22      	ROL  R18
0003e5 1f33      	ROL  R19
0003e6 1c11      	ROL  R1
0003e7 1faa      	ROL  R26
0003e8 1fbb      	ROL  R27
0003e9 1f88      	ROL  R24
0003ea 1f44      	ROL  R20
0003eb 959a      	DEC  R25
0003ec f751      	BRNE __DIVF212
0003ed 01f9      	MOVW R30,R18
0003ee 2d61      	MOV  R22,R1
0003ef 914f      	POP  R20
0003f0 913f      	POP  R19
0003f1 912f      	POP  R18
0003f2 911f      	POP  R17
0003f3 2366      	TST  R22
0003f4 f032      	BRMI __DIVF215
0003f5 0f55      	LSL  R21
0003f6 1fee      	ROL  R30
0003f7 1fff      	ROL  R31
0003f8 1f66      	ROL  R22
0003f9 957a      	DEC  R23
0003fa f243      	BRVS __DIVF217
                 __DIVF215:
0003fb df29      	RCALL __ROUND_REPACK
0003fc 915f      	POP  R21
0003fd 9508      	RET
                 
                 __ADDW2R15:
0003fe 2400      	CLR  R0
0003ff 0daf      	ADD  R26,R15
000400 1db0      	ADC  R27,R0
000401 9508      	RET
                 
                 __ANEGW1:
000402 95f1      	NEG  R31
000403 95e1      	NEG  R30
000404 40f0      	SBCI R31,0
000405 9508      	RET
                 
                 __ANEGD1:
000406 95f0      	COM  R31
000407 9560      	COM  R22
000408 9570      	COM  R23
000409 95e1      	NEG  R30
00040a 4fff      	SBCI R31,-1
00040b 4f6f      	SBCI R22,-1
00040c 4f7f      	SBCI R23,-1
00040d 9508      	RET
                 
                 __CWD1:
00040e 2f6f      	MOV  R22,R31
00040f 0f66      	ADD  R22,R22
000410 0b66      	SBC  R22,R22
000411 2f76      	MOV  R23,R22
000412 9508      	RET
                 
                 __GETW1P:
000413 91ed      	LD   R30,X+
000414 91fc      	LD   R31,X
000415 9711      	SBIW R26,1
000416 9508      	RET
                 
                 __GETW1PF:
000417 9005      	LPM  R0,Z+
000418 91f4      	LPM  R31,Z
000419 2de0      	MOV  R30,R0
00041a 9508      	RET
                 
                 __PUTPARD1:
00041b 937a      	ST   -Y,R23
00041c 936a      	ST   -Y,R22
00041d 93fa      	ST   -Y,R31
00041e 93ea      	ST   -Y,R30
00041f 9508      	RET
                 
                 __SAVELOCR6:
000420 935a      	ST   -Y,R21
                 __SAVELOCR5:
000421 934a      	ST   -Y,R20
                 __SAVELOCR4:
000422 933a      	ST   -Y,R19
                 __SAVELOCR3:
000423 932a      	ST   -Y,R18
                 __SAVELOCR2:
000424 931a      	ST   -Y,R17
000425 930a      	ST   -Y,R16
000426 9508      	RET
                 
                 __LOADLOCR6:
000427 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000428 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000429 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00042a 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00042b 8119      	LDD  R17,Y+1
00042c 8108      	LD   R16,Y
00042d 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  20 r1 :  12 r2 :   1 r3 :   0 r4 :   2 r5 :   1 r6 :   2 r7 :   1 
r8 :   6 r9 :   3 r10:   4 r11:   8 r12:   7 r13:   4 r14:   0 r15:   4 
r16:  31 r17:  29 r18:  32 r19:  12 r20:  15 r21:  57 r22:  37 r23:  33 
r24:  19 r25:  13 r26:  68 r27:  28 r28:  11 r29:   1 r30: 244 r31:  72 
x  :  13 y  : 129 z  :  17 
Registers used: 33 out of 35 (94.3%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   3 add   :   3 
adiw  :  17 and   :   2 andi  :   5 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  20 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :  10 
brlt  :   2 brmi  :   3 brne  :  45 brpl  :   6 brsh  :   3 brtc  :   1 
brts  :   1 brvc  :   1 brvs  :   2 bset  :   0 bst   :   0 cbi   :   8 
cbr   :   2 clc   :   1 clh   :   0 cli   :   3 cln   :   0 clr   :  26 
cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 cp    :  17 
cpc   :   6 cpi   :  43 cpse  :   0 dec   :   8 des   :   0 eor   :   4 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 in    :   6 
inc   :   3 ld    :  28 ldd   :  53 ldi   : 103 lds   :   7 lpm   :  14 
lsl   :   9 lsr   :   1 mov   :  33 movw  :  16 mul   :   1 muls  :   0 
mulsu :   0 neg   :   4 nop   :   0 or    :   0 ori   :   7 out   :  48 
pop   :  11 push  :  10 rcall :  78 ret   :  37 reti  :   3 rjmp  :  96 
rol   :  19 ror   :   7 sbc   :   6 sbci  :   9 sbi   :   9 sbic  :   1 
sbis  :   0 sbiw  :  13 sbr   :   1 sbrc  :   2 sbrs  :  11 sec   :   2 
seh   :   0 sei   :   3 sen   :   0 ser   :   8 ses   :   0 set   :   3 
sev   :   0 sez   :   0 sleep :   1 spm   :   0 st    :  43 std   :  23 
sts   :   7 sub   :   3 subi  :  22 swap  :   0 tst   :  15 wdr   :   1 

Instructions used: 75 out of 114 (65.8%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00085c   2086     54   2140    8192  26.1%
[.dseg] 0x000060 0x0001e4      0    132    132    1024  12.9%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 11 warnings
