// Seed: 1886709731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always if (1) id_4 <= #1 id_4;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  string id_4;
  assign id_1 = 1;
  assign id_4 = "";
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5
  );
  assign id_4 = id_2;
endmodule
