// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "10/21/2024 04:15:55"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MAIN (
	clk,
	reset,
	switch,
	vgaclk,
	hsync,
	vsync,
	sync_b,
	blank_b,
	red,
	green,
	blue,
	wren,
	data,
	q,
	rdaddress,
	wraddress);
input 	clk;
input 	reset;
input 	switch;
output 	vgaclk;
output 	hsync;
output 	vsync;
output 	sync_b;
output 	blank_b;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
input 	wren;
input 	[31:0] data;
output 	[7:0] q;
output 	[17:0] rdaddress;
output 	[17:0] wraddress;

// Design Ports Information
// reset	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vgaclk	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[0]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[1]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[2]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[3]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[4]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[5]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[6]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[7]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[8]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[9]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[10]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[11]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[12]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[13]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[14]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[15]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[16]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[17]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[0]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[2]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[3]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[4]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[6]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[7]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[9]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[10]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[11]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[12]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[13]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[14]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[15]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[16]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[17]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pisa|vga|draw_board_inst|Mult2~8 ;
wire \pisa|vga|draw_board_inst|Mult2~9 ;
wire \pisa|vga|draw_board_inst|Mult2~10 ;
wire \pisa|vga|draw_board_inst|Mult2~11 ;
wire \pisa|vga|draw_board_inst|Mult2~12 ;
wire \pisa|vga|draw_board_inst|Mult2~13 ;
wire \pisa|vga|draw_board_inst|Mult2~14 ;
wire \pisa|vga|draw_board_inst|Mult2~15 ;
wire \pisa|vga|draw_board_inst|Mult2~16 ;
wire \pisa|vga|draw_board_inst|Mult2~17 ;
wire \pisa|vga|draw_board_inst|Mult2~18 ;
wire \pisa|vga|draw_board_inst|Mult2~19 ;
wire \pisa|vga|draw_board_inst|Mult2~20 ;
wire \pisa|vga|draw_board_inst|Mult2~21 ;
wire \pisa|vga|draw_board_inst|Mult2~22 ;
wire \pisa|vga|draw_board_inst|Mult2~23 ;
wire \pisa|vga|draw_board_inst|Mult2~24 ;
wire \pisa|vga|draw_board_inst|Mult2~25 ;
wire \pisa|vga|draw_board_inst|Mult2~26 ;
wire \pisa|vga|draw_board_inst|Mult2~27 ;
wire \pisa|vga|draw_board_inst|Mult2~28 ;
wire \pisa|vga|draw_board_inst|Mult2~29 ;
wire \pisa|vga|draw_board_inst|Mult2~30 ;
wire \pisa|vga|draw_board_inst|Mult2~31 ;
wire \pisa|vga|draw_board_inst|Mult2~32 ;
wire \pisa|vga|draw_board_inst|Mult2~33 ;
wire \pisa|vga|draw_board_inst|Mult2~34 ;
wire \pisa|vga|draw_board_inst|Mult2~35 ;
wire \pisa|vga|draw_board_inst|Mult2~36 ;
wire \pisa|vga|draw_board_inst|Mult2~37 ;
wire \pisa|vga|draw_board_inst|Mult2~38 ;
wire \pisa|vga|draw_board_inst|Mult2~39 ;
wire \pisa|vga|draw_board_inst|Mult2~40 ;
wire \pisa|vga|draw_board_inst|Mult2~41 ;
wire \pisa|vga|draw_board_inst|Mult2~42 ;
wire \pisa|vga|draw_board_inst|Mult2~43 ;
wire \pisa|vga|draw_board_inst|Mult2~44 ;
wire \pisa|vga|draw_board_inst|Mult2~45 ;
wire \pisa|vga|draw_board_inst|Mult2~46 ;
wire \pisa|vga|draw_board_inst|Mult2~47 ;
wire \pisa|vga|draw_board_inst|Mult2~48 ;
wire \pisa|vga|draw_board_inst|Mult2~49 ;
wire \pisa|vga|draw_board_inst|Mult2~50 ;
wire \pisa|vga|draw_board_inst|Mult2~51 ;
wire \pisa|vga|draw_board_inst|Mult2~52 ;
wire \pisa|vga|draw_board_inst|Mult2~53 ;
wire \pisa|vga|draw_board_inst|Mult1~326 ;
wire \pisa|vga|draw_board_inst|Mult1~327 ;
wire \pisa|vga|draw_board_inst|Mult1~328 ;
wire \pisa|vga|draw_board_inst|Mult1~329 ;
wire \pisa|vga|draw_board_inst|Mult1~330 ;
wire \pisa|vga|draw_board_inst|Mult1~331 ;
wire \pisa|vga|draw_board_inst|Mult1~332 ;
wire \pisa|vga|draw_board_inst|Mult1~333 ;
wire \pisa|vga|draw_board_inst|Mult1~334 ;
wire \pisa|vga|draw_board_inst|Mult1~335 ;
wire \pisa|vga|draw_board_inst|Mult1~336 ;
wire \pisa|vga|draw_board_inst|Mult1~337 ;
wire \pisa|vga|draw_board_inst|Mult1~338 ;
wire \pisa|vga|draw_board_inst|Mult1~339 ;
wire \pisa|vga|draw_board_inst|Mult1~8 ;
wire \pisa|vga|draw_board_inst|Mult1~9 ;
wire \pisa|vga|draw_board_inst|Mult1~10 ;
wire \pisa|vga|draw_board_inst|Mult1~11 ;
wire \pisa|vga|draw_board_inst|Mult1~12 ;
wire \pisa|vga|draw_board_inst|Mult1~13 ;
wire \pisa|vga|draw_board_inst|Mult1~14 ;
wire \pisa|vga|draw_board_inst|Mult1~15 ;
wire \pisa|vga|draw_board_inst|Mult1~16 ;
wire \pisa|vga|draw_board_inst|Mult1~17 ;
wire \pisa|vga|draw_board_inst|Mult1~18 ;
wire \pisa|vga|draw_board_inst|Mult1~19 ;
wire \pisa|vga|draw_board_inst|Mult1~20 ;
wire \pisa|vga|draw_board_inst|Mult1~21 ;
wire \pisa|vga|draw_board_inst|Mult1~22 ;
wire \pisa|vga|draw_board_inst|Mult1~23 ;
wire \pisa|vga|draw_board_inst|Mult1~24 ;
wire \pisa|vga|draw_board_inst|Mult1~25 ;
wire \pisa|vga|draw_board_inst|Mult1~26 ;
wire \pisa|vga|draw_board_inst|Mult1~27 ;
wire \pisa|vga|draw_board_inst|Mult1~28 ;
wire \pisa|vga|draw_board_inst|Mult1~29 ;
wire \pisa|vga|draw_board_inst|Mult1~30 ;
wire \pisa|vga|draw_board_inst|Mult1~31 ;
wire \pisa|vga|draw_board_inst|Mult1~32 ;
wire \pisa|vga|draw_board_inst|Mult1~33 ;
wire \pisa|vga|draw_board_inst|Mult1~34 ;
wire \pisa|vga|draw_board_inst|Mult1~35 ;
wire \pisa|vga|draw_board_inst|Mult1~36 ;
wire \pisa|vga|draw_board_inst|Mult1~37 ;
wire \pisa|vga|draw_board_inst|Mult1~38 ;
wire \pisa|vga|draw_board_inst|Mult1~39 ;
wire \pisa|vga|draw_board_inst|Mult0~8 ;
wire \pisa|vga|draw_board_inst|Mult0~9 ;
wire \pisa|vga|draw_board_inst|Mult0~10 ;
wire \pisa|vga|draw_board_inst|Mult0~11 ;
wire \pisa|vga|draw_board_inst|Mult0~12 ;
wire \pisa|vga|draw_board_inst|Mult0~13 ;
wire \pisa|vga|draw_board_inst|Mult0~14 ;
wire \pisa|vga|draw_board_inst|Mult0~15 ;
wire \pisa|vga|draw_board_inst|Mult0~16 ;
wire \pisa|vga|draw_board_inst|Mult0~17 ;
wire \pisa|vga|draw_board_inst|Mult0~18 ;
wire \pisa|vga|draw_board_inst|Mult0~19 ;
wire \pisa|vga|draw_board_inst|Mult0~20 ;
wire \pisa|vga|draw_board_inst|Mult0~21 ;
wire \pisa|vga|draw_board_inst|Mult0~22 ;
wire \pisa|vga|draw_board_inst|Mult0~23 ;
wire \pisa|vga|draw_board_inst|Mult0~24 ;
wire \pisa|vga|draw_board_inst|Mult0~25 ;
wire \pisa|vga|draw_board_inst|Mult0~26 ;
wire \pisa|vga|draw_board_inst|Mult0~27 ;
wire \pisa|vga|draw_board_inst|Mult0~28 ;
wire \pisa|vga|draw_board_inst|Mult0~29 ;
wire \pisa|vga|draw_board_inst|Mult0~30 ;
wire \pisa|vga|draw_board_inst|Mult0~31 ;
wire \pisa|vga|draw_board_inst|Mult0~32 ;
wire \pisa|vga|draw_board_inst|Mult0~33 ;
wire \pisa|vga|draw_board_inst|Mult0~34 ;
wire \pisa|vga|draw_board_inst|Mult0~35 ;
wire \pisa|vga|draw_board_inst|Mult0~36 ;
wire \pisa|vga|draw_board_inst|Mult0~37 ;
wire \pisa|vga|draw_board_inst|Mult0~38 ;
wire \pisa|vga|draw_board_inst|Mult0~39 ;
wire \reset~input_o ;
wire \data[8]~input_o ;
wire \data[9]~input_o ;
wire \data[10]~input_o ;
wire \data[11]~input_o ;
wire \data[12]~input_o ;
wire \data[13]~input_o ;
wire \data[14]~input_o ;
wire \data[15]~input_o ;
wire \data[16]~input_o ;
wire \data[17]~input_o ;
wire \data[18]~input_o ;
wire \data[19]~input_o ;
wire \data[20]~input_o ;
wire \data[21]~input_o ;
wire \data[22]~input_o ;
wire \data[23]~input_o ;
wire \data[24]~input_o ;
wire \data[25]~input_o ;
wire \data[26]~input_o ;
wire \data[27]~input_o ;
wire \data[28]~input_o ;
wire \data[29]~input_o ;
wire \data[30]~input_o ;
wire \data[31]~input_o ;
wire \clk~input_o ;
wire \pisa|vga|vgapll|toggle~0_combout ;
wire \pisa|vga|vgapll|toggle~q ;
wire \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~6 ;
wire \pisa|vga|vga_controller_inst|Add0~9_sumout ;
wire \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~10 ;
wire \pisa|vga|vga_controller_inst|Add0~13_sumout ;
wire \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~14 ;
wire \pisa|vga|vga_controller_inst|Add0~17_sumout ;
wire \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~18 ;
wire \pisa|vga|vga_controller_inst|Add0~1_sumout ;
wire \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~21_sumout ;
wire \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~22 ;
wire \pisa|vga|vga_controller_inst|Add0~25_sumout ;
wire \pisa|vga|vga_controller_inst|Add0~26 ;
wire \pisa|vga|vga_controller_inst|Add0~29_sumout ;
wire \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~30 ;
wire \pisa|vga|vga_controller_inst|Add0~33_sumout ;
wire \pisa|vga|vga_controller_inst|Equal0~0_combout ;
wire \pisa|vga|vga_controller_inst|Equal0~1_combout ;
wire \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~34 ;
wire \pisa|vga|vga_controller_inst|Add0~37_sumout ;
wire \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~38 ;
wire \pisa|vga|vga_controller_inst|Add0~5_sumout ;
wire \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|hsync~0_combout ;
wire \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~38 ;
wire \pisa|vga|vga_controller_inst|Add1~9_sumout ;
wire \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~10 ;
wire \pisa|vga|vga_controller_inst|Add1~13_sumout ;
wire \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|Add1~14 ;
wire \pisa|vga|vga_controller_inst|Add1~17_sumout ;
wire \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~18 ;
wire \pisa|vga|vga_controller_inst|Add1~21_sumout ;
wire \pisa|vga|vga_controller_inst|Add1~25_sumout ;
wire \pisa|vga|vga_controller_inst|Equal1~0_combout ;
wire \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~22 ;
wire \pisa|vga|vga_controller_inst|Add1~5_sumout ;
wire \pisa|vga|vga_controller_inst|Equal1~1_combout ;
wire \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~26 ;
wire \pisa|vga|vga_controller_inst|Add1~1_sumout ;
wire \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~2 ;
wire \pisa|vga|vga_controller_inst|Add1~29_sumout ;
wire \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~30 ;
wire \pisa|vga|vga_controller_inst|Add1~33_sumout ;
wire \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~34 ;
wire \pisa|vga|vga_controller_inst|Add1~37_sumout ;
wire \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|vsync~1_combout ;
wire \pisa|vga|vga_controller_inst|vsync~0_combout ;
wire \pisa|vga|vga_controller_inst|vsync~2_combout ;
wire \pisa|vga|vga_controller_inst|sync_b~combout ;
wire \pisa|vga|vga_controller_inst|blank_b~0_combout ;
wire \clk~inputCLKENA0_outclk ;
wire \pisa|vga|draw_board_inst|red[0]~feeder_combout ;
wire \pisa|vga|draw_board_inst|always0~3_combout ;
wire \switch~input_o ;
wire \pisa|vga|draw_board_inst|always0~0_combout ;
wire \pisa|vga|draw_board_inst|always0~2_combout ;
wire \pisa|vga|draw_board_inst|always0~1_combout ;
wire \pisa|vga|draw_board_inst|always0~7_combout ;
wire \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ;
wire \pisa|vga|draw_board_inst|always0~5_combout ;
wire \pisa|vga|draw_board_inst|always0~4_combout ;
wire \pisa|vga|draw_board_inst|always0~6_combout ;
wire \pisa|vga|draw_board_inst|Selector20~0_combout ;
wire \pisa|vga|draw_board_inst|Selector18~0_combout ;
wire \pisa|vga|draw_board_inst|Selector19~0_combout ;
wire \pisa|vga|draw_board_inst|Equal0~0_combout ;
wire \pisa|vga|draw_board_inst|Equal0~1_combout ;
wire \pisa|vga|draw_board_inst|Mult0~mac_resulta ;
wire \pisa|vga|draw_board_inst|Mult0~309 ;
wire \pisa|vga|draw_board_inst|Mult0~310 ;
wire \pisa|vga|draw_board_inst|Mult0~311 ;
wire \pisa|vga|draw_board_inst|Mult0~312 ;
wire \pisa|vga|draw_board_inst|Mult0~313 ;
wire \pisa|vga|draw_board_inst|Mult0~314 ;
wire \pisa|vga|draw_board_inst|Mult0~315 ;
wire \pisa|vga|draw_board_inst|Mult0~316 ;
wire \pisa|vga|draw_board_inst|Mult0~317 ;
wire \pisa|vga|draw_board_inst|Mult0~318 ;
wire \pisa|vga|draw_board_inst|Mult0~319 ;
wire \pisa|vga|draw_board_inst|Mult0~320 ;
wire \pisa|vga|draw_board_inst|Mult0~321 ;
wire \pisa|vga|draw_board_inst|Mult0~322 ;
wire \pisa|vga|draw_board_inst|Mult0~323 ;
wire \pisa|vga|draw_board_inst|Mult0~324 ;
wire \pisa|vga|draw_board_inst|Mult0~325 ;
wire \pisa|vga|draw_board_inst|Mult0~326 ;
wire \pisa|vga|draw_board_inst|Mult0~327 ;
wire \pisa|vga|draw_board_inst|Mult0~328 ;
wire \pisa|vga|draw_board_inst|Mult0~329 ;
wire \pisa|vga|draw_board_inst|Mult0~330 ;
wire \pisa|vga|draw_board_inst|Mult0~331 ;
wire \pisa|vga|draw_board_inst|Mult0~332 ;
wire \pisa|vga|draw_board_inst|Mult0~333 ;
wire \pisa|vga|draw_board_inst|Mult0~334 ;
wire \pisa|vga|draw_board_inst|Mult0~335 ;
wire \pisa|vga|draw_board_inst|Mult0~336 ;
wire \pisa|vga|draw_board_inst|Mult0~337 ;
wire \pisa|vga|draw_board_inst|Mult0~338 ;
wire \pisa|vga|draw_board_inst|Mult0~339 ;
wire \pisa|vga|draw_board_inst|Mult1~325 ;
wire \pisa|vga|draw_board_inst|Mult1~324 ;
wire \pisa|vga|draw_board_inst|Mult1~323 ;
wire \pisa|vga|draw_board_inst|Mult1~322 ;
wire \pisa|vga|draw_board_inst|Mult1~321 ;
wire \pisa|vga|draw_board_inst|Mult1~320 ;
wire \pisa|vga|draw_board_inst|Mult1~319 ;
wire \pisa|vga|draw_board_inst|Mult1~318 ;
wire \pisa|vga|draw_board_inst|Mult1~317 ;
wire \pisa|vga|draw_board_inst|Mult1~316 ;
wire \pisa|vga|draw_board_inst|Mult1~315 ;
wire \pisa|vga|draw_board_inst|Mult1~314 ;
wire \pisa|vga|draw_board_inst|Mult1~313 ;
wire \pisa|vga|draw_board_inst|Mult1~312 ;
wire \pisa|vga|draw_board_inst|Mult1~311 ;
wire \pisa|vga|draw_board_inst|Mult1~310 ;
wire \pisa|vga|draw_board_inst|Mult1~309 ;
wire \pisa|vga|draw_board_inst|Add3~66_cout ;
wire \pisa|vga|draw_board_inst|Add3~2 ;
wire \pisa|vga|draw_board_inst|Add3~6 ;
wire \pisa|vga|draw_board_inst|Add3~10 ;
wire \pisa|vga|draw_board_inst|Add3~14 ;
wire \pisa|vga|draw_board_inst|Add3~18 ;
wire \pisa|vga|draw_board_inst|Add3~22 ;
wire \pisa|vga|draw_board_inst|Add3~26 ;
wire \pisa|vga|draw_board_inst|Add3~30 ;
wire \pisa|vga|draw_board_inst|Add3~34 ;
wire \pisa|vga|draw_board_inst|Add3~38 ;
wire \pisa|vga|draw_board_inst|Add3~42 ;
wire \pisa|vga|draw_board_inst|Add3~46 ;
wire \pisa|vga|draw_board_inst|Add3~50 ;
wire \pisa|vga|draw_board_inst|Add3~54 ;
wire \pisa|vga|draw_board_inst|Add3~58 ;
wire \pisa|vga|draw_board_inst|Add3~61_sumout ;
wire \pisa|vga|draw_board_inst|Equal0~2_combout ;
wire \pisa|vga|draw_board_inst|Mult2~339 ;
wire \pisa|vga|draw_board_inst|Add3~57_sumout ;
wire \pisa|vga|draw_board_inst|Mult2~338 ;
wire \pisa|vga|draw_board_inst|Mult2~337 ;
wire \pisa|vga|draw_board_inst|Add3~53_sumout ;
wire \pisa|vga|draw_board_inst|Add3~49_sumout ;
wire \pisa|vga|draw_board_inst|Mult2~336 ;
wire \pisa|vga|draw_board_inst|Mult2~335 ;
wire \pisa|vga|draw_board_inst|Add3~45_sumout ;
wire \pisa|vga|draw_board_inst|Mult2~334 ;
wire \pisa|vga|draw_board_inst|Add3~41_sumout ;
wire \pisa|vga|draw_board_inst|Mult2~333 ;
wire \pisa|vga|draw_board_inst|Add3~37_sumout ;
wire \pisa|vga|draw_board_inst|Add3~33_sumout ;
wire \pisa|vga|draw_board_inst|Mult2~332 ;
wire \pisa|vga|draw_board_inst|Add3~29_sumout ;
wire \pisa|vga|draw_board_inst|Mult2~331 ;
wire \pisa|vga|draw_board_inst|Mult2~330 ;
wire \pisa|vga|draw_board_inst|Add3~25_sumout ;
wire \pisa|vga|draw_board_inst|Mult2~329 ;
wire \pisa|vga|draw_board_inst|Add3~21_sumout ;
wire \pisa|vga|draw_board_inst|Add3~17_sumout ;
wire \pisa|vga|draw_board_inst|Mult2~328 ;
wire \pisa|vga|draw_board_inst|Mult2~327 ;
wire \pisa|vga|draw_board_inst|Add3~13_sumout ;
wire \pisa|vga|draw_board_inst|Mult2~326 ;
wire \pisa|vga|draw_board_inst|Add3~9_sumout ;
wire \pisa|vga|draw_board_inst|Add3~5_sumout ;
wire \pisa|vga|draw_board_inst|Mult2~325 ;
wire \pisa|vga|draw_board_inst|Mult2~324 ;
wire \pisa|vga|draw_board_inst|Add3~1_sumout ;
wire \pisa|vga|draw_board_inst|second_img_base[2]~feeder_combout ;
wire \pisa|vga|draw_board_inst|second_img_base[1]~0_combout ;
wire \pisa|vga|draw_board_inst|Mult2~323 ;
wire \pisa|vga|draw_board_inst|Mult1~mac_resulta ;
wire \pisa|vga|draw_board_inst|Mult2~mac_resulta ;
wire \pisa|vga|draw_board_inst|Add13~2 ;
wire \pisa|vga|draw_board_inst|Add13~6 ;
wire \pisa|vga|draw_board_inst|Add13~10 ;
wire \pisa|vga|draw_board_inst|Add13~14 ;
wire \pisa|vga|draw_board_inst|Add13~18 ;
wire \pisa|vga|draw_board_inst|Add13~22 ;
wire \pisa|vga|draw_board_inst|Add13~26 ;
wire \pisa|vga|draw_board_inst|Add13~30 ;
wire \pisa|vga|draw_board_inst|Add13~34 ;
wire \pisa|vga|draw_board_inst|Add13~38 ;
wire \pisa|vga|draw_board_inst|Add13~42 ;
wire \pisa|vga|draw_board_inst|Add13~46 ;
wire \pisa|vga|draw_board_inst|Add13~50 ;
wire \pisa|vga|draw_board_inst|Add13~54 ;
wire \pisa|vga|draw_board_inst|Add13~58 ;
wire \pisa|vga|draw_board_inst|Add13~62 ;
wire \pisa|vga|draw_board_inst|Add13~66 ;
wire \pisa|vga|draw_board_inst|Add13~69_sumout ;
wire \pisa|vga|draw_board_inst|Selector0~0_combout ;
wire \pisa|vga|draw_board_inst|Add13~65_sumout ;
wire \pisa|vga|draw_board_inst|Selector1~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ;
wire \pisa|vga|draw_board_inst|Add13~61_sumout ;
wire \pisa|vga|draw_board_inst|Selector2~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|Add13~57_sumout ;
wire \pisa|vga|draw_board_inst|Selector3~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \pisa|vga|draw_board_inst|Add13~53_sumout ;
wire \pisa|vga|draw_board_inst|Selector4~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ;
wire \data[0]~input_o ;
wire \~GND~combout ;
wire \pisa|vga|draw_board_inst|Add13~1_sumout ;
wire \pisa|vga|draw_board_inst|Selector17~1_combout ;
wire \pisa|vga|draw_board_inst|Selector17~0_combout ;
wire \pisa|vga|draw_board_inst|Selector17~2_combout ;
wire \pisa|vga|draw_board_inst|Add13~5_sumout ;
wire \pisa|vga|draw_board_inst|Selector16~0_combout ;
wire \pisa|vga|draw_board_inst|Add13~9_sumout ;
wire \pisa|vga|draw_board_inst|Selector15~1_combout ;
wire \pisa|vga|draw_board_inst|Selector15~0_combout ;
wire \pisa|vga|draw_board_inst|Selector15~2_combout ;
wire \pisa|vga|draw_board_inst|Add13~13_sumout ;
wire \pisa|vga|draw_board_inst|Selector14~0_combout ;
wire \pisa|vga|draw_board_inst|Add13~17_sumout ;
wire \pisa|vga|draw_board_inst|Selector13~0_combout ;
wire \pisa|vga|draw_board_inst|Add13~21_sumout ;
wire \pisa|vga|draw_board_inst|Selector12~0_combout ;
wire \pisa|vga|draw_board_inst|Add13~25_sumout ;
wire \pisa|vga|draw_board_inst|Selector11~0_combout ;
wire \pisa|vga|draw_board_inst|Add13~29_sumout ;
wire \pisa|vga|draw_board_inst|Selector10~0_combout ;
wire \pisa|vga|draw_board_inst|Add13~33_sumout ;
wire \pisa|vga|draw_board_inst|Selector9~0_combout ;
wire \pisa|vga|draw_board_inst|Add13~37_sumout ;
wire \pisa|vga|draw_board_inst|Selector8~0_combout ;
wire \pisa|vga|draw_board_inst|Add13~41_sumout ;
wire \pisa|vga|draw_board_inst|Selector7~0_combout ;
wire \pisa|vga|draw_board_inst|Add13~45_sumout ;
wire \pisa|vga|draw_board_inst|Selector6~0_combout ;
wire \data[1]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \pisa|vga|draw_board_inst|Add13~49_sumout ;
wire \pisa|vga|draw_board_inst|Selector5~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \wren~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ;
wire \pisa|vga|draw_board_inst|red[0]~0_combout ;
wire \pisa|vga|draw_board_inst|red[1]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a193 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red[2]~feeder_combout ;
wire \data[2]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ;
wire \data[3]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red[3]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a195 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red[4]~feeder_combout ;
wire \data[4]~input_o ;
wire \data[5]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red[5]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a197 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red[6]~feeder_combout ;
wire \data[6]~input_o ;
wire \data[7]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|red[7]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a199 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ;
wire \pisa|vga|draw_board_inst|green~0_combout ;
wire \pisa|vga|draw_board_inst|green~1_combout ;
wire \pisa|vga|draw_board_inst|green~2_combout ;
wire \pisa|vga|draw_board_inst|green~3_combout ;
wire \pisa|vga|draw_board_inst|green~4_combout ;
wire \pisa|vga|draw_board_inst|green~5_combout ;
wire \pisa|vga|draw_board_inst|green~6_combout ;
wire \pisa|vga|draw_board_inst|green~7_combout ;
wire [4:0] \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b ;
wire [7:0] \pisa|vga|draw_board_inst|red ;
wire [7:0] \pisa|vga|draw_board_inst|green ;
wire [7:0] \pisa|vga|draw_board_inst|blue ;
wire [17:0] \pisa|vga|draw_board_inst|second_img_base ;
wire [4:0] \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b ;
wire [17:0] \pisa|vga|draw_board_inst|rdaddress ;
wire [31:0] \pisa|vga|draw_board_inst|state ;

wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [1:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [1:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [1:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [1:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [63:0] \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus ;
wire [63:0] \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus ;
wire [63:0] \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus ;

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a193  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [1];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a195  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [1];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a197  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [1];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a199  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [1];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \pisa|vga|draw_board_inst|Mult2~mac_resulta  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [0];
assign \pisa|vga|draw_board_inst|Mult2~323  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [1];
assign \pisa|vga|draw_board_inst|Mult2~324  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [2];
assign \pisa|vga|draw_board_inst|Mult2~325  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [3];
assign \pisa|vga|draw_board_inst|Mult2~326  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [4];
assign \pisa|vga|draw_board_inst|Mult2~327  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [5];
assign \pisa|vga|draw_board_inst|Mult2~328  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [6];
assign \pisa|vga|draw_board_inst|Mult2~329  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [7];
assign \pisa|vga|draw_board_inst|Mult2~330  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [8];
assign \pisa|vga|draw_board_inst|Mult2~331  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [9];
assign \pisa|vga|draw_board_inst|Mult2~332  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [10];
assign \pisa|vga|draw_board_inst|Mult2~333  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [11];
assign \pisa|vga|draw_board_inst|Mult2~334  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [12];
assign \pisa|vga|draw_board_inst|Mult2~335  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [13];
assign \pisa|vga|draw_board_inst|Mult2~336  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [14];
assign \pisa|vga|draw_board_inst|Mult2~337  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [15];
assign \pisa|vga|draw_board_inst|Mult2~338  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [16];
assign \pisa|vga|draw_board_inst|Mult2~339  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [17];
assign \pisa|vga|draw_board_inst|Mult2~8  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [18];
assign \pisa|vga|draw_board_inst|Mult2~9  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [19];
assign \pisa|vga|draw_board_inst|Mult2~10  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [20];
assign \pisa|vga|draw_board_inst|Mult2~11  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [21];
assign \pisa|vga|draw_board_inst|Mult2~12  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [22];
assign \pisa|vga|draw_board_inst|Mult2~13  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [23];
assign \pisa|vga|draw_board_inst|Mult2~14  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [24];
assign \pisa|vga|draw_board_inst|Mult2~15  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [25];
assign \pisa|vga|draw_board_inst|Mult2~16  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [26];
assign \pisa|vga|draw_board_inst|Mult2~17  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [27];
assign \pisa|vga|draw_board_inst|Mult2~18  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [28];
assign \pisa|vga|draw_board_inst|Mult2~19  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [29];
assign \pisa|vga|draw_board_inst|Mult2~20  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [30];
assign \pisa|vga|draw_board_inst|Mult2~21  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [31];
assign \pisa|vga|draw_board_inst|Mult2~22  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [32];
assign \pisa|vga|draw_board_inst|Mult2~23  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [33];
assign \pisa|vga|draw_board_inst|Mult2~24  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [34];
assign \pisa|vga|draw_board_inst|Mult2~25  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [35];
assign \pisa|vga|draw_board_inst|Mult2~26  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [36];
assign \pisa|vga|draw_board_inst|Mult2~27  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [37];
assign \pisa|vga|draw_board_inst|Mult2~28  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [38];
assign \pisa|vga|draw_board_inst|Mult2~29  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [39];
assign \pisa|vga|draw_board_inst|Mult2~30  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [40];
assign \pisa|vga|draw_board_inst|Mult2~31  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [41];
assign \pisa|vga|draw_board_inst|Mult2~32  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [42];
assign \pisa|vga|draw_board_inst|Mult2~33  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [43];
assign \pisa|vga|draw_board_inst|Mult2~34  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [44];
assign \pisa|vga|draw_board_inst|Mult2~35  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [45];
assign \pisa|vga|draw_board_inst|Mult2~36  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [46];
assign \pisa|vga|draw_board_inst|Mult2~37  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [47];
assign \pisa|vga|draw_board_inst|Mult2~38  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [48];
assign \pisa|vga|draw_board_inst|Mult2~39  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [49];
assign \pisa|vga|draw_board_inst|Mult2~40  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [50];
assign \pisa|vga|draw_board_inst|Mult2~41  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [51];
assign \pisa|vga|draw_board_inst|Mult2~42  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [52];
assign \pisa|vga|draw_board_inst|Mult2~43  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [53];
assign \pisa|vga|draw_board_inst|Mult2~44  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [54];
assign \pisa|vga|draw_board_inst|Mult2~45  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [55];
assign \pisa|vga|draw_board_inst|Mult2~46  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [56];
assign \pisa|vga|draw_board_inst|Mult2~47  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [57];
assign \pisa|vga|draw_board_inst|Mult2~48  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [58];
assign \pisa|vga|draw_board_inst|Mult2~49  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [59];
assign \pisa|vga|draw_board_inst|Mult2~50  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [60];
assign \pisa|vga|draw_board_inst|Mult2~51  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [61];
assign \pisa|vga|draw_board_inst|Mult2~52  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [62];
assign \pisa|vga|draw_board_inst|Mult2~53  = \pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus [63];

assign \pisa|vga|draw_board_inst|Mult1~mac_resulta  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [0];
assign \pisa|vga|draw_board_inst|Mult1~309  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [1];
assign \pisa|vga|draw_board_inst|Mult1~310  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [2];
assign \pisa|vga|draw_board_inst|Mult1~311  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [3];
assign \pisa|vga|draw_board_inst|Mult1~312  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [4];
assign \pisa|vga|draw_board_inst|Mult1~313  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [5];
assign \pisa|vga|draw_board_inst|Mult1~314  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [6];
assign \pisa|vga|draw_board_inst|Mult1~315  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [7];
assign \pisa|vga|draw_board_inst|Mult1~316  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [8];
assign \pisa|vga|draw_board_inst|Mult1~317  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [9];
assign \pisa|vga|draw_board_inst|Mult1~318  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [10];
assign \pisa|vga|draw_board_inst|Mult1~319  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [11];
assign \pisa|vga|draw_board_inst|Mult1~320  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [12];
assign \pisa|vga|draw_board_inst|Mult1~321  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [13];
assign \pisa|vga|draw_board_inst|Mult1~322  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [14];
assign \pisa|vga|draw_board_inst|Mult1~323  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [15];
assign \pisa|vga|draw_board_inst|Mult1~324  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [16];
assign \pisa|vga|draw_board_inst|Mult1~325  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [17];
assign \pisa|vga|draw_board_inst|Mult1~326  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [18];
assign \pisa|vga|draw_board_inst|Mult1~327  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [19];
assign \pisa|vga|draw_board_inst|Mult1~328  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [20];
assign \pisa|vga|draw_board_inst|Mult1~329  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [21];
assign \pisa|vga|draw_board_inst|Mult1~330  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [22];
assign \pisa|vga|draw_board_inst|Mult1~331  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [23];
assign \pisa|vga|draw_board_inst|Mult1~332  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [24];
assign \pisa|vga|draw_board_inst|Mult1~333  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [25];
assign \pisa|vga|draw_board_inst|Mult1~334  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [26];
assign \pisa|vga|draw_board_inst|Mult1~335  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [27];
assign \pisa|vga|draw_board_inst|Mult1~336  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [28];
assign \pisa|vga|draw_board_inst|Mult1~337  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [29];
assign \pisa|vga|draw_board_inst|Mult1~338  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [30];
assign \pisa|vga|draw_board_inst|Mult1~339  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [31];
assign \pisa|vga|draw_board_inst|Mult1~8  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [32];
assign \pisa|vga|draw_board_inst|Mult1~9  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [33];
assign \pisa|vga|draw_board_inst|Mult1~10  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [34];
assign \pisa|vga|draw_board_inst|Mult1~11  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [35];
assign \pisa|vga|draw_board_inst|Mult1~12  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [36];
assign \pisa|vga|draw_board_inst|Mult1~13  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [37];
assign \pisa|vga|draw_board_inst|Mult1~14  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [38];
assign \pisa|vga|draw_board_inst|Mult1~15  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [39];
assign \pisa|vga|draw_board_inst|Mult1~16  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [40];
assign \pisa|vga|draw_board_inst|Mult1~17  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [41];
assign \pisa|vga|draw_board_inst|Mult1~18  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [42];
assign \pisa|vga|draw_board_inst|Mult1~19  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [43];
assign \pisa|vga|draw_board_inst|Mult1~20  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [44];
assign \pisa|vga|draw_board_inst|Mult1~21  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [45];
assign \pisa|vga|draw_board_inst|Mult1~22  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [46];
assign \pisa|vga|draw_board_inst|Mult1~23  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [47];
assign \pisa|vga|draw_board_inst|Mult1~24  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [48];
assign \pisa|vga|draw_board_inst|Mult1~25  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [49];
assign \pisa|vga|draw_board_inst|Mult1~26  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [50];
assign \pisa|vga|draw_board_inst|Mult1~27  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [51];
assign \pisa|vga|draw_board_inst|Mult1~28  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [52];
assign \pisa|vga|draw_board_inst|Mult1~29  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [53];
assign \pisa|vga|draw_board_inst|Mult1~30  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [54];
assign \pisa|vga|draw_board_inst|Mult1~31  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [55];
assign \pisa|vga|draw_board_inst|Mult1~32  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [56];
assign \pisa|vga|draw_board_inst|Mult1~33  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [57];
assign \pisa|vga|draw_board_inst|Mult1~34  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [58];
assign \pisa|vga|draw_board_inst|Mult1~35  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [59];
assign \pisa|vga|draw_board_inst|Mult1~36  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [60];
assign \pisa|vga|draw_board_inst|Mult1~37  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [61];
assign \pisa|vga|draw_board_inst|Mult1~38  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [62];
assign \pisa|vga|draw_board_inst|Mult1~39  = \pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus [63];

assign \pisa|vga|draw_board_inst|Mult0~mac_resulta  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [0];
assign \pisa|vga|draw_board_inst|Mult0~309  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [1];
assign \pisa|vga|draw_board_inst|Mult0~310  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [2];
assign \pisa|vga|draw_board_inst|Mult0~311  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [3];
assign \pisa|vga|draw_board_inst|Mult0~312  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [4];
assign \pisa|vga|draw_board_inst|Mult0~313  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [5];
assign \pisa|vga|draw_board_inst|Mult0~314  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [6];
assign \pisa|vga|draw_board_inst|Mult0~315  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [7];
assign \pisa|vga|draw_board_inst|Mult0~316  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [8];
assign \pisa|vga|draw_board_inst|Mult0~317  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [9];
assign \pisa|vga|draw_board_inst|Mult0~318  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [10];
assign \pisa|vga|draw_board_inst|Mult0~319  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [11];
assign \pisa|vga|draw_board_inst|Mult0~320  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [12];
assign \pisa|vga|draw_board_inst|Mult0~321  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [13];
assign \pisa|vga|draw_board_inst|Mult0~322  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [14];
assign \pisa|vga|draw_board_inst|Mult0~323  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [15];
assign \pisa|vga|draw_board_inst|Mult0~324  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [16];
assign \pisa|vga|draw_board_inst|Mult0~325  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [17];
assign \pisa|vga|draw_board_inst|Mult0~326  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [18];
assign \pisa|vga|draw_board_inst|Mult0~327  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [19];
assign \pisa|vga|draw_board_inst|Mult0~328  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [20];
assign \pisa|vga|draw_board_inst|Mult0~329  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [21];
assign \pisa|vga|draw_board_inst|Mult0~330  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [22];
assign \pisa|vga|draw_board_inst|Mult0~331  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [23];
assign \pisa|vga|draw_board_inst|Mult0~332  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [24];
assign \pisa|vga|draw_board_inst|Mult0~333  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [25];
assign \pisa|vga|draw_board_inst|Mult0~334  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [26];
assign \pisa|vga|draw_board_inst|Mult0~335  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [27];
assign \pisa|vga|draw_board_inst|Mult0~336  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [28];
assign \pisa|vga|draw_board_inst|Mult0~337  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [29];
assign \pisa|vga|draw_board_inst|Mult0~338  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [30];
assign \pisa|vga|draw_board_inst|Mult0~339  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [31];
assign \pisa|vga|draw_board_inst|Mult0~8  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [32];
assign \pisa|vga|draw_board_inst|Mult0~9  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [33];
assign \pisa|vga|draw_board_inst|Mult0~10  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [34];
assign \pisa|vga|draw_board_inst|Mult0~11  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [35];
assign \pisa|vga|draw_board_inst|Mult0~12  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [36];
assign \pisa|vga|draw_board_inst|Mult0~13  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [37];
assign \pisa|vga|draw_board_inst|Mult0~14  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [38];
assign \pisa|vga|draw_board_inst|Mult0~15  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [39];
assign \pisa|vga|draw_board_inst|Mult0~16  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [40];
assign \pisa|vga|draw_board_inst|Mult0~17  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [41];
assign \pisa|vga|draw_board_inst|Mult0~18  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [42];
assign \pisa|vga|draw_board_inst|Mult0~19  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [43];
assign \pisa|vga|draw_board_inst|Mult0~20  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [44];
assign \pisa|vga|draw_board_inst|Mult0~21  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [45];
assign \pisa|vga|draw_board_inst|Mult0~22  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [46];
assign \pisa|vga|draw_board_inst|Mult0~23  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [47];
assign \pisa|vga|draw_board_inst|Mult0~24  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [48];
assign \pisa|vga|draw_board_inst|Mult0~25  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [49];
assign \pisa|vga|draw_board_inst|Mult0~26  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [50];
assign \pisa|vga|draw_board_inst|Mult0~27  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [51];
assign \pisa|vga|draw_board_inst|Mult0~28  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [52];
assign \pisa|vga|draw_board_inst|Mult0~29  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [53];
assign \pisa|vga|draw_board_inst|Mult0~30  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [54];
assign \pisa|vga|draw_board_inst|Mult0~31  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [55];
assign \pisa|vga|draw_board_inst|Mult0~32  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [56];
assign \pisa|vga|draw_board_inst|Mult0~33  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [57];
assign \pisa|vga|draw_board_inst|Mult0~34  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [58];
assign \pisa|vga|draw_board_inst|Mult0~35  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [59];
assign \pisa|vga|draw_board_inst|Mult0~36  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [60];
assign \pisa|vga|draw_board_inst|Mult0~37  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [61];
assign \pisa|vga|draw_board_inst|Mult0~38  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [62];
assign \pisa|vga|draw_board_inst|Mult0~39  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \vgaclk~output (
	.i(\pisa|vga|vgapll|toggle~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
defparam \vgaclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \hsync~output (
	.i(\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \vsync~output (
	.i(\pisa|vga|vga_controller_inst|vsync~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \sync_b~output (
	.i(!\pisa|vga|vga_controller_inst|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \blank_b~output (
	.i(\pisa|vga|vga_controller_inst|blank_b~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \red[0]~output (
	.i(\pisa|vga|draw_board_inst|red [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \red[1]~output (
	.i(\pisa|vga|draw_board_inst|red [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \red[2]~output (
	.i(\pisa|vga|draw_board_inst|red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \red[3]~output (
	.i(\pisa|vga|draw_board_inst|red [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \red[4]~output (
	.i(\pisa|vga|draw_board_inst|red [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \red[5]~output (
	.i(\pisa|vga|draw_board_inst|red [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \red[6]~output (
	.i(\pisa|vga|draw_board_inst|red [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \red[7]~output (
	.i(\pisa|vga|draw_board_inst|red [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \green[0]~output (
	.i(\pisa|vga|draw_board_inst|green [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \green[1]~output (
	.i(\pisa|vga|draw_board_inst|green [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \green[2]~output (
	.i(\pisa|vga|draw_board_inst|green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \green[3]~output (
	.i(\pisa|vga|draw_board_inst|green [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \green[4]~output (
	.i(\pisa|vga|draw_board_inst|green [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \green[5]~output (
	.i(\pisa|vga|draw_board_inst|green [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \green[6]~output (
	.i(\pisa|vga|draw_board_inst|green [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \green[7]~output (
	.i(\pisa|vga|draw_board_inst|green [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \blue[0]~output (
	.i(\pisa|vga|draw_board_inst|blue [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \blue[1]~output (
	.i(\pisa|vga|draw_board_inst|blue [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \blue[2]~output (
	.i(\pisa|vga|draw_board_inst|blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \blue[3]~output (
	.i(\pisa|vga|draw_board_inst|blue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \blue[4]~output (
	.i(\pisa|vga|draw_board_inst|blue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \blue[5]~output (
	.i(\pisa|vga|draw_board_inst|blue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \blue[6]~output (
	.i(\pisa|vga|draw_board_inst|blue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \blue[7]~output (
	.i(\pisa|vga|draw_board_inst|blue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \q[0]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[0]),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
defparam \q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \q[1]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[1]),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
defparam \q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \q[2]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[2]),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
defparam \q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \q[3]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[3]),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
defparam \q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \q[4]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[4]),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
defparam \q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \q[5]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[5]),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
defparam \q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \q[6]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[6]),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
defparam \q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \q[7]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[7]),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
defparam \q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \rdaddress[0]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[0]),
	.obar());
// synopsys translate_off
defparam \rdaddress[0]~output .bus_hold = "false";
defparam \rdaddress[0]~output .open_drain_output = "false";
defparam \rdaddress[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \rdaddress[1]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[1]),
	.obar());
// synopsys translate_off
defparam \rdaddress[1]~output .bus_hold = "false";
defparam \rdaddress[1]~output .open_drain_output = "false";
defparam \rdaddress[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \rdaddress[2]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[2]),
	.obar());
// synopsys translate_off
defparam \rdaddress[2]~output .bus_hold = "false";
defparam \rdaddress[2]~output .open_drain_output = "false";
defparam \rdaddress[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \rdaddress[3]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[3]),
	.obar());
// synopsys translate_off
defparam \rdaddress[3]~output .bus_hold = "false";
defparam \rdaddress[3]~output .open_drain_output = "false";
defparam \rdaddress[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \rdaddress[4]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[4]),
	.obar());
// synopsys translate_off
defparam \rdaddress[4]~output .bus_hold = "false";
defparam \rdaddress[4]~output .open_drain_output = "false";
defparam \rdaddress[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \rdaddress[5]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[5]),
	.obar());
// synopsys translate_off
defparam \rdaddress[5]~output .bus_hold = "false";
defparam \rdaddress[5]~output .open_drain_output = "false";
defparam \rdaddress[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \rdaddress[6]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[6]),
	.obar());
// synopsys translate_off
defparam \rdaddress[6]~output .bus_hold = "false";
defparam \rdaddress[6]~output .open_drain_output = "false";
defparam \rdaddress[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \rdaddress[7]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[7]),
	.obar());
// synopsys translate_off
defparam \rdaddress[7]~output .bus_hold = "false";
defparam \rdaddress[7]~output .open_drain_output = "false";
defparam \rdaddress[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \rdaddress[8]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[8]),
	.obar());
// synopsys translate_off
defparam \rdaddress[8]~output .bus_hold = "false";
defparam \rdaddress[8]~output .open_drain_output = "false";
defparam \rdaddress[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \rdaddress[9]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[9]),
	.obar());
// synopsys translate_off
defparam \rdaddress[9]~output .bus_hold = "false";
defparam \rdaddress[9]~output .open_drain_output = "false";
defparam \rdaddress[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \rdaddress[10]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[10]),
	.obar());
// synopsys translate_off
defparam \rdaddress[10]~output .bus_hold = "false";
defparam \rdaddress[10]~output .open_drain_output = "false";
defparam \rdaddress[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \rdaddress[11]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[11]),
	.obar());
// synopsys translate_off
defparam \rdaddress[11]~output .bus_hold = "false";
defparam \rdaddress[11]~output .open_drain_output = "false";
defparam \rdaddress[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \rdaddress[12]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[12]),
	.obar());
// synopsys translate_off
defparam \rdaddress[12]~output .bus_hold = "false";
defparam \rdaddress[12]~output .open_drain_output = "false";
defparam \rdaddress[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \rdaddress[13]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[13]),
	.obar());
// synopsys translate_off
defparam \rdaddress[13]~output .bus_hold = "false";
defparam \rdaddress[13]~output .open_drain_output = "false";
defparam \rdaddress[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \rdaddress[14]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[14]),
	.obar());
// synopsys translate_off
defparam \rdaddress[14]~output .bus_hold = "false";
defparam \rdaddress[14]~output .open_drain_output = "false";
defparam \rdaddress[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \rdaddress[15]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[15]),
	.obar());
// synopsys translate_off
defparam \rdaddress[15]~output .bus_hold = "false";
defparam \rdaddress[15]~output .open_drain_output = "false";
defparam \rdaddress[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \rdaddress[16]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[16]),
	.obar());
// synopsys translate_off
defparam \rdaddress[16]~output .bus_hold = "false";
defparam \rdaddress[16]~output .open_drain_output = "false";
defparam \rdaddress[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \rdaddress[17]~output (
	.i(\pisa|vga|draw_board_inst|rdaddress [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[17]),
	.obar());
// synopsys translate_off
defparam \rdaddress[17]~output .bus_hold = "false";
defparam \rdaddress[17]~output .open_drain_output = "false";
defparam \rdaddress[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \wraddress[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[0]),
	.obar());
// synopsys translate_off
defparam \wraddress[0]~output .bus_hold = "false";
defparam \wraddress[0]~output .open_drain_output = "false";
defparam \wraddress[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \wraddress[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[1]),
	.obar());
// synopsys translate_off
defparam \wraddress[1]~output .bus_hold = "false";
defparam \wraddress[1]~output .open_drain_output = "false";
defparam \wraddress[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N2
cyclonev_io_obuf \wraddress[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[2]),
	.obar());
// synopsys translate_off
defparam \wraddress[2]~output .bus_hold = "false";
defparam \wraddress[2]~output .open_drain_output = "false";
defparam \wraddress[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \wraddress[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[3]),
	.obar());
// synopsys translate_off
defparam \wraddress[3]~output .bus_hold = "false";
defparam \wraddress[3]~output .open_drain_output = "false";
defparam \wraddress[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \wraddress[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[4]),
	.obar());
// synopsys translate_off
defparam \wraddress[4]~output .bus_hold = "false";
defparam \wraddress[4]~output .open_drain_output = "false";
defparam \wraddress[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \wraddress[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[5]),
	.obar());
// synopsys translate_off
defparam \wraddress[5]~output .bus_hold = "false";
defparam \wraddress[5]~output .open_drain_output = "false";
defparam \wraddress[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \wraddress[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[6]),
	.obar());
// synopsys translate_off
defparam \wraddress[6]~output .bus_hold = "false";
defparam \wraddress[6]~output .open_drain_output = "false";
defparam \wraddress[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \wraddress[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[7]),
	.obar());
// synopsys translate_off
defparam \wraddress[7]~output .bus_hold = "false";
defparam \wraddress[7]~output .open_drain_output = "false";
defparam \wraddress[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \wraddress[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[8]),
	.obar());
// synopsys translate_off
defparam \wraddress[8]~output .bus_hold = "false";
defparam \wraddress[8]~output .open_drain_output = "false";
defparam \wraddress[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \wraddress[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[9]),
	.obar());
// synopsys translate_off
defparam \wraddress[9]~output .bus_hold = "false";
defparam \wraddress[9]~output .open_drain_output = "false";
defparam \wraddress[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \wraddress[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[10]),
	.obar());
// synopsys translate_off
defparam \wraddress[10]~output .bus_hold = "false";
defparam \wraddress[10]~output .open_drain_output = "false";
defparam \wraddress[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \wraddress[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[11]),
	.obar());
// synopsys translate_off
defparam \wraddress[11]~output .bus_hold = "false";
defparam \wraddress[11]~output .open_drain_output = "false";
defparam \wraddress[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \wraddress[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[12]),
	.obar());
// synopsys translate_off
defparam \wraddress[12]~output .bus_hold = "false";
defparam \wraddress[12]~output .open_drain_output = "false";
defparam \wraddress[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \wraddress[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[13]),
	.obar());
// synopsys translate_off
defparam \wraddress[13]~output .bus_hold = "false";
defparam \wraddress[13]~output .open_drain_output = "false";
defparam \wraddress[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \wraddress[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[14]),
	.obar());
// synopsys translate_off
defparam \wraddress[14]~output .bus_hold = "false";
defparam \wraddress[14]~output .open_drain_output = "false";
defparam \wraddress[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \wraddress[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[15]),
	.obar());
// synopsys translate_off
defparam \wraddress[15]~output .bus_hold = "false";
defparam \wraddress[15]~output .open_drain_output = "false";
defparam \wraddress[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \wraddress[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[16]),
	.obar());
// synopsys translate_off
defparam \wraddress[16]~output .bus_hold = "false";
defparam \wraddress[16]~output .open_drain_output = "false";
defparam \wraddress[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \wraddress[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[17]),
	.obar());
// synopsys translate_off
defparam \wraddress[17]~output .bus_hold = "false";
defparam \wraddress[17]~output .open_drain_output = "false";
defparam \wraddress[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N6
cyclonev_lcell_comb \pisa|vga|vgapll|toggle~0 (
// Equation(s):
// \pisa|vga|vgapll|toggle~0_combout  = ( !\pisa|vga|vgapll|toggle~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vgapll|toggle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vgapll|toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vgapll|toggle~0 .extended_lut = "off";
defparam \pisa|vga|vgapll|toggle~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pisa|vga|vgapll|toggle~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N53
dffeas \pisa|vga|vgapll|toggle (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\pisa|vga|vgapll|toggle~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vgapll|toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vgapll|toggle .is_wysiwyg = "true";
defparam \pisa|vga|vgapll|toggle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add0~1_sumout  & !\pisa|vga|vga_controller_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT .lut_mask = 64'h0F000F000F000F00;
defparam \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N5
dffeas \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N45
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~5 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~5_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~38  ))
// \pisa|vga|vga_controller_inst|Add0~6  = CARRY(( \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~5 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N48
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~9 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~9_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~6  ))
// \pisa|vga|vga_controller_inst|Add0~10  = CARRY(( \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~9 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N18
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N20
dffeas \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N51
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~13 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~13_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~10  ))
// \pisa|vga|vga_controller_inst|Add0~14  = CARRY(( \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~13 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N35
dffeas \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N54
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~17 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~17_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~14  ))
// \pisa|vga|vga_controller_inst|Add0~18  = CARRY(( \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~17 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N17
dffeas \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~1_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~25_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N23
dffeas \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N30
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~21 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~21_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \pisa|vga|vga_controller_inst|Add0~22  = CARRY(( \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~21 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~21 .lut_mask = 64'h0000000000003333;
defparam \pisa|vga|vga_controller_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~21_sumout  ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT .lut_mask = 64'h5555555500000000;
defparam \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N17
dffeas \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N33
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~25 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~25_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~22  ))
// \pisa|vga|vga_controller_inst|Add0~26  = CARRY(( \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~25 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N36
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~29 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~29_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~26  ))
// \pisa|vga|vga_controller_inst|Add0~30  = CARRY(( \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~26  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~29 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N9
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N11
dffeas \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N39
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~33 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~33_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~30  ))
// \pisa|vga|vga_controller_inst|Add0~34  = CARRY(( \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~30  ))

	.dataa(!\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~33 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N21
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal0~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal0~0_combout  = ( !\pisa|vga|vga_controller_inst|Add0~37_sumout  & ( (!\pisa|vga|vga_controller_inst|Add0~25_sumout  & (!\pisa|vga|vga_controller_inst|Add0~33_sumout  & (!\pisa|vga|vga_controller_inst|Add0~21_sumout  & 
// !\pisa|vga|vga_controller_inst|Add0~29_sumout ))) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal0~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \pisa|vga|vga_controller_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal0~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal0~1_combout  = ( \pisa|vga|vga_controller_inst|Equal0~0_combout  & ( \pisa|vga|vga_controller_inst|Add0~17_sumout  & ( (\pisa|vga|vga_controller_inst|Add0~5_sumout  & (\pisa|vga|vga_controller_inst|Add0~1_sumout  & 
// (!\pisa|vga|vga_controller_inst|Add0~13_sumout  & !\pisa|vga|vga_controller_inst|Add0~9_sumout ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.datae(!\pisa|vga|vga_controller_inst|Equal0~0_combout ),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal0~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal0~1 .lut_mask = 64'h0000000000001000;
defparam \pisa|vga|vga_controller_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N27
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout  = ( \pisa|vga|vga_controller_inst|Add0~33_sumout  & ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT .lut_mask = 64'h00000000FF00FF00;
defparam \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N29
dffeas \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~37 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~37_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~34  ))
// \pisa|vga|vga_controller_inst|Add0~38  = CARRY(( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~34  ))

	.dataa(!\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~37 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N12
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add0~37_sumout  & !\pisa|vga|vga_controller_inst|Equal0~1_combout )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT .lut_mask = 64'h3300330033003300;
defparam \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N2
dffeas \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N26
dffeas \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|hsync~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|hsync~0_combout  = ( \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  ) ) # ( !\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( 
// \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  ) ) # ( \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ) # 
// ((!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  & !\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q )) # (\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & 
// (\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  & \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ))) ) ) ) # ( !\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.datae(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|hsync~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|hsync~0 .lut_mask = 64'hFFFFF8F1FFFFFFFF;
defparam \pisa|vga|vga_controller_inst|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N45
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add1~21_sumout  & !\pisa|vga|vga_controller_inst|Equal1~1_combout )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT .lut_mask = 64'h3030303030303030;
defparam \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N47
dffeas \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N12
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~37 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~37_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~34  ))
// \pisa|vga|vga_controller_inst|Add1~38  = CARRY(( \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~37 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~9 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~9_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~38  ))
// \pisa|vga|vga_controller_inst|Add1~10  = CARRY(( \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~38  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~9 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N54
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~9_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N40
dffeas \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N18
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~13 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~13_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~10  ))
// \pisa|vga|vga_controller_inst|Add1~14  = CARRY(( \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~10  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~13 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N34
dffeas \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N21
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~17 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~17_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~14  ))
// \pisa|vga|vga_controller_inst|Add1~18  = CARRY(( \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~14  ))

	.dataa(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~17 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N48
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout  = (!\pisa|vga|vga_controller_inst|Equal1~1_combout  & \pisa|vga|vga_controller_inst|Add1~17_sumout )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datac(!\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N56
dffeas \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N24
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~21 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~21_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~18  ))
// \pisa|vga|vga_controller_inst|Add1~22  = CARRY(( \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~18  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~21 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N0
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~25 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~25_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \pisa|vga|vga_controller_inst|Add1~26  = CARRY(( \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~25 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N36
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal1~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal1~0_combout  = ( \pisa|vga|vga_controller_inst|Add1~33_sumout  & ( !\pisa|vga|vga_controller_inst|Add1~37_sumout  & ( (\pisa|vga|vga_controller_inst|Add1~25_sumout  & (!\pisa|vga|vga_controller_inst|Add1~1_sumout  & 
// \pisa|vga|vga_controller_inst|Add1~29_sumout )) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.datae(!\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.dataf(!\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal1~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal1~0 .lut_mask = 64'h0000005000000000;
defparam \pisa|vga|vga_controller_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N44
dffeas \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N27
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~5 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~5_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~5 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N30
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal1~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal1~1_combout  = ( \pisa|vga|vga_controller_inst|Equal1~0_combout  & ( \pisa|vga|vga_controller_inst|Add1~5_sumout  & ( (!\pisa|vga|vga_controller_inst|Add1~21_sumout  & (!\pisa|vga|vga_controller_inst|Add1~9_sumout  & 
// (!\pisa|vga|vga_controller_inst|Add1~13_sumout  & !\pisa|vga|vga_controller_inst|Add1~17_sumout ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.datae(!\pisa|vga|vga_controller_inst|Equal1~0_combout ),
	.dataf(!\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal1~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal1~1 .lut_mask = 64'h0000000000008000;
defparam \pisa|vga|vga_controller_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout  = (!\pisa|vga|vga_controller_inst|Equal1~1_combout  & \pisa|vga|vga_controller_inst|Add1~25_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datad(!\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT .lut_mask = 64'h00F000F000F000F0;
defparam \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N29
dffeas \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~1_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~26  ))
// \pisa|vga|vga_controller_inst|Add1~2  = CARRY(( \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add1~1_sumout  & !\pisa|vga|vga_controller_inst|Equal1~1_combout )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT .lut_mask = 64'h5050505050505050;
defparam \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N50
dffeas \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~29 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~29_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~2  ))
// \pisa|vga|vga_controller_inst|Add1~30  = CARRY(( \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~2  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~29 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add1~29_sumout  & !\pisa|vga|vga_controller_inst|Equal1~1_combout )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT .lut_mask = 64'h5050505050505050;
defparam \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N59
dffeas \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N9
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~33 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~33_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~30  ))
// \pisa|vga|vga_controller_inst|Add1~34  = CARRY(( \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~30  ))

	.dataa(!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~33 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N47
dffeas \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N51
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N44
dffeas \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N27
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~1_combout  = ( !\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  & 
// \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q )) ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~1 .lut_mask = 64'h00C000C000000000;
defparam \pisa|vga|vga_controller_inst|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N39
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~0_combout  = ( \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  & ( (\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE_q  & (\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  & 
// \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q )) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~0 .lut_mask = 64'h0000000001010101;
defparam \pisa|vga|vga_controller_inst|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~2 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~2_combout  = ( \pisa|vga|vga_controller_inst|vsync~0_combout  & ( (!\pisa|vga|vga_controller_inst|vsync~1_combout ) # (!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ) ) ) # ( 
// !\pisa|vga|vga_controller_inst|vsync~0_combout  )

	.dataa(!\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~2 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~2 .lut_mask = 64'hFFFFFFFFFFAAFFAA;
defparam \pisa|vga|vga_controller_inst|vsync~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|sync_b (
// Equation(s):
// \pisa|vga|vga_controller_inst|sync_b~combout  = ( \pisa|vga|vga_controller_inst|hsync~0_combout  & ( (\pisa|vga|vga_controller_inst|vsync~1_combout  & (\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  & \pisa|vga|vga_controller_inst|vsync~0_combout )) ) 
// ) # ( !\pisa|vga|vga_controller_inst|hsync~0_combout  )

	.dataa(!\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.datab(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|sync_b .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|sync_b .lut_mask = 64'hFFFFFFFF01010101;
defparam \pisa|vga|vga_controller_inst|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N39
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|blank_b~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|blank_b~0_combout  = ( !\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & 
// !\pisa|vga|vga_controller_inst|vsync~0_combout ) ) ) ) # ( \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|vsync~0_combout  & !\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q )) ) ) ) # ( !\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & ( 
// (!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & !\pisa|vga|vga_controller_inst|vsync~0_combout ) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.datac(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|blank_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|blank_b~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|blank_b~0 .lut_mask = 64'h8888808088880000;
defparam \pisa|vga|vga_controller_inst|blank_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[0]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[0]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~3 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~3_combout  = ( !\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE_q  & ( !\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  & ((\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ) # (\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q )))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datae(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1DUPLICATE_q ),
	.dataf(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~3 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~3 .lut_mask = 64'h40C0000000000000;
defparam \pisa|vga|draw_board_inst|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \switch~input (
	.i(switch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch~input_o ));
// synopsys translate_off
defparam \switch~input .bus_hold = "false";
defparam \switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~0_combout  = ( !\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (!\switch~input_o  & 
// !\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q )) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datab(!\switch~input_o ),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ),
	.datae(!\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~0 .lut_mask = 64'h8800000000000000;
defparam \pisa|vga|draw_board_inst|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~2_combout  = ( !\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  & !\switch~input_o ))) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.datad(!\switch~input_o ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~2 .lut_mask = 64'h8000800000000000;
defparam \pisa|vga|draw_board_inst|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~1_combout  = ( \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & !\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q )) ) ) ) # ( !\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & ( 
// (!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  & \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.datae(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~1 .lut_mask = 64'h0080808000000000;
defparam \pisa|vga|draw_board_inst|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~7 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~7_combout  = ( \pisa|vga|draw_board_inst|always0~2_combout  & ( \pisa|vga|draw_board_inst|always0~1_combout  & ( (\pisa|vga|draw_board_inst|always0~0_combout ) # (\pisa|vga|draw_board_inst|always0~3_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|always0~2_combout  & ( \pisa|vga|draw_board_inst|always0~1_combout  & ( \pisa|vga|draw_board_inst|always0~0_combout  ) ) ) # ( \pisa|vga|draw_board_inst|always0~2_combout  & ( !\pisa|vga|draw_board_inst|always0~1_combout  & ( 
// \pisa|vga|draw_board_inst|always0~3_combout  ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datad(gnd),
	.datae(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.dataf(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~7 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~7 .lut_mask = 64'h000055550F0F5F5F;
defparam \pisa|vga|draw_board_inst|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N35
dffeas \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~5 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~5_combout  = ( !\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  & 
// !\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q )) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~5 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~5 .lut_mask = 64'h8080808000000000;
defparam \pisa|vga|draw_board_inst|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~4 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~4_combout  = ( !\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & 
// !\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q )) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~4 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~4 .lut_mask = 64'h8080808000000000;
defparam \pisa|vga|draw_board_inst|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~6 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~6_combout  = ( \pisa|vga|draw_board_inst|always0~4_combout  & ( (\pisa|vga|draw_board_inst|always0~5_combout  & ((!\switch~input_o ) # ((!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  & 
// !\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q )))) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datab(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.datad(!\switch~input_o ),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~6 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~6 .lut_mask = 64'h0000000055405540;
defparam \pisa|vga|draw_board_inst|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector20~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector20~0_combout  = (!\pisa|vga|draw_board_inst|state [2] & !\pisa|vga|draw_board_inst|state [0])

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|state [2]),
	.datac(gnd),
	.datad(!\pisa|vga|draw_board_inst|state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector20~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector20~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \pisa|vga|draw_board_inst|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N56
dffeas \pisa|vga|draw_board_inst|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|state[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N12
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector18~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector18~0_combout  = (!\pisa|vga|draw_board_inst|state [1] & (!\pisa|vga|draw_board_inst|state [0] & \pisa|vga|draw_board_inst|state [2])) # (\pisa|vga|draw_board_inst|state [1] & (\pisa|vga|draw_board_inst|state [0] & 
// !\pisa|vga|draw_board_inst|state [2]))

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|state [1]),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector18~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector18~0 .lut_mask = 64'h03C003C003C003C0;
defparam \pisa|vga|draw_board_inst|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N14
dffeas \pisa|vga|draw_board_inst|state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|state[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N57
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector19~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector19~0_combout  = ( \pisa|vga|draw_board_inst|state [0] & ( (!\pisa|vga|draw_board_inst|state [2] & !\pisa|vga|draw_board_inst|state [1]) ) ) # ( !\pisa|vga|draw_board_inst|state [0] & ( (!\pisa|vga|draw_board_inst|state 
// [2] & \pisa|vga|draw_board_inst|state [1]) ) )

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|state [2]),
	.datac(gnd),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector19~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector19~0 .lut_mask = 64'h00CC00CCCC00CC00;
defparam \pisa|vga|draw_board_inst|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N59
dffeas \pisa|vga|draw_board_inst|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|state[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N15
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Equal0~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Equal0~0_combout  = ( \pisa|vga|draw_board_inst|state [2] & ( (!\pisa|vga|draw_board_inst|state [1] & !\pisa|vga|draw_board_inst|state [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(!\pisa|vga|draw_board_inst|state [0]),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Equal0~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Equal0~0 .lut_mask = 64'h00000000F000F000;
defparam \pisa|vga|draw_board_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Equal0~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|Equal0~1_combout  = ( \pisa|vga|draw_board_inst|state [0] & ( !\pisa|vga|draw_board_inst|state [2] & ( \pisa|vga|draw_board_inst|state [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(!\pisa|vga|draw_board_inst|state [0]),
	.dataf(!\pisa|vga|draw_board_inst|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Equal0~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Equal0~1 .lut_mask = 64'h000000FF00000000;
defparam \pisa|vga|draw_board_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y2_N0
cyclonev_mac \pisa|vga|draw_board_inst|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(vcc),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mult0~mac .accumulate_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .ax_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .ax_width = 15;
defparam \pisa|vga|draw_board_inst|Mult0~mac .ay_scan_in_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .ay_scan_in_width = 15;
defparam \pisa|vga|draw_board_inst|Mult0~mac .ay_use_scan_in = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .az_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .bx_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .bx_width = 14;
defparam \pisa|vga|draw_board_inst|Mult0~mac .by_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .by_use_scan_in = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .by_width = 18;
defparam \pisa|vga|draw_board_inst|Mult0~mac .bz_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_0 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_1 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_2 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_3 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_4 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_5 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_6 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_7 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_0 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_1 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_2 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_3 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_4 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_5 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_6 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_7 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_sel_a_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_sel_b_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .delay_scan_out_ay = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .delay_scan_out_by = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .enable_double_accum = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .load_const_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .load_const_value = 4;
defparam \pisa|vga|draw_board_inst|Mult0~mac .mode_sub_location = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .negate_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_max = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_may = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_mbx = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_mby = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operation_mode = "m18x18_plus36";
defparam \pisa|vga|draw_board_inst|Mult0~mac .output_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .preadder_subtract_a = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .preadder_subtract_b = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .result_a_width = 64;
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_max = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_may = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_mbx = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_mby = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .sub_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X54_Y4_N0
cyclonev_mac \pisa|vga|draw_board_inst|Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({\pisa|vga|draw_board_inst|Mult0~339 ,\pisa|vga|draw_board_inst|Mult0~339 ,\pisa|vga|draw_board_inst|Mult0~339 ,\pisa|vga|draw_board_inst|Mult0~339 ,\pisa|vga|draw_board_inst|Mult0~339 ,\pisa|vga|draw_board_inst|Mult0~338 ,\pisa|vga|draw_board_inst|Mult0~337 ,
\pisa|vga|draw_board_inst|Mult0~336 ,\pisa|vga|draw_board_inst|Mult0~335 ,\pisa|vga|draw_board_inst|Mult0~334 ,\pisa|vga|draw_board_inst|Mult0~333 ,\pisa|vga|draw_board_inst|Mult0~332 ,\pisa|vga|draw_board_inst|Mult0~331 ,\pisa|vga|draw_board_inst|Mult0~330 ,
\pisa|vga|draw_board_inst|Mult0~329 ,\pisa|vga|draw_board_inst|Mult0~328 ,\pisa|vga|draw_board_inst|Mult0~327 ,\pisa|vga|draw_board_inst|Mult0~326 }),
	.by({\pisa|vga|draw_board_inst|Mult0~325 ,\pisa|vga|draw_board_inst|Mult0~324 ,\pisa|vga|draw_board_inst|Mult0~323 ,\pisa|vga|draw_board_inst|Mult0~322 ,\pisa|vga|draw_board_inst|Mult0~321 ,\pisa|vga|draw_board_inst|Mult0~320 ,\pisa|vga|draw_board_inst|Mult0~319 ,
\pisa|vga|draw_board_inst|Mult0~318 ,\pisa|vga|draw_board_inst|Mult0~317 ,\pisa|vga|draw_board_inst|Mult0~316 ,\pisa|vga|draw_board_inst|Mult0~315 ,\pisa|vga|draw_board_inst|Mult0~314 ,\pisa|vga|draw_board_inst|Mult0~313 ,\pisa|vga|draw_board_inst|Mult0~312 ,
\pisa|vga|draw_board_inst|Mult0~311 ,\pisa|vga|draw_board_inst|Mult0~310 ,\pisa|vga|draw_board_inst|Mult0~309 ,\pisa|vga|draw_board_inst|Mult0~mac_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\pisa|vga|draw_board_inst|Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mult1~mac .accumulate_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .ax_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .ax_width = 13;
defparam \pisa|vga|draw_board_inst|Mult1~mac .ay_scan_in_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .ay_scan_in_width = 13;
defparam \pisa|vga|draw_board_inst|Mult1~mac .ay_use_scan_in = "false";
defparam \pisa|vga|draw_board_inst|Mult1~mac .az_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .bx_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .bx_width = 18;
defparam \pisa|vga|draw_board_inst|Mult1~mac .by_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .by_use_scan_in = "false";
defparam \pisa|vga|draw_board_inst|Mult1~mac .by_width = 18;
defparam \pisa|vga|draw_board_inst|Mult1~mac .bz_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_a_0 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_a_1 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_a_2 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_a_3 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_a_4 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_a_5 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_a_6 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_a_7 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_b_0 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_b_1 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_b_2 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_b_3 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_b_4 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_b_5 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_b_6 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_b_7 = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_sel_a_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .coef_sel_b_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .delay_scan_out_ay = "false";
defparam \pisa|vga|draw_board_inst|Mult1~mac .delay_scan_out_by = "false";
defparam \pisa|vga|draw_board_inst|Mult1~mac .enable_double_accum = "false";
defparam \pisa|vga|draw_board_inst|Mult1~mac .load_const_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .load_const_value = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .mode_sub_location = 0;
defparam \pisa|vga|draw_board_inst|Mult1~mac .negate_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .operand_source_max = "input";
defparam \pisa|vga|draw_board_inst|Mult1~mac .operand_source_may = "input";
defparam \pisa|vga|draw_board_inst|Mult1~mac .operand_source_mbx = "input";
defparam \pisa|vga|draw_board_inst|Mult1~mac .operand_source_mby = "input";
defparam \pisa|vga|draw_board_inst|Mult1~mac .operation_mode = "m18x18_plus36";
defparam \pisa|vga|draw_board_inst|Mult1~mac .output_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .preadder_subtract_a = "false";
defparam \pisa|vga|draw_board_inst|Mult1~mac .preadder_subtract_b = "false";
defparam \pisa|vga|draw_board_inst|Mult1~mac .result_a_width = 64;
defparam \pisa|vga|draw_board_inst|Mult1~mac .signed_max = "false";
defparam \pisa|vga|draw_board_inst|Mult1~mac .signed_may = "false";
defparam \pisa|vga|draw_board_inst|Mult1~mac .signed_mbx = "true";
defparam \pisa|vga|draw_board_inst|Mult1~mac .signed_mby = "false";
defparam \pisa|vga|draw_board_inst|Mult1~mac .sub_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~66 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~66_cout  = CARRY(( \pisa|vga|draw_board_inst|Mult1~309  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~309 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\pisa|vga|draw_board_inst|Add3~66_cout ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~66 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~66 .lut_mask = 64'h0000000000000F0F;
defparam \pisa|vga|draw_board_inst|Add3~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N3
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~1_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~310  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~66_cout  ))
// \pisa|vga|draw_board_inst|Add3~2  = CARRY(( \pisa|vga|draw_board_inst|Mult1~310  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~310 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~1_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|draw_board_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N6
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~5 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~5_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~311  ) + ( VCC ) + ( \pisa|vga|draw_board_inst|Add3~2  ))
// \pisa|vga|draw_board_inst|Add3~6  = CARRY(( \pisa|vga|draw_board_inst|Mult1~311  ) + ( VCC ) + ( \pisa|vga|draw_board_inst|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~311 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~5_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~5 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \pisa|vga|draw_board_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N9
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~9 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~9_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~312  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~6  ))
// \pisa|vga|draw_board_inst|Add3~10  = CARRY(( \pisa|vga|draw_board_inst|Mult1~312  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~312 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~9_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~9 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|draw_board_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N12
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~13 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~13_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~313  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~10  ))
// \pisa|vga|draw_board_inst|Add3~14  = CARRY(( \pisa|vga|draw_board_inst|Mult1~313  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~313 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~13_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~13 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|draw_board_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N15
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~17 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~17_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~314  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~14  ))
// \pisa|vga|draw_board_inst|Add3~18  = CARRY(( \pisa|vga|draw_board_inst|Mult1~314  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~14  ))

	.dataa(!\pisa|vga|draw_board_inst|Mult1~314 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~17_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~17 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~17 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|draw_board_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~21 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~21_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~315  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~18  ))
// \pisa|vga|draw_board_inst|Add3~22  = CARRY(( \pisa|vga|draw_board_inst|Mult1~315  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~18  ))

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|Mult1~315 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~21_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~21 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~21 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|draw_board_inst|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~25 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~25_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~316  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~22  ))
// \pisa|vga|draw_board_inst|Add3~26  = CARRY(( \pisa|vga|draw_board_inst|Mult1~316  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~22  ))

	.dataa(!\pisa|vga|draw_board_inst|Mult1~316 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~25_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~25 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~25 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|draw_board_inst|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~29 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~29_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~317  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~26  ))
// \pisa|vga|draw_board_inst|Add3~30  = CARRY(( \pisa|vga|draw_board_inst|Mult1~317  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~317 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~29_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~29 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|draw_board_inst|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N27
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~33 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~33_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~318  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~30  ))
// \pisa|vga|draw_board_inst|Add3~34  = CARRY(( \pisa|vga|draw_board_inst|Mult1~318  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~318 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~33_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~33 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|draw_board_inst|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~37 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~37_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~319  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~34  ))
// \pisa|vga|draw_board_inst|Add3~38  = CARRY(( \pisa|vga|draw_board_inst|Mult1~319  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~34  ))

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|Mult1~319 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~37_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~37 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~37 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|draw_board_inst|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N33
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~41 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~41_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~320  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~38  ))
// \pisa|vga|draw_board_inst|Add3~42  = CARRY(( \pisa|vga|draw_board_inst|Mult1~320  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~38  ))

	.dataa(!\pisa|vga|draw_board_inst|Mult1~320 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~41_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~41 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~41 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|draw_board_inst|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N36
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~45 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~45_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~321  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~42  ))
// \pisa|vga|draw_board_inst|Add3~46  = CARRY(( \pisa|vga|draw_board_inst|Mult1~321  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~321 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~45_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~45 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|draw_board_inst|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N39
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~49 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~49_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~322  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~46  ))
// \pisa|vga|draw_board_inst|Add3~50  = CARRY(( \pisa|vga|draw_board_inst|Mult1~322  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~322 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~49_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~49 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|draw_board_inst|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~53 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~53_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~323  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~50  ))
// \pisa|vga|draw_board_inst|Add3~54  = CARRY(( \pisa|vga|draw_board_inst|Mult1~323  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~323 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~53_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~53 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|draw_board_inst|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~57 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~57_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~324  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~54  ))
// \pisa|vga|draw_board_inst|Add3~58  = CARRY(( \pisa|vga|draw_board_inst|Mult1~324  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~54  ))

	.dataa(!\pisa|vga|draw_board_inst|Mult1~324 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~57_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~57 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~57 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|draw_board_inst|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add3~61 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add3~61_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult1~325  ) + ( GND ) + ( \pisa|vga|draw_board_inst|Add3~58  ))

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|Mult1~325 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add3~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add3~61 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add3~61 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|draw_board_inst|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Equal0~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|Equal0~2_combout  = ( !\pisa|vga|draw_board_inst|state [1] & ( !\pisa|vga|draw_board_inst|state [2] & ( \pisa|vga|draw_board_inst|state [0] ) ) )

	.dataa(!\pisa|vga|draw_board_inst|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pisa|vga|draw_board_inst|state [1]),
	.dataf(!\pisa|vga|draw_board_inst|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Equal0~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Equal0~2 .lut_mask = 64'h5555000000000000;
defparam \pisa|vga|draw_board_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N49
dffeas \pisa|vga|draw_board_inst|second_img_base[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[17] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[17] .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y6_N0
cyclonev_mac \pisa|vga|draw_board_inst|Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,!\switch~input_o ,\switch~input_o ,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\pisa|vga|vgapll|toggle~q ,\pisa|vga|vgapll|toggle~q }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\pisa|vga|vga_controller_inst|Equal0~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\pisa|vga|draw_board_inst|Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mult2~mac .accumulate_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .ax_clock = "0";
defparam \pisa|vga|draw_board_inst|Mult2~mac .ax_width = 10;
defparam \pisa|vga|draw_board_inst|Mult2~mac .ay_scan_in_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .ay_scan_in_width = 15;
defparam \pisa|vga|draw_board_inst|Mult2~mac .ay_use_scan_in = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .az_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .bx_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .bx_width = 1;
defparam \pisa|vga|draw_board_inst|Mult2~mac .by_clock = "1";
defparam \pisa|vga|draw_board_inst|Mult2~mac .by_use_scan_in = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .by_width = 18;
defparam \pisa|vga|draw_board_inst|Mult2~mac .bz_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_a_0 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_a_1 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_a_2 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_a_3 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_a_4 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_a_5 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_a_6 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_a_7 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_b_0 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_b_1 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_b_2 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_b_3 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_b_4 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_b_5 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_b_6 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_b_7 = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_sel_a_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .coef_sel_b_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .delay_scan_out_ay = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .delay_scan_out_by = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .enable_double_accum = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .load_const_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .load_const_value = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .mode_sub_location = 0;
defparam \pisa|vga|draw_board_inst|Mult2~mac .negate_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .operand_source_max = "input";
defparam \pisa|vga|draw_board_inst|Mult2~mac .operand_source_may = "input";
defparam \pisa|vga|draw_board_inst|Mult2~mac .operand_source_mbx = "input";
defparam \pisa|vga|draw_board_inst|Mult2~mac .operand_source_mby = "input";
defparam \pisa|vga|draw_board_inst|Mult2~mac .operation_mode = "m18x18_plus36";
defparam \pisa|vga|draw_board_inst|Mult2~mac .output_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .preadder_subtract_a = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .preadder_subtract_b = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .result_a_width = 64;
defparam \pisa|vga|draw_board_inst|Mult2~mac .signed_max = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .signed_may = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .signed_mbx = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .signed_mby = "false";
defparam \pisa|vga|draw_board_inst|Mult2~mac .sub_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X55_Y4_N46
dffeas \pisa|vga|draw_board_inst|second_img_base[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[16] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N44
dffeas \pisa|vga|draw_board_inst|second_img_base[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[15] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N40
dffeas \pisa|vga|draw_board_inst|second_img_base[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[14] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N37
dffeas \pisa|vga|draw_board_inst|second_img_base[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[13] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N34
dffeas \pisa|vga|draw_board_inst|second_img_base[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[12] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N32
dffeas \pisa|vga|draw_board_inst|second_img_base[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[11] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N28
dffeas \pisa|vga|draw_board_inst|second_img_base[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[10] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N26
dffeas \pisa|vga|draw_board_inst|second_img_base[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[9] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N22
dffeas \pisa|vga|draw_board_inst|second_img_base[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[8] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N58
dffeas \pisa|vga|draw_board_inst|second_img_base[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|Add3~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N17
dffeas \pisa|vga|draw_board_inst|second_img_base[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N59
dffeas \pisa|vga|draw_board_inst|second_img_base[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|Add3~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N35
dffeas \pisa|vga|draw_board_inst|second_img_base[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|Add3~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N2
dffeas \pisa|vga|draw_board_inst|second_img_base[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|Add3~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|second_img_base[2]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|second_img_base[2]~feeder_combout  = ( \pisa|vga|draw_board_inst|Add3~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|second_img_base[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[2]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|second_img_base[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|second_img_base[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N56
dffeas \pisa|vga|draw_board_inst|second_img_base[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|second_img_base[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|second_img_base[1]~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|second_img_base[1]~0_combout  = !\pisa|vga|draw_board_inst|Mult1~309 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult1~309 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|second_img_base[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[1]~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|second_img_base[1]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \pisa|vga|draw_board_inst|second_img_base[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N56
dffeas \pisa|vga|draw_board_inst|second_img_base[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|second_img_base[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N40
dffeas \pisa|vga|draw_board_inst|second_img_base[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|Mult1~mac_resulta ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|second_img_base [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|second_img_base[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|second_img_base[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~1_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult2~mac_resulta  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [0]) ) + ( !VCC ))
// \pisa|vga|draw_board_inst|Add13~2  = CARRY(( \pisa|vga|draw_board_inst|Mult2~mac_resulta  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [0]) ) + ( !VCC ))

	.dataa(!\switch~input_o ),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|second_img_base [0]),
	.datad(!\pisa|vga|draw_board_inst|Mult2~mac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~1_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~1 .lut_mask = 64'h0000FAFA000000FF;
defparam \pisa|vga|draw_board_inst|Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N3
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~5 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~5_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult2~323  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [1]) ) + ( \pisa|vga|draw_board_inst|Add13~2  ))
// \pisa|vga|draw_board_inst|Add13~6  = CARRY(( \pisa|vga|draw_board_inst|Mult2~323  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [1]) ) + ( \pisa|vga|draw_board_inst|Add13~2  ))

	.dataa(!\switch~input_o ),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|second_img_base [1]),
	.datad(!\pisa|vga|draw_board_inst|Mult2~323 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~5_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~5 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~5 .lut_mask = 64'h0000FAFA000000FF;
defparam \pisa|vga|draw_board_inst|Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N6
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~9 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~9_sumout  = SUM(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [2]) ) + ( \pisa|vga|draw_board_inst|Mult2~324  ) + ( \pisa|vga|draw_board_inst|Add13~6  ))
// \pisa|vga|draw_board_inst|Add13~10  = CARRY(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [2]) ) + ( \pisa|vga|draw_board_inst|Mult2~324  ) + ( \pisa|vga|draw_board_inst|Add13~6  ))

	.dataa(gnd),
	.datab(!\switch~input_o ),
	.datac(!\pisa|vga|draw_board_inst|Mult2~324 ),
	.datad(!\pisa|vga|draw_board_inst|second_img_base [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~9_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~9 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~9 .lut_mask = 64'h0000F0F000000033;
defparam \pisa|vga|draw_board_inst|Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N9
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~13 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~13_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult2~325  ) + ( (\pisa|vga|draw_board_inst|second_img_base [3] & \switch~input_o ) ) + ( \pisa|vga|draw_board_inst|Add13~10  ))
// \pisa|vga|draw_board_inst|Add13~14  = CARRY(( \pisa|vga|draw_board_inst|Mult2~325  ) + ( (\pisa|vga|draw_board_inst|second_img_base [3] & \switch~input_o ) ) + ( \pisa|vga|draw_board_inst|Add13~10  ))

	.dataa(!\pisa|vga|draw_board_inst|second_img_base [3]),
	.datab(!\switch~input_o ),
	.datac(gnd),
	.datad(!\pisa|vga|draw_board_inst|Mult2~325 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~13_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~13 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~13 .lut_mask = 64'h0000EEEE000000FF;
defparam \pisa|vga|draw_board_inst|Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N12
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~17 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~17_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult2~326  ) + ( (!\switch~input_o ) # (\pisa|vga|draw_board_inst|second_img_base [4]) ) + ( \pisa|vga|draw_board_inst|Add13~14  ))
// \pisa|vga|draw_board_inst|Add13~18  = CARRY(( \pisa|vga|draw_board_inst|Mult2~326  ) + ( (!\switch~input_o ) # (\pisa|vga|draw_board_inst|second_img_base [4]) ) + ( \pisa|vga|draw_board_inst|Add13~14  ))

	.dataa(gnd),
	.datab(!\switch~input_o ),
	.datac(!\pisa|vga|draw_board_inst|Mult2~326 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|second_img_base [4]),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~17_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~17 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~17 .lut_mask = 64'h0000330000000F0F;
defparam \pisa|vga|draw_board_inst|Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N15
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~21 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~21_sumout  = SUM(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [5]) ) + ( \pisa|vga|draw_board_inst|Mult2~327  ) + ( \pisa|vga|draw_board_inst|Add13~18  ))
// \pisa|vga|draw_board_inst|Add13~22  = CARRY(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [5]) ) + ( \pisa|vga|draw_board_inst|Mult2~327  ) + ( \pisa|vga|draw_board_inst|Add13~18  ))

	.dataa(gnd),
	.datab(!\switch~input_o ),
	.datac(!\pisa|vga|draw_board_inst|Mult2~327 ),
	.datad(!\pisa|vga|draw_board_inst|second_img_base [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~21_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~21 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~21 .lut_mask = 64'h0000F0F000000033;
defparam \pisa|vga|draw_board_inst|Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~25 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~25_sumout  = SUM(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [6]) ) + ( \pisa|vga|draw_board_inst|Mult2~328  ) + ( \pisa|vga|draw_board_inst|Add13~22  ))
// \pisa|vga|draw_board_inst|Add13~26  = CARRY(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [6]) ) + ( \pisa|vga|draw_board_inst|Mult2~328  ) + ( \pisa|vga|draw_board_inst|Add13~22  ))

	.dataa(!\switch~input_o ),
	.datab(!\pisa|vga|draw_board_inst|second_img_base [6]),
	.datac(!\pisa|vga|draw_board_inst|Mult2~328 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~25_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~25 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~25 .lut_mask = 64'h0000F0F000001111;
defparam \pisa|vga|draw_board_inst|Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~29 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~29_sumout  = SUM(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [7]) ) + ( \pisa|vga|draw_board_inst|Mult2~329  ) + ( \pisa|vga|draw_board_inst|Add13~26  ))
// \pisa|vga|draw_board_inst|Add13~30  = CARRY(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [7]) ) + ( \pisa|vga|draw_board_inst|Mult2~329  ) + ( \pisa|vga|draw_board_inst|Add13~26  ))

	.dataa(!\switch~input_o ),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult2~329 ),
	.datad(!\pisa|vga|draw_board_inst|second_img_base [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~29_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~29 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~29 .lut_mask = 64'h0000F0F000000055;
defparam \pisa|vga|draw_board_inst|Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~33 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~33_sumout  = SUM(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [8]) ) + ( \pisa|vga|draw_board_inst|Mult2~330  ) + ( \pisa|vga|draw_board_inst|Add13~30  ))
// \pisa|vga|draw_board_inst|Add13~34  = CARRY(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [8]) ) + ( \pisa|vga|draw_board_inst|Mult2~330  ) + ( \pisa|vga|draw_board_inst|Add13~30  ))

	.dataa(!\switch~input_o ),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|Mult2~330 ),
	.datad(!\pisa|vga|draw_board_inst|second_img_base [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~33_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~33 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~33 .lut_mask = 64'h0000F0F000000055;
defparam \pisa|vga|draw_board_inst|Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N27
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~37 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~37_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult2~331  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [9]) ) + ( \pisa|vga|draw_board_inst|Add13~34  ))
// \pisa|vga|draw_board_inst|Add13~38  = CARRY(( \pisa|vga|draw_board_inst|Mult2~331  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [9]) ) + ( \pisa|vga|draw_board_inst|Add13~34  ))

	.dataa(!\switch~input_o ),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|second_img_base [9]),
	.datad(!\pisa|vga|draw_board_inst|Mult2~331 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~37_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~38 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~37 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~37 .lut_mask = 64'h0000FAFA000000FF;
defparam \pisa|vga|draw_board_inst|Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~41 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~41_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult2~332  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [10]) ) + ( \pisa|vga|draw_board_inst|Add13~38  ))
// \pisa|vga|draw_board_inst|Add13~42  = CARRY(( \pisa|vga|draw_board_inst|Mult2~332  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [10]) ) + ( \pisa|vga|draw_board_inst|Add13~38  ))

	.dataa(gnd),
	.datab(!\switch~input_o ),
	.datac(!\pisa|vga|draw_board_inst|second_img_base [10]),
	.datad(!\pisa|vga|draw_board_inst|Mult2~332 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~41_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~42 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~41 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~41 .lut_mask = 64'h0000FCFC000000FF;
defparam \pisa|vga|draw_board_inst|Add13~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N33
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~45 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~45_sumout  = SUM(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [11]) ) + ( \pisa|vga|draw_board_inst|Mult2~333  ) + ( \pisa|vga|draw_board_inst|Add13~42  ))
// \pisa|vga|draw_board_inst|Add13~46  = CARRY(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [11]) ) + ( \pisa|vga|draw_board_inst|Mult2~333  ) + ( \pisa|vga|draw_board_inst|Add13~42  ))

	.dataa(!\pisa|vga|draw_board_inst|Mult2~333 ),
	.datab(!\switch~input_o ),
	.datac(!\pisa|vga|draw_board_inst|second_img_base [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~45_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~46 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~45 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~45 .lut_mask = 64'h0000AAAA00000303;
defparam \pisa|vga|draw_board_inst|Add13~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N36
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~49 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~49_sumout  = SUM(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [12]) ) + ( \pisa|vga|draw_board_inst|Mult2~334  ) + ( \pisa|vga|draw_board_inst|Add13~46  ))
// \pisa|vga|draw_board_inst|Add13~50  = CARRY(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [12]) ) + ( \pisa|vga|draw_board_inst|Mult2~334  ) + ( \pisa|vga|draw_board_inst|Add13~46  ))

	.dataa(!\switch~input_o ),
	.datab(!\pisa|vga|draw_board_inst|Mult2~334 ),
	.datac(!\pisa|vga|draw_board_inst|second_img_base [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~49_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~50 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~49 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~49 .lut_mask = 64'h0000CCCC00000505;
defparam \pisa|vga|draw_board_inst|Add13~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N39
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~53 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~53_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult2~335  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [13]) ) + ( \pisa|vga|draw_board_inst|Add13~50  ))
// \pisa|vga|draw_board_inst|Add13~54  = CARRY(( \pisa|vga|draw_board_inst|Mult2~335  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [13]) ) + ( \pisa|vga|draw_board_inst|Add13~50  ))

	.dataa(!\switch~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|draw_board_inst|Mult2~335 ),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|second_img_base [13]),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~53_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~54 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~53 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~53 .lut_mask = 64'h0000FFAA000000FF;
defparam \pisa|vga|draw_board_inst|Add13~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~57 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~57_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult2~336  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [14]) ) + ( \pisa|vga|draw_board_inst|Add13~54  ))
// \pisa|vga|draw_board_inst|Add13~58  = CARRY(( \pisa|vga|draw_board_inst|Mult2~336  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [14]) ) + ( \pisa|vga|draw_board_inst|Add13~54  ))

	.dataa(gnd),
	.datab(!\switch~input_o ),
	.datac(!\pisa|vga|draw_board_inst|second_img_base [14]),
	.datad(!\pisa|vga|draw_board_inst|Mult2~336 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~57_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~58 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~57 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~57 .lut_mask = 64'h0000FCFC000000FF;
defparam \pisa|vga|draw_board_inst|Add13~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~61 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~61_sumout  = SUM(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [15]) ) + ( \pisa|vga|draw_board_inst|Mult2~337  ) + ( \pisa|vga|draw_board_inst|Add13~58  ))
// \pisa|vga|draw_board_inst|Add13~62  = CARRY(( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [15]) ) + ( \pisa|vga|draw_board_inst|Mult2~337  ) + ( \pisa|vga|draw_board_inst|Add13~58  ))

	.dataa(!\pisa|vga|draw_board_inst|Mult2~337 ),
	.datab(!\switch~input_o ),
	.datac(gnd),
	.datad(!\pisa|vga|draw_board_inst|second_img_base [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~61_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~62 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~61 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~61 .lut_mask = 64'h0000AAAA00000033;
defparam \pisa|vga|draw_board_inst|Add13~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~65 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~65_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult2~338  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [16]) ) + ( \pisa|vga|draw_board_inst|Add13~62  ))
// \pisa|vga|draw_board_inst|Add13~66  = CARRY(( \pisa|vga|draw_board_inst|Mult2~338  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [16]) ) + ( \pisa|vga|draw_board_inst|Add13~62  ))

	.dataa(!\switch~input_o ),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|second_img_base [16]),
	.datad(!\pisa|vga|draw_board_inst|Mult2~338 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~65_sumout ),
	.cout(\pisa|vga|draw_board_inst|Add13~66 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~65 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~65 .lut_mask = 64'h0000FAFA000000FF;
defparam \pisa|vga|draw_board_inst|Add13~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Add13~69 (
// Equation(s):
// \pisa|vga|draw_board_inst|Add13~69_sumout  = SUM(( \pisa|vga|draw_board_inst|Mult2~339  ) + ( (\switch~input_o  & \pisa|vga|draw_board_inst|second_img_base [17]) ) + ( \pisa|vga|draw_board_inst|Add13~66  ))

	.dataa(!\switch~input_o ),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|second_img_base [17]),
	.datad(!\pisa|vga|draw_board_inst|Mult2~339 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|draw_board_inst|Add13~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|draw_board_inst|Add13~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Add13~69 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Add13~69 .lut_mask = 64'h0000FAFA000000FF;
defparam \pisa|vga|draw_board_inst|Add13~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector0~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector0~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [17] & ( \pisa|vga|draw_board_inst|Add13~69_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~1_combout ) # (\pisa|vga|draw_board_inst|Equal0~0_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [17] & ( \pisa|vga|draw_board_inst|Add13~69_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [17] & ( !\pisa|vga|draw_board_inst|Add13~69_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [17]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector0~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector0~0 .lut_mask = 64'h00000DFF02020FFF;
defparam \pisa|vga|draw_board_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N14
dffeas \pisa|vga|draw_board_inst|rdaddress[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[17] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N28
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|rdaddress [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N47
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[4] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N33
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector1~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector1~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [16] & ( \pisa|vga|draw_board_inst|Add13~65_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout ) # (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [16] & ( \pisa|vga|draw_board_inst|Add13~65_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [16] & ( !\pisa|vga|draw_board_inst|Add13~65_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [16]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector1~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector1~0 .lut_mask = 64'h00000FDF00220FFF;
defparam \pisa|vga|draw_board_inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N35
dffeas \pisa|vga|draw_board_inst|rdaddress[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[16] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout  = ( \pisa|vga|draw_board_inst|rdaddress [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|rdaddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3]~feeder .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y15_N1
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N50
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N51
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  = ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector2~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector2~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [15] & ( \pisa|vga|draw_board_inst|Add13~61_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~1_combout ) # (\pisa|vga|draw_board_inst|Equal0~0_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [15] & ( \pisa|vga|draw_board_inst|Add13~61_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [15] & ( !\pisa|vga|draw_board_inst|Add13~61_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [15]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector2~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector2~0 .lut_mask = 64'h00000DFF02020FFF;
defparam \pisa|vga|draw_board_inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N50
dffeas \pisa|vga|draw_board_inst|rdaddress[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[15] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y14_N17
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|rdaddress [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N31
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N3
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  = (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [4] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3])))

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(gnd),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 .lut_mask = 64'h050F050F050F050F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector3~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector3~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [14] & ( \pisa|vga|draw_board_inst|Add13~57_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout ) # (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [14] & ( \pisa|vga|draw_board_inst|Add13~57_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [14] & ( !\pisa|vga|draw_board_inst|Add13~57_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [14]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector3~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector3~0 .lut_mask = 64'h00000FDF00220FFF;
defparam \pisa|vga|draw_board_inst|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N23
dffeas \pisa|vga|draw_board_inst|rdaddress[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[14] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N45
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = ( \pisa|vga|draw_board_inst|rdaddress [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|rdaddress [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N47
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y14_N44
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector4~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector4~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [13] & ( \pisa|vga|draw_board_inst|Add13~53_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~1_combout ) # (\pisa|vga|draw_board_inst|Equal0~0_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [13] & ( \pisa|vga|draw_board_inst|Add13~53_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & !\pisa|vga|draw_board_inst|always0~7_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [13] & ( !\pisa|vga|draw_board_inst|Add13~53_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [13]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector4~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector4~0 .lut_mask = 64'h000045FF101055FF;
defparam \pisa|vga|draw_board_inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N2
dffeas \pisa|vga|draw_board_inst|rdaddress[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[13] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N52
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|rdaddress [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N43
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector17~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector17~1_combout  = ( \pisa|vga|draw_board_inst|rdaddress [0] & ( ((!\pisa|vga|draw_board_inst|state [0]) # (\pisa|vga|draw_board_inst|state [1])) # (\pisa|vga|draw_board_inst|state [2]) ) )

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|state [2]),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|rdaddress [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector17~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector17~1 .lut_mask = 64'h00000000F3FFF3FF;
defparam \pisa|vga|draw_board_inst|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector17~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector17~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [0] & ( (\pisa|vga|draw_board_inst|state [0] & (!\pisa|vga|draw_board_inst|state [2] & !\pisa|vga|draw_board_inst|state [1])) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [0] & ( (\pisa|vga|draw_board_inst|state [0] & !\pisa|vga|draw_board_inst|state [2]) ) )

	.dataa(!\pisa|vga|draw_board_inst|state [0]),
	.datab(!\pisa|vga|draw_board_inst|state [2]),
	.datac(gnd),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|rdaddress [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector17~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector17~0 .lut_mask = 64'h4444444444004400;
defparam \pisa|vga|draw_board_inst|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector17~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector17~2_combout  = ( \pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|vga|draw_board_inst|Equal0~0_combout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|Add13~1_sumout  & 
// ((!\pisa|vga|draw_board_inst|Selector17~0_combout )))) # (\pisa|vga|draw_board_inst|always0~7_combout  & (((\pisa|vga|draw_board_inst|Selector17~1_combout )))) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  & ( 
// \pisa|vga|draw_board_inst|Equal0~0_combout  & ( \pisa|vga|draw_board_inst|Selector17~1_combout  ) ) ) # ( \pisa|vga|draw_board_inst|always0~6_combout  & ( !\pisa|vga|draw_board_inst|Equal0~0_combout  & ( (!\pisa|vga|draw_board_inst|Selector17~0_combout ) 
// # ((\pisa|vga|draw_board_inst|always0~7_combout  & \pisa|vga|draw_board_inst|Selector17~1_combout )) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  & ( !\pisa|vga|draw_board_inst|Equal0~0_combout  & ( 
// (!\pisa|vga|draw_board_inst|Selector17~0_combout ) # (\pisa|vga|draw_board_inst|Selector17~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|Add13~1_sumout ),
	.datac(!\pisa|vga|draw_board_inst|Selector17~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|Selector17~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.dataf(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector17~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector17~2 .lut_mask = 64'hFF0FFF050F0F2705;
defparam \pisa|vga|draw_board_inst|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N50
dffeas \pisa|vga|draw_board_inst|rdaddress[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N39
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector16~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector16~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [1] & ( \pisa|vga|draw_board_inst|Equal0~1_combout  ) ) # ( !\pisa|vga|draw_board_inst|rdaddress [1] & ( \pisa|vga|draw_board_inst|Equal0~1_combout  & ( 
// (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|Add13~5_sumout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout ))) ) ) ) # ( \pisa|vga|draw_board_inst|rdaddress [1] & ( 
// !\pisa|vga|draw_board_inst|Equal0~1_combout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout  & (((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|Add13~5_sumout )) # (\pisa|vga|draw_board_inst|always0~7_combout ))) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [1] & ( !\pisa|vga|draw_board_inst|Equal0~1_combout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|Add13~5_sumout  & (\pisa|vga|draw_board_inst|always0~6_combout  & 
// \pisa|vga|draw_board_inst|Equal0~0_combout ))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|Add13~5_sumout ),
	.datac(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [1]),
	.dataf(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector16~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector16~0 .lut_mask = 64'h000200F70002FFFF;
defparam \pisa|vga|draw_board_inst|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N41
dffeas \pisa|vga|draw_board_inst|rdaddress[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N36
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector15~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector15~1_combout  = ( \pisa|vga|draw_board_inst|state [1] & ( \pisa|vga|draw_board_inst|rdaddress [2] ) ) # ( !\pisa|vga|draw_board_inst|state [1] & ( \pisa|vga|draw_board_inst|rdaddress [2] & ( 
// (\pisa|vga|draw_board_inst|state [2]) # (\pisa|vga|draw_board_inst|state [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [2]),
	.datae(!\pisa|vga|draw_board_inst|state [1]),
	.dataf(!\pisa|vga|draw_board_inst|rdaddress [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector15~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector15~1 .lut_mask = 64'h000000000FFFFFFF;
defparam \pisa|vga|draw_board_inst|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector15~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector15~0_combout  = ( !\pisa|vga|draw_board_inst|state [1] & ( \pisa|vga|draw_board_inst|rdaddress [2] & ( (!\pisa|vga|draw_board_inst|state [0] & !\pisa|vga|draw_board_inst|state [2]) ) ) ) # ( 
// \pisa|vga|draw_board_inst|state [1] & ( !\pisa|vga|draw_board_inst|rdaddress [2] & ( (\pisa|vga|draw_board_inst|state [0] & !\pisa|vga|draw_board_inst|state [2]) ) ) ) # ( !\pisa|vga|draw_board_inst|state [1] & ( !\pisa|vga|draw_board_inst|rdaddress [2] & 
// ( (!\pisa|vga|draw_board_inst|state [0] & !\pisa|vga|draw_board_inst|state [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [2]),
	.datae(!\pisa|vga|draw_board_inst|state [1]),
	.dataf(!\pisa|vga|draw_board_inst|rdaddress [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector15~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector15~0 .lut_mask = 64'hF0000F00F0000000;
defparam \pisa|vga|draw_board_inst|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N6
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector15~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector15~2_combout  = ( \pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|vga|draw_board_inst|Equal0~0_combout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|Add13~9_sumout  & 
// ((!\pisa|vga|draw_board_inst|Selector15~0_combout )))) # (\pisa|vga|draw_board_inst|always0~7_combout  & (((\pisa|vga|draw_board_inst|Selector15~1_combout )))) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  & ( 
// \pisa|vga|draw_board_inst|Equal0~0_combout  & ( \pisa|vga|draw_board_inst|Selector15~1_combout  ) ) ) # ( \pisa|vga|draw_board_inst|always0~6_combout  & ( !\pisa|vga|draw_board_inst|Equal0~0_combout  & ( (!\pisa|vga|draw_board_inst|Selector15~0_combout ) 
// # ((\pisa|vga|draw_board_inst|always0~7_combout  & \pisa|vga|draw_board_inst|Selector15~1_combout )) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  & ( !\pisa|vga|draw_board_inst|Equal0~0_combout  & ( 
// (!\pisa|vga|draw_board_inst|Selector15~0_combout ) # (\pisa|vga|draw_board_inst|Selector15~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|Add13~9_sumout ),
	.datab(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datac(!\pisa|vga|draw_board_inst|Selector15~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|Selector15~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.dataf(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector15~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector15~2 .lut_mask = 64'hFF0FFF030F0F4703;
defparam \pisa|vga|draw_board_inst|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N8
dffeas \pisa|vga|draw_board_inst|rdaddress[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector14~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector14~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [3] & ( \pisa|vga|draw_board_inst|Add13~13_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~1_combout ) # (\pisa|vga|draw_board_inst|Equal0~0_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [3] & ( \pisa|vga|draw_board_inst|Add13~13_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & !\pisa|vga|draw_board_inst|always0~7_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [3] & ( !\pisa|vga|draw_board_inst|Add13~13_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [3]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector14~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector14~0 .lut_mask = 64'h000045FF101055FF;
defparam \pisa|vga|draw_board_inst|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N44
dffeas \pisa|vga|draw_board_inst|rdaddress[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N27
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector13~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector13~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [4] & ( \pisa|vga|draw_board_inst|Add13~17_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout ) # (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [4] & ( \pisa|vga|draw_board_inst|Add13~17_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [4] & ( !\pisa|vga|draw_board_inst|Add13~17_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [4]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector13~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector13~0 .lut_mask = 64'h00000FDF00220FFF;
defparam \pisa|vga|draw_board_inst|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N29
dffeas \pisa|vga|draw_board_inst|rdaddress[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector12~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector12~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [5] & ( \pisa|vga|draw_board_inst|Add13~21_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~1_combout ) # (\pisa|vga|draw_board_inst|Equal0~0_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [5] & ( \pisa|vga|draw_board_inst|Add13~21_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [5] & ( !\pisa|vga|draw_board_inst|Add13~21_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [5]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector12~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector12~0 .lut_mask = 64'h00000DFF02020FFF;
defparam \pisa|vga|draw_board_inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N20
dffeas \pisa|vga|draw_board_inst|rdaddress[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N3
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector11~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector11~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [6] & ( \pisa|vga|draw_board_inst|Add13~25_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~1_combout ) # (\pisa|vga|draw_board_inst|Equal0~0_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [6] & ( \pisa|vga|draw_board_inst|Add13~25_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & !\pisa|vga|draw_board_inst|always0~7_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [6] & ( !\pisa|vga|draw_board_inst|Add13~25_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [6]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector11~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector11~0 .lut_mask = 64'h00004F5F11005F5F;
defparam \pisa|vga|draw_board_inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N5
dffeas \pisa|vga|draw_board_inst|rdaddress[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector10~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector10~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [7] & ( \pisa|vga|draw_board_inst|Add13~29_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~1_combout ) # (\pisa|vga|draw_board_inst|Equal0~0_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [7] & ( \pisa|vga|draw_board_inst|Add13~29_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [7] & ( !\pisa|vga|draw_board_inst|Add13~29_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [7]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector10~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector10~0 .lut_mask = 64'h00000DFF02020FFF;
defparam \pisa|vga|draw_board_inst|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N32
dffeas \pisa|vga|draw_board_inst|rdaddress[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector9~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector9~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [8] & ( \pisa|vga|draw_board_inst|Add13~33_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout ) # (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [8] & ( \pisa|vga|draw_board_inst|Add13~33_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [8] & ( !\pisa|vga|draw_board_inst|Add13~33_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [8]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector9~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector9~0 .lut_mask = 64'h00000FDF00220FFF;
defparam \pisa|vga|draw_board_inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N53
dffeas \pisa|vga|draw_board_inst|rdaddress[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[8] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N6
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector8~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector8~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [9] & ( \pisa|vga|draw_board_inst|Add13~37_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout ) # (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [9] & ( \pisa|vga|draw_board_inst|Add13~37_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|Equal0~0_combout  & \pisa|vga|draw_board_inst|always0~6_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [9] & ( !\pisa|vga|draw_board_inst|Add13~37_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [9]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector8~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector8~0 .lut_mask = 64'h00003F37000A3F3F;
defparam \pisa|vga|draw_board_inst|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N8
dffeas \pisa|vga|draw_board_inst|rdaddress[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[9] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N15
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector7~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector7~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [10] & ( \pisa|vga|draw_board_inst|Add13~41_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout ) # (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [10] & ( \pisa|vga|draw_board_inst|Add13~41_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [10] & ( !\pisa|vga|draw_board_inst|Add13~41_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [10]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector7~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector7~0 .lut_mask = 64'h00000FDF00220FFF;
defparam \pisa|vga|draw_board_inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N17
dffeas \pisa|vga|draw_board_inst|rdaddress[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[10] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector6~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector6~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [11] & ( \pisa|vga|draw_board_inst|Add13~45_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~1_combout ) # (\pisa|vga|draw_board_inst|Equal0~0_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [11] & ( \pisa|vga|draw_board_inst|Add13~45_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [11] & ( !\pisa|vga|draw_board_inst|Add13~45_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [11]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector6~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector6~0 .lut_mask = 64'h00000DFF02020FFF;
defparam \pisa|vga|draw_board_inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N56
dffeas \pisa|vga|draw_board_inst|rdaddress[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[11] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],\pisa|vga|draw_board_inst|rdaddress [5],
\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout  = ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(gnd),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(gnd),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a192~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0 .lut_mask = 64'h00000000C0C00000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N43
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N57
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector5~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector5~0_combout  = ( \pisa|vga|draw_board_inst|rdaddress [12] & ( \pisa|vga|draw_board_inst|Add13~49_sumout  & ( (\pisa|vga|draw_board_inst|Equal0~0_combout ) # (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rdaddress [12] & ( \pisa|vga|draw_board_inst|Add13~49_sumout  & ( (!\pisa|vga|draw_board_inst|always0~7_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & \pisa|vga|draw_board_inst|Equal0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|rdaddress [12] & ( !\pisa|vga|draw_board_inst|Add13~49_sumout  & ( ((\pisa|vga|draw_board_inst|Equal0~0_combout  & ((!\pisa|vga|draw_board_inst|always0~6_combout ) # (\pisa|vga|draw_board_inst|always0~7_combout )))) # 
// (\pisa|vga|draw_board_inst|Equal0~1_combout ) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~7_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datac(!\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.datad(!\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|rdaddress [12]),
	.dataf(!\pisa|vga|draw_board_inst|Add13~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector5~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector5~0 .lut_mask = 64'h00000FDF00220FFF;
defparam \pisa|vga|draw_board_inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N59
dffeas \pisa|vga|draw_board_inst|rdaddress[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rdaddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rdaddress[12] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rdaddress[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a168~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a184~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a160~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a176~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N27
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout ))) 
// ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) ) 
// ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout 
// ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a152~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a136~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a144~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a128~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N49
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [2])))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 .lut_mask = 64'h20702A7A25752F7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 .lut_mask = 64'h110511AFBB05BBAF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F1CD9779006C77B581C8F2D4E8C27C4FA373B72BE37EC61CB4ACBB3B55E60AA6BEF7D640AE391AA6877E1CD32095F867D96633C0CAB972610E1EF201E73A98F495A4B4B62B4E6374AF57B806BAEF6E21AC19AA8F7E047F3E7E444EA71910EEF5AA2B003019D6A1D8127AE8B63FBAC9F4140573DCD678A6889976F8A5B4DF7EF00001AB15FDDCD82851918AABC684402DA794F9ED2F60684570A5A722A9E0F77428F000016AA";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "53E407A9C9CC418A181B09424EECAADA53523628A807CC0D9EAAE2AF3C041F0140C57F69194BC881A57A09E5F2145CBDE0C0EA12955A4F88AFF08E787C2335B1D5D96D293C4665E6D098D6C2549FE2BF931B9310F72718C345D4C5AAD580955F26E83C8DFB2226207DD8BD0BBF1E01974919BA98F7419AF304C0B57A0E679625F1FA8305040E29480E9FC03549F3AD24C333A2B0A7CD20BF42E3D40CAFADF9E75579AC281BD007641FD37F94286144BA50D43E3FAA01C5B5AA630FAAA021F95A4902D72B517FC3D325ABC6B2B95739E231D3046A7F6AB034380B86337F4535FD47226E4F868BB0E8699FACB85D6E91F580D08CB7F74FC58632B40A17DA271EB8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "73391AB1A86BDEAA87C05FDDDDB7B604C112CD82744D44F8C99A8519DDB5C8799B9118AA50EE5221971CBC6874121D74784B4402B22C7BDF51EEDA79D172DBC056F84F9E5240AB907641D2F6A4CDFC4D99C206840EEBAFFBC380570AE99252FED4C25A72BDF6B6A4E3C62A9EEB5BF7CD6B5B0F776C649FF5F9DF428F410985E3056CDF0A778DEDF4A4DA3C3C16F6B041A9F496D8C7A74BB3D9A0CA51C246E21FD5633F174A0AD8E84D0FAFC0DEFBBD39203561F781158165CF47EF7A233FD7BAAA447C2EE4E91EF98B11B345751082E458A01842070CBE2D07F771978A2842F27A28140E5B90A447CD8EAAF14AFB36024FBFE82CC5F50FDAFA79B61FB6CE0100";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N27
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] 
// & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) 
// # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q 
// ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] 
// & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N18
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~5_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~3_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~2_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w0_n3_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~1_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N33
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[0]~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|red[0]~0_combout  = ( \pisa|vga|draw_board_inst|always0~1_combout  & ( (!\pisa|vga|draw_board_inst|always0~0_combout  & (\pisa|vga|draw_board_inst|always0~6_combout  & ((!\pisa|vga|draw_board_inst|always0~3_combout ) # 
// (!\pisa|vga|draw_board_inst|always0~2_combout )))) ) ) # ( !\pisa|vga|draw_board_inst|always0~1_combout  & ( (\pisa|vga|draw_board_inst|always0~6_combout  & ((!\pisa|vga|draw_board_inst|always0~3_combout ) # (!\pisa|vga|draw_board_inst|always0~2_combout 
// ))) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[0]~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[0]~0 .lut_mask = 64'h00FC00FC00A800A8;
defparam \pisa|vga|draw_board_inst|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N49
dffeas \pisa|vga|draw_board_inst|red[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[0]~feeder_combout ),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|red[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[1]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[1]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N32
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N33
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout  = (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a193  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a193 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0 .lut_mask = 64'h0800080008000800;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a169~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a161~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a185~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a177~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N27
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a129~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a137~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a153~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a145~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 .lut_mask = 64'h2700275527AA27FF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BE34CD25A524AB21362E8733D53017E4A2B40F992F068CAB969F888A8D2E038466BE83005DF1E344C86473661996EEABEC55491DBD8C5B91E6B33F17AB4C3E9734948953F3418A4034CF2C804A9DA70BBF7B8E52523E8596F9C6EA4CF6210B1F3B84A808A21D6BC3DF3D27F96FE1EAD5620454E3FFD2DB672EAE7CAC3D2A3785000092FDB1172769E694944C5965FD398B9D1964CB8BE9E58264BE922BB0735B44BB000026BF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "B518C8E9C122F06A618D7C5B6317E816DD4F6EFA5463365637159887C2205027D7DD4B850CE64F948F17F3A96E75CF36CA2F4DA6BECCF6FC3813DA6AE33B06304F1AB28BB794E12212BCBC80B465D29F0AB03BD461B7A4628981ED007B3F11F6F924B9D9B5AF68200F6625F847715030E868980D007F2A013CFACE9109B0832AA209ACD7880D730D7FA1356910C5550A7E889DCA685958FEBF9AC278F9987A01C2A2AAB8D2164570E6CE6613AA8D5CADD5B64F17C2A1E8A74D47B01C005856C86AF0188F354EFF4A78288DE3B1AE42A8EBB44903F89AFC5A9EC42A2E300018795DDD2514E6F7E863B9CADEFCF91AB8C7C1732DE0D76F98F190578192BCBAF737";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "5CE992FDDC39167951ABB1173D49911852482769AFBD1C5E0BEBE69497F650C65DCF944C1A0AC20624655965EDE2ECE61EBAFD3963B1958017CF8B9DF23F751C892E196491BE96D2CAD6CB8B0708000C7018E9E559E6FDF1CE8482640500820B28D0BE9252CEBC7617ED2BB008821FA18711735B642BDF4DDC9C44BBE7184A06FA77D395485DDAB19E20A268634E29ED353B7310DBFE31B0DAE8CE04CC0564F35CD1A691A2328B438397DC0C02C4A0AAB24080F579C5C417CC8F95D1E7AA244325C909F2D62188005CA25E60F99C56227F67C1739B037864AF3F88507D004D17DAF2676989DB6B3E076CE009FCB46093EB8952C29AB2032633113103C1F50000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 .lut_mask = 64'h0207A2A75257F2F7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 .lut_mask = 64'h02468ACE13579BDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ))))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~2_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~4_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~3_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout  & \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w1_n3_mux_dataout~0_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~1_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 .lut_mask = 64'h00473347CC47FF47;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N31
dffeas \pisa|vga|draw_board_inst|red[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[1]~feeder_combout ),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|red[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[2]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[2]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a146~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a130~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a138~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a154~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o ,\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],\pisa|vga|draw_board_inst|rdaddress [5],
\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout  = ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a194~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0 .lut_mask = 64'h00000000A0A00000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a178~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a186~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a162~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a170~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006E86B1317DDAB335F59E9735CC3AC7F192980FEACEA80CC5F0FE88DBC25E00DFCF6F005FD151005F8D64805F5D038D1BB28E0B89D2D91A85E8D539059C663985A9090BC106970E5A5097B075DE573B599557809E6091A8E6ABA97012F76FF23D0C6DCE056BF73FEA1CD3662DD9136CC6C6AF89E054E45AE235446A920520B52B00001957C4D7352C160D8C1F1AB5DEA7AF418330F853188CC4103075E3B5B6D03EF10000F69A";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "55868E995E9818626BFDA799F09D9474A2E6C070A7922D54C564630CEC05851C1AF66486F97A6120E4D5A427513CFB7CDBEAD3C9B9330EBFE71AF828EF02B60460A2BC296EFE1D8BA49F4B11FA104E656566FA45FBC535197EBCA7AEFE64C09FB7388EF1556A6A43E09B0BE0D37ADA7F42C369F715210454BE44EB088FB1FD6F56DC8F668F3661B904DBDF0E5420378D0AC60CE54DD0E0A2A79793FEE9BCADFE7C022F59C7A9E10D7E4D3EE1C6F9899C71778069BD70482AED0E2956EB079FF69BACC5F6BD7CB04FC8E8307A978AA14774C48932D3D9C97A139C28AEC01B0F2A9267E1EE7EDBA7D0B39EDBEA7737584299B8E0C1159A1EA6A93A5836B5C76DF1";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "92F5195727837C194AFFC4D733FD6B4E1941352C265E52E9D6AA160D9F89B5A308708C1F4460DDA0638E1AB59A2E5E89090DDEA706CFCD7A9835AF4132216A60583083304043EA16872FF853A8763F772175188CDA97A8635FF2C410550963421D273075F14609111BF0E3B5155784BACEA8B6D04B41510DFBA53EF1D692D779FDC3A387739533ECDAEE9C22FBFD367B33AA15E620FF85E3E34B43994B0FE2D21ADDB9A88C4A3F204EB4179148C64218ECCFAC4E3207228379C8A1ACCC1862BC2760403EFEFACF0B2E3015E154FB2AAEC445243923D8285D3C740E5EDE395E7301FC87E221BC777A4D5C80AFC9FA453C3093FEC4E756FF33A3EF3FD86A310100";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N48
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 .lut_mask = 64'h04268CAE15379DBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 .lut_mask = 64'h012389AB4567CDEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N42
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 .lut_mask = 64'h014589CD2367ABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~2_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~3_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~5_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N15
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w2_n3_mux_dataout~0_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~1_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 .lut_mask = 64'h042615378CAE9DBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N31
dffeas \pisa|vga|draw_board_inst|red[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[2]~feeder_combout ),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|red[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[3]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[3]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[3]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[3]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a171~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a163~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a187~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a179~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N33
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout  = ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a195  
// & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a195 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0 .lut_mask = 64'h00000000AA000000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N57
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a139~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a155~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a147~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a131~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 .lut_mask = 64'h110511AFBB05BBAF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N45
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] 
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout ))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A1C7E139ADBA2339A283C7393D6B47F9DC278FF3F0C88CF64F1788EC006800E8CFB6006821980068F18D006861E90C2CC0EA882EE0EC9926F0E4BBA69075BB268E138862BB1B8E638A1BBFF9299BBCCDCE1803B482581DAC2448AE345FC8D209ECCBDE09B4DB61F3B4D89BCEC3DB6F18D44CC140D887043E978678A1B8A3FDCF0000AA15DC15012D390ACF0875228B328F40D0211369CBB053E6A3B5A0AEAB2EE5EB00009F2A";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "5CCFE92E6462ED0C9FA841D3A47EF7A2754B4445D875DEBBCB1106CA103980125CFE0D800941E1AC9CF5EEF1B82008DB4207F3B6228523ADD252482689C0694102B4F81D848524FAB2D1001D10E5BC3A82FB8869113F95E88A9793D717B836E4C51F151F1E9D15C9F53C0A2618B4052481758D3ADAC758F6E07C0C0AC250C0D89719BC0F4A6C9DC3895BA1B7999FF9FD8C68E0478A05EE1EC8BE36EE3A285F746833280815E467D6AB9DFAC0050ADE6744AB7D00386D2A6A248E986928307D76CC667E373E003C6124E06E3B36D67CDBC6F9F43378C93012F4F1DD6F6F11F294A87A004F639DD1A7D1E7044B7FE2ED406349E3427E37D43770F5A654E2F34FF6";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "C239AA15F7FB7D46C81FDC15E8C39C2C06C9012DFDF012EFD6D5390A46B97759FAA8CF081B4E36C0BFEF7522F01F1C1F861F8B3240C0A732C6348F402836142C7C39D02141C6B108AE1A136940372542B0DECBB066B1BB11144753E618F2B7AA5562A3B572378DC9AEE1A0AE9CFE5EE29301AB2E7A84F110A921E5EB64C690301EC13B3040AE050ECEC0A04504CEDAF6C08051CD96CB7A83B85053AC3AE495EA762023FB5120ECEF0880033B690AD888DA51A101F85449064180FC83FBD0226BE26067118990EE0CD8B86F9A22C45BECC0923D4C551D9EF186740F2ED2FA542761A2079B3E66FE31E4A883AE376842D17AFE78A7A089B25F63B77BE5E1EF0000";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout  
// & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  
// & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout 
//  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 .lut_mask = 64'h048C159D26AE37BF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout  
// & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [3] & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N39
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~5_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~2_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~3_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N42
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~1_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w3_n3_mux_dataout~0_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 .lut_mask = 64'h0145236789CDABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N19
dffeas \pisa|vga|draw_board_inst|red[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[3]~feeder_combout ),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|red[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[4]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[4]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[4]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o ,\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],\pisa|vga|draw_board_inst|rdaddress [5],
\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N21
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout  = ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) ) 
// ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(gnd),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a196~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0 .lut_mask = 64'h00000000A0A00000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout ))))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a164~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a180~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a188~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a172~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout ))))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a132~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a148~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a156~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a140~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N57
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout ))))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q 
//  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout 
// )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [2]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002012213E9DD3E33E2F2FC73EBDB747FEA0C30FFC40F40CF8801C08F0FF8B80F0CFC3807001E5807001F1807081F58C3000F4883000F6983800FEB838607EB838701A887C7C1A8E7C431ABFFE5D1ABFCEEA9A8387F99A8197DB8A9C078B8AB00EA08ABC0E909A1DFC8C9A83F0C799EFE0DD8D4180CA0640BE8D06D83F8523AD70000003167296492E830C880C9C240D244D566226327AE3959B43CA768BB8B38685AC0000F7B5";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "D7C977CE98001DDF4FBD65E9D80537DEA333FC4700098FFE00F7F870000295A1A71A3A6009427A220CB9EF2CF83D30F49D0873BACC3BC153ABF3402AFDC7C84A74A26815F764C4EEC482D41DE36C0310F420D075E2520904F344D9E7E66A0BC4F9CCDBE6E57A04CCF9CCCFC7E11304A0FDF4CDD7E2B106C8C0F54CF7F07FBF64E7F02DE0F38F7E65F1FF23E0E3317E21F0EC2110F0614F0AF0BC3699C1458E4070702EFFEE0CF65833DE02F7FCCFCF609982FE37C50DEB65C9ABB937D228BE6FC4AA7F3FC0E8DE596BB87F0BCA5EBE4D6B81FE1381C9BF9E08C0FD8F95017CD23A87628F9581FC075757EDCB8F2CF17F50C473438F30E9E47F13FB971EF09C3E";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "C41803161BFBE0450635729617F8198B1756492E1BEEA4882E69830C33B66E73BC3E880C2FE7EBA96FA69C24DFFB27D08C5E0D245CB56F0510124D5621A153415C066226425F675B2E1D327A3ED685D7601FE39536D921BB4C079B43101B68AAE883CA7668092EA941A18BB8E1B979CA9581B3868973C6F917A185AC77B1E619B621C3BCBD85A945C120A04DFBC74F9CC6C079F3FB13104B90404BAFF866299FC20023D7F892BEF6708013BF45628B30F241A1AFB15C88067980FD8FF2D2A16E2660679FFCDE2D0E153867FB3CC4A2E864D23D7FC9AC38F8F9440FFF32FC5E3B491207FCC6460ABD6BE083B23FD1EA1C66037FE988015A676840FF1E04010000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2])) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [2]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout 
//  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [2]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [2])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2])))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [2])))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 .lut_mask = 64'h220522AF770577AF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q 
//  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q 
//  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 .lut_mask = 64'h018923AB45CD67EF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N42
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~4_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~3_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~2_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w4_n3_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~1_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 .lut_mask = 64'h041526378C9DAEBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N52
dffeas \pisa|vga|draw_board_inst|red[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[4]~feeder_combout ),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|red[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[5]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[5]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[5]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y15_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a181~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a189~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a173~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a165~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 .lut_mask = 64'h02075257A2A7F2F7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a157~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a141~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a149~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a133~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N21
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a197  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  
// & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a197 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0 .lut_mask = 64'h00000000A000A000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q 
//  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) 
// # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 .lut_mask = 64'h02138A9B4657CEDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N21
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout ))) 
// ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 .lut_mask = 64'h014589CD2367ABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000601A9EC07DE29CC0DFCEB8C0C23E3800C0FE700080FD7300001D770000097F0030017F80FE037F80FE037F80FE0373C0FF0277C0FF0267C0FF0247C0FF8247C0FFE67780FFE67180C3E64000C1E640305CE67C7852E67E7852F67FF852F673F071F67FF061E6FE006DE67C002EE7100032F33E0038F93F3E7DF9C73F7DDC627F00000168BA680FD002F071F0E1D8F1D8F1B8FCD89C841D6E3DDC4CE86D406C766A1F0000F860";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "3832FFF1FFFDF220904125F9FFF868013F03AC47FFFD7000800E0DFFFFFD663A000BC15FF6BC2408E311B01C07C2183A1FD01C410F16076A73CC2FD50EE90EC9789F0FE2072D0654F8BF27E603220200F81F238A03300004FC3B22000718020CFE332208040706A8FE33321001F00620FE3B301003110020FF3BB10003898000F83FD11001F30041FE3CDD1000B80001FF2FDEB0017E3022FF7FC9B800BD50687FF3D138069C58683C5FFD30071F30501E03FFF0072DD4500E73B9F00438A050574A7FF002F8605603007FC401DE0016F371FEEC03C940870160FC500701800736E760B0078101D061660D740F20015060E4C2BC0F30001C57B5C3680EF033E2";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "F73D01680FF8407C35F8BA680FFBFE0824480FD007FB8714453902F007B747958F1F71F00F6F03C11021E1D8DE6FC7F0FFB1F1D85DD88EE0FBC5F1B83AA072FEAFDBFCD8578F5162E1E09C843E8E251A7FE01D6E369C015EA3F83DDC105C4D0F97FC4CE860591D0CDFBE6D40D086494F6E9E6C768A8EA95C793E6A1FCE2EC55CE83E7C56049A16892A7F7F8605193C187F7FBE3405020C0DEFBFAC78000721911DFFDC0808B33FDD8F7FEC50B9E3180F05BE5E1048F50A19827F025016F32271DB9F98604AC32E31D9C79844ACBA2191C96DC280A18A3800B9DBF000A21E5FC3FD5DF80181380EC197217C3F60210CE127028101BFFE1D049CFEFE3F4FFE0000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N9
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 .lut_mask = 64'h0A220A775F225F77;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~4_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~3_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~5_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 .lut_mask = 64'h03440377CF44CF77;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N48
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~1_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~0_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w5_n3_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N55
dffeas \pisa|vga|draw_board_inst|red[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[5]~feeder_combout ),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|red[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[6]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[6]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[6]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[6]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o ,\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],\pisa|vga|draw_board_inst|rdaddress [5],
\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 4095;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N57
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a198~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0 .lut_mask = 64'h0000000080808080;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N45
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// ) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout ))))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout ))))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a166~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a182~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a174~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a190~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 .lut_mask = 64'h220A770A225F775F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N48
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E01D8000FDFD8000FFF18000FFC10000FF010000FF030000FFE30000FFF70000FFFF0000FFFF0000FFFF0000FFFF0000FFFE0000FFFE0000FFFE0000FFFE0000FFFE0000FFFE0000C3FE0000C1FE0000C0FE0000CCFE0000CCFE0000CCFE0C00EEFE0000EEFE0000E2FE0000E0FF0000F0FF0000F8FF003EFDFFC03FFDFFE07F00008200FD007000FD00FF00FF00FF00FF00FE009E00AF00AF20FE00DF00EF06EF8F00001FFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "1FFE000000011FFF9FFEFA0600013FFFC0FC03B80000FFFF000004000001E83C000400C00000EFCE000E40020000F7DE203FE0020FF0FF0CFC3FF0000F26F1CD7F7FF00407E2F83AFF7FF80403E0FC04FFFFFC0003F0FE04FFFFFC0807F8FC04FFFFFC0805FFF840FFFFFC00000FF848FFFFFE00020EFF08FFFFFE1002067F88FFFFFE100200FF89FFFFFE100240FFC9FFEFFF100280FFCAFFFFFF1803C2DF887FF3FF9805E3DF883FDFFF9004E09F801F83FF9004D29F800F83B99005C77F8027B27F900507BF80F3B07FA00421BF8003C1FEA004367F0001A0FC8000FEFF003EE76040007EFE007D078D4008DFFE807806C30008CFFFC06F548280090FFFC4";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "F75E82000807C06A0799FD000807C01007E870000807781467C9FD00084FF813DFCFFF00009FBC00BFF7FF00D19FB810FFE7FF005333B010F3EFFF0037404CE067F3FE005F80757C77FF9E003E9F309CCFFFAF0036BD289CAFFFAF20103F5CCCBFFFFE00600914CEDFBFDF00D090788CFC5FEF069AA0E09EFAFFEF8FFEE0A09E6BFFFFC7FC40600E683FFFD7FD39001F3FFFFFE7FC0B000E7FFFEFEFFA17219F1FFFFFCFFC333F3C0FFFFFDFF8231A0007FFFF9FF2750A2003FFFF9FE4E3222003FFFF3FECF32E8021FFFF7F90E0228031FFFFFFC1D03B0041FFFFFFD2C05D0301C7FFFFFFC00C01819DFFBE7FE10E01E17CFF1E8FFF1F07F900FE0067FF0011";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 .lut_mask = 64'h04158C9D2637AEBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N33
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 .lut_mask = 64'h02138A9B4657CEDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~4_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~3_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~2_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 .lut_mask = 64'h04268CAE15379DBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N39
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a158~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a134~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a142~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a150~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w6_n3_mux_dataout~0_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~1_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~6_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N55
dffeas \pisa|vga|draw_board_inst|red[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[6]~feeder_combout ),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|red[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[7]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[7]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[7]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[7]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout ))))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout ))))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a135~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a143~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a151~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a159~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a199  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  
// & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a199 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0 .lut_mask = 64'h0000C0C000000000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a167~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a191~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a183~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a175~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 .lut_mask = 64'h440344CF770377CF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X47_Y15_N44
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N33
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) 
// # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # 
// ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 .lut_mask = 64'h02A207A752F257F7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE07FFF02007FFF00007FFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF0001FFFF3C01FFFF3E01FFFF3F01FFFF3F01FFFF3F01FFFF3F01FFFF1F01FFFF1F01FFFF1F01FFFF1F00FFFF0F00FFFF0700FFC102003FC002001F8000007CFF00FF80FF00FF00FF00FF00FF00FF01FF61FF70FF70FF31FF30FF10F910700000E000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "E001FFFFFFFEE00060001FFFFFFEC00000001FFFFFFE0000000003FFFFFE1FC00000003FFFFF1FF1C0000001FFFF0FE1C0000001F00F00F000000003F01F003080000003F81F000100000003FC1F000300000007FC0F000300000007F807000300000007FA0000070000000FFE0000070000000FFC0000070000000FFC0000070000000FFC0000060000000FFC0000060010000FFC00000500000007FC002007800C0007F8002007C020000FF800600FE07C000FF800600FF07C460FF800C00FF87D800FF800C00FFC7F801FF800C00FFC3E011FF800800FFE1F033FF800000FC1189F3FF800000F82F8723FF000000F87F93C7FF000000F80E87C7FF000000F";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "08E07CFFF0003F87F86600FFF0003FE7F83780FFF0003FE3983600FFF0003FE0003000FFF0007FF0001800FF20007FE0001800FFA0007FE00C1800FFC000BF00180C01FFA0008E80180061FFC100CFE0300070FFC902DFE0700070FFEF80B3F0600031FF9F86E3F0204030FF2F0F87F003E010F9651F1FE007C01070011F7FE017C00038033FFFF017C000380206FFE0000000180204FFF0000010100408DE60E0000030004CC003F000002000DCE41FF8000060018AF41FFC000060030CDC1FFC0000C0070CD07FFE0000804F1FDC7FFE0000001E3FC4FFFE0000000D3FA0FCFE380000003FF1FE7E7E0041801EF1FE1EFF00FF7000E0F806FF01FF98000000";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N18
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout )) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout ) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout )) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout 
// ) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 .lut_mask = 64'h030311DDCFCF11DD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N27
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout  
// & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout 
//  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\pisa|vga|draw_board_inst|rdaddress [12],\pisa|vga|draw_board_inst|rdaddress [11],\pisa|vga|draw_board_inst|rdaddress [10],\pisa|vga|draw_board_inst|rdaddress [9],\pisa|vga|draw_board_inst|rdaddress [8],\pisa|vga|draw_board_inst|rdaddress [7],\pisa|vga|draw_board_inst|rdaddress [6],
\pisa|vga|draw_board_inst|rdaddress [5],\pisa|vga|draw_board_inst|rdaddress [4],\pisa|vga|draw_board_inst|rdaddress [3],\pisa|vga|draw_board_inst|rdaddress [2],\pisa|vga|draw_board_inst|rdaddress [1],\pisa|vga|draw_board_inst|rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout ))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout )))) ) 
// ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] 
// & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout )))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3] 
// & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portbdataout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portbdataout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 .lut_mask = 64'h014589CD2367ABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~3_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~2_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~4_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 .lut_mask = 64'h048C26AE159D37BF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N18
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~8_combout ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~7_combout ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l3_w7_n3_mux_dataout~0_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~1_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 .lut_mask = 64'h042615378CAE9DBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N1
dffeas \pisa|vga|draw_board_inst|red[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[7]~feeder_combout ),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|red[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~0_combout  = ( \pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  & ( (!\pisa|vga|draw_board_inst|always0~2_combout  & 
// ((!\pisa|vga|draw_board_inst|always0~1_combout ) # ((!\pisa|vga|draw_board_inst|always0~0_combout )))) # (\pisa|vga|draw_board_inst|always0~2_combout  & (!\pisa|vga|draw_board_inst|always0~3_combout  & ((!\pisa|vga|draw_board_inst|always0~1_combout ) # 
// (!\pisa|vga|draw_board_inst|always0~0_combout )))) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  
// & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w0_n0_mux_dataout~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~0 .lut_mask = 64'hFFFF0000FFFFFCA8;
defparam \pisa|vga|draw_board_inst|green~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N43
dffeas \pisa|vga|draw_board_inst|green[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N3
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~1_combout  = ( \pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~3_combout  & 
// ((!\pisa|vga|draw_board_inst|always0~1_combout ) # ((!\pisa|vga|draw_board_inst|always0~0_combout )))) # (\pisa|vga|draw_board_inst|always0~3_combout  & (!\pisa|vga|draw_board_inst|always0~2_combout  & ((!\pisa|vga|draw_board_inst|always0~1_combout ) # 
// (!\pisa|vga|draw_board_inst|always0~0_combout )))) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  
// & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w1_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~1 .lut_mask = 64'hFFFF0000FFFFFCA8;
defparam \pisa|vga|draw_board_inst|green~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N10
dffeas \pisa|vga|draw_board_inst|green[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N36
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~2_combout  = ( \pisa|vga|draw_board_inst|always0~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~6_combout ) # 
// ((!\pisa|vga|draw_board_inst|always0~1_combout  & ((!\pisa|vga|draw_board_inst|always0~2_combout ) # (!\pisa|vga|draw_board_inst|always0~3_combout )))) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~6_combout ) # ((!\pisa|vga|draw_board_inst|always0~2_combout ) # (!\pisa|vga|draw_board_inst|always0~3_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|always0~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  & ( !\pisa|vga|draw_board_inst|always0~6_combout  ) ) ) # ( !\pisa|vga|draw_board_inst|always0~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout  & ( !\pisa|vga|draw_board_inst|always0~6_combout  ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w2_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~2 .lut_mask = 64'hAAAAAAAAFFFAEEEA;
defparam \pisa|vga|draw_board_inst|green~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N59
dffeas \pisa|vga|draw_board_inst|green[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~3 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~3_combout  = ( \pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~3_combout  & 
// ((!\pisa|vga|draw_board_inst|always0~1_combout ) # ((!\pisa|vga|draw_board_inst|always0~0_combout )))) # (\pisa|vga|draw_board_inst|always0~3_combout  & (!\pisa|vga|draw_board_inst|always0~2_combout  & ((!\pisa|vga|draw_board_inst|always0~1_combout ) # 
// (!\pisa|vga|draw_board_inst|always0~0_combout )))) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout  ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  
// & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w3_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~3 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~3 .lut_mask = 64'hFFFF0000FFFFFAC8;
defparam \pisa|vga|draw_board_inst|green~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N46
dffeas \pisa|vga|draw_board_inst|green[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~4 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~4_combout  = ( \pisa|vga|draw_board_inst|always0~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~6_combout ) # 
// ((!\pisa|vga|draw_board_inst|always0~1_combout  & ((!\pisa|vga|draw_board_inst|always0~3_combout ) # (!\pisa|vga|draw_board_inst|always0~2_combout )))) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~6_combout ) # ((!\pisa|vga|draw_board_inst|always0~3_combout ) # (!\pisa|vga|draw_board_inst|always0~2_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|always0~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  & ( !\pisa|vga|draw_board_inst|always0~6_combout  ) ) ) # ( !\pisa|vga|draw_board_inst|always0~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout  & ( !\pisa|vga|draw_board_inst|always0~6_combout  ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w4_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~4 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~4 .lut_mask = 64'hAAAAAAAAFFFAEEEA;
defparam \pisa|vga|draw_board_inst|green~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N19
dffeas \pisa|vga|draw_board_inst|green[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y15_N27
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~5 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~5_combout  = ( \pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~2_combout  & 
// ((!\pisa|vga|draw_board_inst|always0~1_combout ) # ((!\pisa|vga|draw_board_inst|always0~0_combout )))) # (\pisa|vga|draw_board_inst|always0~2_combout  & (!\pisa|vga|draw_board_inst|always0~3_combout  & ((!\pisa|vga|draw_board_inst|always0~1_combout ) # 
// (!\pisa|vga|draw_board_inst|always0~0_combout )))) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout  ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  
// & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w5_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~5 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~5 .lut_mask = 64'hFFFF0000FFFFFCA8;
defparam \pisa|vga|draw_board_inst|green~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y15_N58
dffeas \pisa|vga|draw_board_inst|green[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~6 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~6_combout  = ( \pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~0_combout  & 
// ((!\pisa|vga|draw_board_inst|always0~3_combout ) # ((!\pisa|vga|draw_board_inst|always0~2_combout )))) # (\pisa|vga|draw_board_inst|always0~0_combout  & (!\pisa|vga|draw_board_inst|always0~1_combout  & ((!\pisa|vga|draw_board_inst|always0~3_combout ) # 
// (!\pisa|vga|draw_board_inst|always0~2_combout )))) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  ) ) # ( !\pisa|vga|draw_board_inst|always0~6_combout  
// & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w6_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~6 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~6 .lut_mask = 64'hFFFF0000FFFFFCA8;
defparam \pisa|vga|draw_board_inst|green~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N4
dffeas \pisa|vga|draw_board_inst|green[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y15_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~7 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~7_combout  = ( \pisa|vga|draw_board_inst|always0~3_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~6_combout ) # 
// ((!\pisa|vga|draw_board_inst|always0~2_combout  & ((!\pisa|vga|draw_board_inst|always0~1_combout ) # (!\pisa|vga|draw_board_inst|always0~0_combout )))) ) ) ) # ( !\pisa|vga|draw_board_inst|always0~3_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  & ( (!\pisa|vga|draw_board_inst|always0~6_combout ) # ((!\pisa|vga|draw_board_inst|always0~1_combout ) # (!\pisa|vga|draw_board_inst|always0~0_combout )) ) ) ) # ( 
// \pisa|vga|draw_board_inst|always0~3_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  & ( !\pisa|vga|draw_board_inst|always0~6_combout  ) ) ) # ( !\pisa|vga|draw_board_inst|always0~3_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout  & ( !\pisa|vga|draw_board_inst|always0~6_combout  ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~6_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.datae(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux3|l5_w7_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~7 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~7 .lut_mask = 64'hAAAAAAAAFEFEFEAA;
defparam \pisa|vga|draw_board_inst|green~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y15_N22
dffeas \pisa|vga|draw_board_inst|green[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y14_N52
dffeas \pisa|vga|draw_board_inst|blue[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N25
dffeas \pisa|vga|draw_board_inst|blue[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y14_N10
dffeas \pisa|vga|draw_board_inst|blue[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N16
dffeas \pisa|vga|draw_board_inst|blue[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y14_N40
dffeas \pisa|vga|draw_board_inst|blue[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N52
dffeas \pisa|vga|draw_board_inst|blue[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y14_N28
dffeas \pisa|vga|draw_board_inst|blue[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y15_N40
dffeas \pisa|vga|draw_board_inst|blue[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N18
cyclonev_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[16]~input_o ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N35
cyclonev_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[17]~input_o ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N35
cyclonev_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[18]~input_o ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[19]~input_o ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[20]~input_o ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[21]~input_o ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[22]~input_o ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[23]~input_o ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N35
cyclonev_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[24]~input_o ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[25]~input_o ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[26]~input_o ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N52
cyclonev_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[27]~input_o ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[28]~input_o ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N58
cyclonev_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[29]~input_o ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[30]~input_o ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N41
cyclonev_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[31]~input_o ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
