

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 20:05:01 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       PRp_apc_d1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.008 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 1.960 us | 1.960 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |       48|       48|         6|          -|          -|     8|    no    |
        | + Pool_Row_Loop                 |        3|        3|         3|          1|          1|     2|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     368|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     174|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     108|    -|
|Register         |        -|      -|     132|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     132|     650|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_mux_42cud_U3  |max_pool_1_mux_42cud  |        0|      0|  0|  21|    0|
    |max_pool_1_mux_42cud_U4  |max_pool_1_mux_42cud  |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 174|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_310_p2       |     +    |      0|  0|  13|           1|           4|
    |add_ln13_1_fu_746_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln28_1_fu_478_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln28_fu_504_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln35_fu_730_p2       |     +    |      0|  0|  13|           4|           4|
    |c_fu_741_p2              |     +    |      0|  0|  10|           2|           1|
    |f_fu_316_p2              |     +    |      0|  0|  10|           1|           2|
    |mpr_fu_498_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_380_p2              |     +    |      0|  0|  10|           1|           2|
    |and_ln28_1_fu_599_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_699_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_705_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_362_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_374_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_593_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_304_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln13_fu_322_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_368_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_492_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_563_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_575_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_581_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_663_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_669_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_681_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_687_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_557_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_386_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_460_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln28_1_fu_587_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_675_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_693_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_569_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln13_1_fu_752_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln13_fu_426_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln25_1_fu_410_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_2_fu_418_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln25_fu_392_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_711_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_328_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_3_fu_336_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_4_fu_348_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_fu_605_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln28_fu_356_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 368|         184|         139|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |c_0_reg_249               |   9|          2|    2|          4|
    |f_0_reg_215               |   9|          2|    2|          4|
    |indvar_flatten15_reg_204  |   9|          2|    4|          8|
    |indvar_flatten_reg_226    |   9|          2|    4|          8|
    |max_0_reg_260             |   9|          2|   32|         64|
    |mpr_0_reg_274             |   9|          2|    2|          4|
    |r_0_reg_238               |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 108|         23|   51|        105|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_763                 |   4|   0|    4|          0|
    |add_ln28_reg_852                 |   2|   0|    2|          0|
    |add_ln28_reg_852_pp0_iter1_reg   |   2|   0|    2|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_249                      |   2|   0|    2|          0|
    |conv_1_out_0_addr_1_reg_823      |   3|   0|    3|          0|
    |conv_1_out_0_addr_reg_803        |   3|   0|    3|          0|
    |conv_1_out_1_addr_1_reg_828      |   3|   0|    3|          0|
    |conv_1_out_1_addr_reg_808        |   3|   0|    3|          0|
    |conv_1_out_2_addr_1_reg_833      |   3|   0|    3|          0|
    |conv_1_out_2_addr_reg_813        |   3|   0|    3|          0|
    |conv_1_out_3_addr_1_reg_838      |   3|   0|    3|          0|
    |conv_1_out_3_addr_reg_818        |   3|   0|    3|          0|
    |f_0_reg_215                      |   2|   0|    2|          0|
    |icmp_ln13_reg_768                |   1|   0|    1|          0|
    |icmp_ln20_reg_843                |   1|   0|    1|          0|
    |icmp_ln20_reg_843_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten15_reg_204         |   4|   0|    4|          0|
    |indvar_flatten_reg_226           |   4|   0|    4|          0|
    |max_0_reg_260                    |  32|   0|   32|          0|
    |mpr_0_reg_274                    |   2|   0|    2|          0|
    |r_0_reg_238                      |   2|   0|    2|          0|
    |select_ln13_reg_798              |   2|   0|    2|          0|
    |select_ln25_1_reg_789            |   1|   0|    2|          1|
    |select_ln25_2_reg_794            |   1|   0|    1|          0|
    |select_ln25_reg_783              |   2|   0|    2|          0|
    |select_ln28_3_reg_773            |   2|   0|    2|          0|
    |tmp_1_reg_858                    |  32|   0|   32|          0|
    |zext_ln28_reg_778                |   2|   0|    4|          2|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 132|   0|  135|          3|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|conv_1_out_0_address0      | out |    3|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_ce0           | out |    1|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_q0            |  in |   32|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_address1      | out |    3|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_ce1           | out |    1|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_q1            |  in |   32|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_1_address0      | out |    3|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_ce0           | out |    1|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_q0            |  in |   32|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_address1      | out |    3|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_ce1           | out |    1|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_q1            |  in |   32|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_2_address0      | out |    3|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_ce0           | out |    1|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_q0            |  in |   32|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_address1      | out |    3|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_ce1           | out |    1|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_q1            |  in |   32|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_3_address0      | out |    3|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_ce0           | out |    1|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_q0            |  in |   32|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_address1      | out |    3|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_ce1           | out |    1|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_q1            |  in |   32|  ap_memory |   conv_1_out_3   |     array    |
|max_pool_1_out_0_address0  | out |    2|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_ce0       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_we0       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_d0        | out |   32|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_1_address0  | out |    2|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_ce0       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_we0       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_d0        | out |   32|  ap_memory | max_pool_1_out_1 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

