

================================================================
== Vitis HLS Report for 'adpcm_main'
================================================================
* Date:           Wed Aug  6 20:17:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13404|    13504|  0.107 ms|  0.108 ms|  13405|  13505|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- adpcm_main_label12  |     8400|     8500|  168 ~ 170|          -|          -|    50|        no|
        |- adpcm_main_label13  |     4950|     4950|         99|          -|          -|    50|        no|
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln214 = call void @reset, i15 %dec_detl, i15 %detl, i15 %dec_deth, i15 %deth, i31 %rlt2, i31 %rlt1, i32 %plt2, i32 %plt1, i15 %al2, i16 %al1, i15 %nbl, i31 %rh2, i31 %rh1, i32 %ph2, i32 %ph1, i15 %ah2, i16 %ah1, i15 %nbh, i31 %dec_rlt2, i31 %dec_rlt1, i32 %dec_plt2, i32 %dec_plt1, i15 %dec_al2, i16 %dec_al1, i15 %dec_nbl, i31 %dec_rh2, i31 %dec_rh1, i32 %dec_ph2, i32 %dec_ph1, i15 %dec_ah2, i16 %dec_ah1, i15 %dec_nbh, i16 %delay_dltx, i16 %delay_dhx, i16 %dec_del_dltx, i16 %dec_del_dhx, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph, i32 %tqmf, i32 %accumc, i32 %accumd" [data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 11 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 0, i6 %i" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 12 'store' 'store_ln212' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:15]   --->   Operation 13 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln207 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [data/benchmarks/adpcm/adpcm.c:207]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_data, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_data"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %encoded, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %encoded"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %decoded, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %decoded"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln214 = call void @reset, i15 %dec_detl, i15 %detl, i15 %dec_deth, i15 %deth, i31 %rlt2, i31 %rlt1, i32 %plt2, i32 %plt1, i15 %al2, i16 %al1, i15 %nbl, i31 %rh2, i31 %rh1, i32 %ph2, i32 %ph1, i15 %ah2, i16 %ah1, i15 %nbh, i31 %dec_rlt2, i31 %dec_rlt1, i32 %dec_plt2, i32 %dec_plt1, i15 %dec_al2, i16 %dec_al1, i15 %dec_nbl, i31 %dec_rh2, i31 %dec_rh1, i32 %dec_ph2, i32 %dec_ph1, i15 %dec_ah2, i16 %dec_ah1, i15 %dec_nbh, i16 %delay_dltx, i16 %delay_dhx, i16 %dec_del_dltx, i16 %dec_del_dhx, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph, i32 %tqmf, i32 %accumc, i32 %accumd" [data/benchmarks/adpcm/adpcm.c:214]   --->   Operation 21 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 22 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_18 = load i6 %i" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 23 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln217 = icmp_eq  i6 %i_18, i6 50" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 24 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln217 = add i6 %i_18, i6 1" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 25 'add' 'add_ln217' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %for.inc.split, void %for.inc18.preheader" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 26 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_18, i1 0" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i7 %shl_ln" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 28 'zext' 'zext_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr i32 %in_data, i64 0, i64 %zext_ln219" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 29 'getelementptr' 'in_data_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.60ns)   --->   "%in_data_load = load i7 %in_data_addr" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 30 'load' 'in_data_load' <Predicate = (!icmp_ln217)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln219 = or i7 %shl_ln, i7 1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 31 'or' 'or_ln219' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i7 %or_ln219" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 32 'zext' 'zext_ln219_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%in_data_addr_1 = getelementptr i32 %in_data, i64 0, i64 %zext_ln219_1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 33 'getelementptr' 'in_data_addr_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.60ns)   --->   "%in_data_load_1 = load i7 %in_data_addr_1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 34 'load' 'in_data_load_1' <Predicate = (!icmp_ln217)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 %add_ln217, i6 %i" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 35 'store' 'store_ln212' <Predicate = (!icmp_ln217)> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 36 'alloca' 'i_11' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 0, i6 %i_11" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 37 'store' 'store_ln212' <Predicate = (icmp_ln217)> <Delay = 0.38>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln223 = br void %for.inc18" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 38 'br' 'br_ln223' <Predicate = (icmp_ln217)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.60>
ST_4 : Operation 39 [1/2] (0.60ns)   --->   "%in_data_load = load i7 %in_data_addr" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 39 'load' 'in_data_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 40 [1/2] (0.60ns)   --->   "%in_data_load_1 = load i7 %in_data_addr_1" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 40 'load' 'in_data_load_1' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 41 [2/2] (0.00ns)   --->   "%tmp = call i8 @encode, i32 %in_data_load, i32 %in_data_load_1, i32 %tqmf, i15 %h, i32 %delay_bpl, i16 %delay_dltx, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i32 %delay_bph, i16 %delay_dhx, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 41 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i6 %i_18" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 42 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln218 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [data/benchmarks/adpcm/adpcm.c:218]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [data/benchmarks/adpcm/adpcm.c:220]   --->   Operation 44 'specloopname' 'specloopname_ln220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (0.00ns)   --->   "%tmp = call i8 @encode, i32 %in_data_load, i32 %in_data_load_1, i32 %tqmf, i15 %h, i32 %delay_bpl, i16 %delay_dltx, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i32 %delay_bph, i16 %delay_dhx, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 45 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln219_2 = zext i8 %tmp" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 46 'zext' 'zext_ln219_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%encoded_addr = getelementptr i32 %encoded, i64 0, i64 %zext_ln217" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 47 'getelementptr' 'encoded_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.69ns)   --->   "%store_ln219 = store i32 %zext_ln219_2, i6 %encoded_addr" [data/benchmarks/adpcm/adpcm.c:219]   --->   Operation 48 'store' 'store_ln219' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:217]   --->   Operation 49 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.09>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%i_19 = load i6 %i_11" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 50 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.70ns)   --->   "%icmp_ln223 = icmp_eq  i6 %i_19, i6 50" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 51 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln223 = add i6 %i_19, i6 1" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 52 'add' 'add_ln223' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %for.inc18.split, void %for.end20" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 53 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i6 %i_19" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 54 'zext' 'zext_ln223' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%encoded_addr_1 = getelementptr i32 %encoded, i64 0, i64 %zext_ln223" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 55 'getelementptr' 'encoded_addr_1' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (0.69ns)   --->   "%encoded_load = load i6 %encoded_addr_1" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 56 'load' 'encoded_load' <Predicate = (!icmp_ln223)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_6 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln212 = store i6 %add_ln223, i6 %i_11" [data/benchmarks/adpcm/adpcm.c:212]   --->   Operation 57 'store' 'store_ln212' <Predicate = (!icmp_ln223)> <Delay = 0.38>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [data/benchmarks/adpcm/adpcm.c:229]   --->   Operation 58 'ret' 'ret_ln229' <Predicate = (icmp_ln223)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.38>
ST_7 : Operation 59 [1/2] (0.69ns)   --->   "%encoded_load = load i6 %encoded_addr_1" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 59 'load' 'encoded_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i32 %encoded_load" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 60 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (0.68ns)   --->   "%call_ln225 = call void @decode, i8 %trunc_ln225, i32 %dec_del_bpl, i16 %dec_del_dltx, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i32 %dec_del_bph, i16 %dec_del_dhx, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %accumc, i15 %h, i32 %accumd, i32 %xout1, i32 %xout2" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 61 'call' 'call_ln225' <Predicate = true> <Delay = 0.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln225 = call void @decode, i8 %trunc_ln225, i32 %dec_del_bpl, i16 %dec_del_dltx, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i32 %dec_del_bph, i16 %dec_del_dhx, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %accumc, i15 %h, i32 %accumd, i32 %xout1, i32 %xout2" [data/benchmarks/adpcm/adpcm.c:225]   --->   Operation 62 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.60>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln224 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [data/benchmarks/adpcm/adpcm.c:224]   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln224' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data/benchmarks/adpcm/adpcm.c:228]   --->   Operation 64 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%xout1_load = load i32 %xout1" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 65 'load' 'xout1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %i_19, i1 0" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 66 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i7 %shl_ln5" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 67 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%decoded_addr = getelementptr i32 %decoded, i64 0, i64 %zext_ln226" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 68 'getelementptr' 'decoded_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.60ns)   --->   "%store_ln226 = store i32 %xout1_load, i7 %decoded_addr" [data/benchmarks/adpcm/adpcm.c:226]   --->   Operation 69 'store' 'store_ln226' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%xout2_load = load i32 %xout2" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 70 'load' 'xout2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln227 = or i7 %shl_ln5, i7 1" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 71 'or' 'or_ln227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i7 %or_ln227" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 72 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%decoded_addr_1 = getelementptr i32 %decoded, i64 0, i64 %zext_ln227" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 73 'getelementptr' 'decoded_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.60ns)   --->   "%store_ln227 = store i32 %xout2_load, i7 %decoded_addr_1" [data/benchmarks/adpcm/adpcm.c:227]   --->   Operation 74 'store' 'store_ln227' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln223 = br void %for.inc18" [data/benchmarks/adpcm/adpcm.c:223]   --->   Operation 75 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 6 bit ('i', data/benchmarks/adpcm/adpcm.c:212) [58]  (0.000 ns)
	'store' operation 0 bit ('store_ln212', data/benchmarks/adpcm/adpcm.c:212) of constant 0 on local variable 'i', data/benchmarks/adpcm/adpcm.c:212 [68]  (0.387 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.093ns
The critical path consists of the following:
	'load' operation 6 bit ('i', data/benchmarks/adpcm/adpcm.c:217) on local variable 'i', data/benchmarks/adpcm/adpcm.c:212 [71]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln217', data/benchmarks/adpcm/adpcm.c:217) [72]  (0.706 ns)
	'store' operation 0 bit ('store_ln212', data/benchmarks/adpcm/adpcm.c:212) of constant 0 on local variable 'i', data/benchmarks/adpcm/adpcm.c:212 [95]  (0.387 ns)

 <State 4>: 0.600ns
The critical path consists of the following:
	'load' operation 32 bit ('in_data_load', data/benchmarks/adpcm/adpcm.c:219) on array 'in_data' [82]  (0.600 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('encoded_addr', data/benchmarks/adpcm/adpcm.c:219) [89]  (0.000 ns)
	'store' operation 0 bit ('store_ln219', data/benchmarks/adpcm/adpcm.c:219) of variable 'zext_ln219_2', data/benchmarks/adpcm/adpcm.c:219 on array 'encoded' [90]  (0.699 ns)

 <State 6>: 1.093ns
The critical path consists of the following:
	'load' operation 6 bit ('i', data/benchmarks/adpcm/adpcm.c:223) on local variable 'i', data/benchmarks/adpcm/adpcm.c:212 [98]  (0.000 ns)
	'add' operation 6 bit ('add_ln223', data/benchmarks/adpcm/adpcm.c:223) [100]  (0.706 ns)
	'store' operation 0 bit ('store_ln212', data/benchmarks/adpcm/adpcm.c:212) of variable 'add_ln223', data/benchmarks/adpcm/adpcm.c:223 on local variable 'i', data/benchmarks/adpcm/adpcm.c:212 [120]  (0.387 ns)

 <State 7>: 1.382ns
The critical path consists of the following:
	'load' operation 32 bit ('encoded_load', data/benchmarks/adpcm/adpcm.c:225) on array 'encoded' [107]  (0.699 ns)
	'call' operation 0 bit ('call_ln225', data/benchmarks/adpcm/adpcm.c:225) to 'decode' [109]  (0.683 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.600ns
The critical path consists of the following:
	'load' operation 32 bit ('xout1_load', data/benchmarks/adpcm/adpcm.c:226) on static variable 'xout1' [110]  (0.000 ns)
	'store' operation 0 bit ('store_ln226', data/benchmarks/adpcm/adpcm.c:226) of variable 'xout1_load', data/benchmarks/adpcm/adpcm.c:226 on array 'decoded' [114]  (0.600 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
