Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 25 03:33:28 2025
| Host         : LAPTOP-LC1F7D02 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_audio_axi_stream_0_1'

1. Summary
----------

SUCCESS in the update of design_1_pwm_audio_axi_stream_0_1 (xilinx.com:user:pwm_audio_axi_stream:1.0 (Rev. 2)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 25 00:03:10 2025
| Host         : LAPTOP-LC1F7D02 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_audio_axi_stream_0_1'

1. Summary
----------

SUCCESS in the update of design_1_pwm_audio_axi_stream_0_1 (xilinx.com:user:pwm_audio_axi_stream:1.0 (Rev. 2)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 24 22:16:06 2025
| Host         : LAPTOP-LC1F7D02 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_audio_axi_stream_0_1'

1. Summary
----------

SUCCESS in the update of design_1_pwm_audio_axi_stream_0_1 (xilinx.com:user:pwm_audio_axi_stream:1.0 (Rev. 2)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 24 12:42:29 2025
| Host         : LAPTOP-LC1F7D02 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_audio_axi_stream_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of design_1_pwm_audio_axi_stream_0_0 (xilinx.com:user:pwm_audio_axi_stream:1.0 (Rev. 2)) to current project options.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_audio_axi_stream_0_0'. These changes may impact your design.


-Upgraded port order differs after port 's_axis_tlast'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 16:18:24 2025
| Host         : ROG_LAPTOP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip_pong2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip_pong2_0_0 (user.org:user:myip_pong2_Edit1:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 13:36:13 2025
| Host         : ROG_LAPTOP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip_pong2_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip_pong2_0_0 (user.org:user:myip_pong2_Edit1:1.0) from (Rev. 8) to (Rev. 9)

