read -sv run_verilog_mid/adder_32b_16_60_e7694ac3cfbb155dda2bb261462a9122.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_60_e7694ac3cfbb155dda2bb261462a9122_yosys.v
