#ifndef _PLAT_IRQ_H_
#define _PLAT_IRQ_H_

enum irqchip_id {
	IRQCHIP_PLIC,

	__NR_IRQCHIP,
};

enum irq_id {
	__PLIC_IRQ_ID_OFS = 0,
	IRQ_VIRTIO_0 = __PLIC_IRQ_ID_OFS,
	IRQ_VIRTIO_1,
	IRO_VIRTIO_2,
	IRQ_VIRTIO_3,
	IRQ_VIRTIO_4 = 5,
	IRQ_VIRTIO_5,
	IRQ_VIRTIO_6,
	IRQ_VIRTIO_7,
	IRQ_UART_0 = 10,
	IRQ_RTC,
	IRQ_PCIE_0 = 32,
	IRQ_PCIE_1,
	IRQ_PCIE_2,
	IRQ_PCIE_3,
	IRQ_PLATFORM_BUS_IRQ_0 = 64,
	IRQ_PLATFORM_BUS_IRQ_1 = 65,
	IRQ_PLATFORM_BUS_IRQ_2,
	IRQ_PLATFORM_BUS_IRQ_3,
	IRQ_PLATFORM_BUS_IRQ_4,
	IRQ_PLATFORM_BUS_IRQ_5,
	IRQ_PLATFORM_BUS_IRQ_6 = 70,
	IRQ_PLATFORM_BUS_IRQ_7,
	IRQ_PLATFORM_BUS_IRQ_8,
	IRQ_PLATFORM_BUS_IRQ_9,
	IRQ_PLATFORM_BUS_IRQ_10,
	IRQ_PLATFORM_BUS_IRQ_11 = 75,
	IRQ_PLATFORM_BUS_IRQ_12,
	IRQ_PLATFORM_BUS_IRQ_13,
	IRQ_PLATFORM_BUS_IRQ_14,
	IRQ_PLATFORM_BUS_IRQ_15,
	IRQ_PLATFORM_BUS_IRQ_16 = 80,
	IRQ_PLATFORM_BUS_IRQ_17,
	IRQ_PLATFORM_BUS_IRQ_18,
	IRQ_PLATFORM_BUS_IRQ_19,
	IRQ_PLATFORM_BUS_IRQ_20,
	IRQ_PLATFORM_BUS_IRQ_21 = 85,
	IRQ_PLATFORM_BUS_IRQ_22,
	IRQ_PLATFORM_BUS_IRQ_23,
	IRQ_PLATFORM_BUS_IRQ_24,
	IRQ_PLATFORM_BUS_IRQ_25,
	IRQ_PLATFORM_BUS_IRQ_26 = 90,
	IRQ_PLATFORM_BUS_IRQ_27,
	IRQ_PLATFORM_BUS_IRQ_28,
	IRQ_PLATFORM_BUS_IRQ_29,
	IRQ_PLATFORM_BUS_IRQ_30,
	IRQ_PLATFORM_BUS_IRQ_31 = 95,

	__NR_IRQ,
};

enum plic_irq_id {
	PLIC_IRQ_VIRTIO_0 = 1,
	PLIC_IRQ_VIRTIO_1,
	PLIC_IRO_VIRTIO_2,
	PLIC_IRQ_VIRTIO_3,
	PLIC_IRQ_VIRTIO_4 = 5,
	PLIC_IRQ_VIRTIO_5,
	PLIC_IRQ_VIRTIO_6,
	PLIC_IRQ_VIRTIO_7,
	PLIC_IRQ_UART_0 = 10,
	PLIC_IRQ_RTC,
	PLIC_IRQ_PCIE_0 = 32,
	PLIC_IRQ_PCIE_1,
	PLIC_IRQ_PCIE_2,
	PLIC_IRQ_PCIE_3,
	PLIC_IRQ_PLATFORM_BUS_IRQ_0 = 64,
	PLIC_IRQ_PLATFORM_BUS_IRQ_1 = 65,
	PLIC_IRQ_PLATFORM_BUS_IRQ_2,
	PLIC_IRQ_PLATFORM_BUS_IRQ_3,
	PLIC_IRQ_PLATFORM_BUS_IRQ_4,
	PLIC_IRQ_PLATFORM_BUS_IRQ_5,
	PLIC_IRQ_PLATFORM_BUS_IRQ_6 = 70,
	PLIC_IRQ_PLATFORM_BUS_IRQ_7,
	PLIC_IRQ_PLATFORM_BUS_IRQ_8,
	PLIC_IRQ_PLATFORM_BUS_IRQ_9,
	PLIC_IRQ_PLATFORM_BUS_IRQ_10,
	PLIC_IRQ_PLATFORM_BUS_IRQ_11 = 75,
	PLIC_IRQ_PLATFORM_BUS_IRQ_12,
	PLIC_IRQ_PLATFORM_BUS_IRQ_13,
	PLIC_IRQ_PLATFORM_BUS_IRQ_14,
	PLIC_IRQ_PLATFORM_BUS_IRQ_15,
	PLIC_IRQ_PLATFORM_BUS_IRQ_16 = 80,
	PLIC_IRQ_PLATFORM_BUS_IRQ_17,
	PLIC_IRQ_PLATFORM_BUS_IRQ_18,
	PLIC_IRQ_PLATFORM_BUS_IRQ_19,
	PLIC_IRQ_PLATFORM_BUS_IRQ_20,
	PLIC_IRQ_PLATFORM_BUS_IRQ_21 = 85,
	PLIC_IRQ_PLATFORM_BUS_IRQ_22,
	PLIC_IRQ_PLATFORM_BUS_IRQ_23,
	PLIC_IRQ_PLATFORM_BUS_IRQ_24,
	PLIC_IRQ_PLATFORM_BUS_IRQ_25,
	PLIC_IRQ_PLATFORM_BUS_IRQ_26 = 90,
	PLIC_IRQ_PLATFORM_BUS_IRQ_27,
	PLIC_IRQ_PLATFORM_BUS_IRQ_28,
	PLIC_IRQ_PLATFORM_BUS_IRQ_29,
	PLIC_IRQ_PLATFORM_BUS_IRQ_30,
	PLIC_IRQ_PLATFORM_BUS_IRQ_31 = 95,

	__NR_PLIC_IRQ,
};
#endif /* _PLAT_IRQ_H_ */
