// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_resource_rf_leq_nin_0_1_0_1_0_5_HH_
#define _dense_resource_rf_leq_nin_0_1_0_1_0_5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mux_83_9_1_1.h"
#include "dense_resource_rf_leq_nin_0_1_0_1_0_8_w18_V213.h"

namespace ap_rtl {

struct dense_resource_rf_leq_nin_0_1_0_1_0_5 : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<9> > data_0_V;
    sc_in< sc_lv<9> > data_1_V;
    sc_in< sc_lv<9> > data_2_V;
    sc_in< sc_lv<9> > data_3_V;
    sc_in< sc_lv<9> > data_4_V;
    sc_in< sc_lv<9> > data_5_V;
    sc_in< sc_lv<9> > data_6_V;
    sc_in< sc_lv<9> > data_7_V;
    sc_in< sc_lv<9> > data_8_V;
    sc_in< sc_lv<9> > data_9_V;
    sc_in< sc_lv<9> > data_10_V;
    sc_in< sc_lv<9> > data_11_V;
    sc_in< sc_lv<9> > data_12_V;
    sc_in< sc_lv<9> > data_13_V;
    sc_in< sc_lv<9> > data_14_V;
    sc_in< sc_lv<9> > data_15_V;
    sc_in< sc_lv<9> > data_16_V;
    sc_in< sc_lv<9> > data_17_V;
    sc_in< sc_lv<9> > data_18_V;
    sc_in< sc_lv<9> > data_19_V;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;


    // Module declarations
    dense_resource_rf_leq_nin_0_1_0_1_0_5(sc_module_name name);
    SC_HAS_PROCESS(dense_resource_rf_leq_nin_0_1_0_1_0_5);

    ~dense_resource_rf_leq_nin_0_1_0_1_0_5();

    sc_trace_file* mVcdFile;

    dense_resource_rf_leq_nin_0_1_0_1_0_8_w18_V213* w18_V210_U;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2885;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2886;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2887;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2888;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2889;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2890;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2891;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2892;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2893;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2894;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2895;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2896;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2897;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2898;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2899;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2900;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2901;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2902;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2903;
    myproject_mux_83_9_1_1<1,1,9,9,9,9,9,9,9,9,3,9>* myproject_mux_83_9_1_1_U2904;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln64_fu_855_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > w18_V210_address0;
    sc_signal< sc_logic > w18_V210_ce0;
    sc_signal< sc_lv<180> > w18_V210_q0;
    sc_signal< sc_lv<3> > w_index13_reg_305;
    sc_signal< sc_lv<16> > res_0_V_write_assign11_reg_334;
    sc_signal< sc_lv<16> > res_1_V_write_assign9_reg_348;
    sc_signal< sc_lv<16> > res_2_V_write_assign7_reg_362;
    sc_signal< sc_lv<16> > res_3_V_write_assign5_reg_376;
    sc_signal< sc_lv<16> > res_4_V_write_assign3_reg_390;
    sc_signal< sc_lv<9> > phi_ln_fu_404_p10;
    sc_signal< sc_lv<9> > phi_ln_reg_1809;
    sc_signal< sc_lv<9> > phi_ln77_73_fu_431_p10;
    sc_signal< sc_lv<9> > phi_ln77_73_reg_1819;
    sc_signal< sc_lv<9> > phi_ln77_74_fu_453_p10;
    sc_signal< sc_lv<9> > phi_ln77_74_reg_1824;
    sc_signal< sc_lv<9> > phi_ln77_75_fu_475_p10;
    sc_signal< sc_lv<9> > phi_ln77_75_reg_1829;
    sc_signal< sc_lv<9> > phi_ln77_76_fu_497_p10;
    sc_signal< sc_lv<9> > phi_ln77_76_reg_1834;
    sc_signal< sc_lv<9> > phi_ln77_77_fu_519_p10;
    sc_signal< sc_lv<9> > phi_ln77_77_reg_1839;
    sc_signal< sc_lv<9> > phi_ln77_78_fu_541_p10;
    sc_signal< sc_lv<9> > phi_ln77_78_reg_1844;
    sc_signal< sc_lv<9> > phi_ln77_79_fu_563_p10;
    sc_signal< sc_lv<9> > phi_ln77_79_reg_1849;
    sc_signal< sc_lv<9> > phi_ln77_80_fu_585_p10;
    sc_signal< sc_lv<9> > phi_ln77_80_reg_1854;
    sc_signal< sc_lv<9> > phi_ln77_81_fu_607_p10;
    sc_signal< sc_lv<9> > phi_ln77_81_reg_1859;
    sc_signal< sc_lv<9> > phi_ln77_82_fu_629_p10;
    sc_signal< sc_lv<9> > phi_ln77_82_reg_1864;
    sc_signal< sc_lv<9> > phi_ln77_83_fu_651_p10;
    sc_signal< sc_lv<9> > phi_ln77_83_reg_1869;
    sc_signal< sc_lv<9> > phi_ln77_84_fu_673_p10;
    sc_signal< sc_lv<9> > phi_ln77_84_reg_1874;
    sc_signal< sc_lv<9> > phi_ln77_85_fu_695_p10;
    sc_signal< sc_lv<9> > phi_ln77_85_reg_1879;
    sc_signal< sc_lv<9> > phi_ln77_86_fu_717_p10;
    sc_signal< sc_lv<9> > phi_ln77_86_reg_1884;
    sc_signal< sc_lv<9> > phi_ln77_87_fu_739_p10;
    sc_signal< sc_lv<9> > phi_ln77_87_reg_1889;
    sc_signal< sc_lv<9> > phi_ln77_88_fu_761_p10;
    sc_signal< sc_lv<9> > phi_ln77_88_reg_1894;
    sc_signal< sc_lv<9> > phi_ln77_89_fu_783_p10;
    sc_signal< sc_lv<9> > phi_ln77_89_reg_1899;
    sc_signal< sc_lv<9> > phi_ln77_90_fu_805_p10;
    sc_signal< sc_lv<9> > phi_ln77_90_reg_1904;
    sc_signal< sc_lv<9> > phi_ln77_s_fu_827_p10;
    sc_signal< sc_lv<9> > phi_ln77_s_reg_1909;
    sc_signal< sc_lv<3> > w_index_fu_849_p2;
    sc_signal< sc_lv<3> > w_index_reg_1914;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1919;
    sc_signal< sc_lv<16> > acc_0_V_fu_1033_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<16> > acc_1_V_fu_1217_p2;
    sc_signal< sc_lv<16> > acc_2_V_fu_1401_p2;
    sc_signal< sc_lv<16> > acc_3_V_fu_1585_p2;
    sc_signal< sc_lv<16> > acc_4_V_fu_1769_p2;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<3> > ap_phi_mux_w_index13_phi_fu_309_p6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln77_fu_426_p1;
    sc_signal< sc_lv<9> > trunc_ln77_fu_861_p1;
    sc_signal< sc_lv<9> > mul_ln1118_fu_872_p0;
    sc_signal< sc_lv<9> > mul_ln1118_fu_872_p1;
    sc_signal< sc_lv<18> > mul_ln1118_fu_872_p2;
    sc_signal< sc_lv<11> > trunc_ln_fu_878_p4;
    sc_signal< sc_lv<9> > tmp_73_fu_892_p4;
    sc_signal< sc_lv<9> > mul_ln1118_78_fu_909_p0;
    sc_signal< sc_lv<9> > mul_ln1118_78_fu_909_p1;
    sc_signal< sc_lv<18> > mul_ln1118_78_fu_909_p2;
    sc_signal< sc_lv<11> > trunc_ln708_s_fu_915_p4;
    sc_signal< sc_lv<9> > tmp_74_fu_929_p4;
    sc_signal< sc_lv<9> > mul_ln1118_79_fu_946_p0;
    sc_signal< sc_lv<9> > mul_ln1118_79_fu_946_p1;
    sc_signal< sc_lv<18> > mul_ln1118_79_fu_946_p2;
    sc_signal< sc_lv<11> > trunc_ln708_345_fu_952_p4;
    sc_signal< sc_lv<9> > tmp_75_fu_966_p4;
    sc_signal< sc_lv<9> > mul_ln1118_80_fu_983_p0;
    sc_signal< sc_lv<9> > mul_ln1118_80_fu_983_p1;
    sc_signal< sc_lv<18> > mul_ln1118_80_fu_983_p2;
    sc_signal< sc_lv<11> > trunc_ln708_346_fu_989_p4;
    sc_signal< sc_lv<12> > sext_ln77_57_fu_925_p1;
    sc_signal< sc_lv<12> > sext_ln77_fu_888_p1;
    sc_signal< sc_lv<12> > add_ln703_fu_1003_p2;
    sc_signal< sc_lv<12> > sext_ln703_fu_999_p1;
    sc_signal< sc_lv<12> > sext_ln77_58_fu_962_p1;
    sc_signal< sc_lv<12> > add_ln703_78_fu_1013_p2;
    sc_signal< sc_lv<13> > sext_ln703_78_fu_1009_p1;
    sc_signal< sc_lv<13> > sext_ln703_79_fu_1019_p1;
    sc_signal< sc_lv<13> > add_ln703_79_fu_1023_p2;
    sc_signal< sc_lv<16> > sext_ln703_80_fu_1029_p1;
    sc_signal< sc_lv<9> > tmp_76_fu_1039_p4;
    sc_signal< sc_lv<9> > mul_ln1118_81_fu_1056_p0;
    sc_signal< sc_lv<9> > mul_ln1118_81_fu_1056_p1;
    sc_signal< sc_lv<18> > mul_ln1118_81_fu_1056_p2;
    sc_signal< sc_lv<11> > trunc_ln708_347_fu_1062_p4;
    sc_signal< sc_lv<9> > tmp_77_fu_1076_p4;
    sc_signal< sc_lv<9> > mul_ln1118_82_fu_1093_p0;
    sc_signal< sc_lv<9> > mul_ln1118_82_fu_1093_p1;
    sc_signal< sc_lv<18> > mul_ln1118_82_fu_1093_p2;
    sc_signal< sc_lv<11> > trunc_ln708_348_fu_1099_p4;
    sc_signal< sc_lv<9> > tmp_78_fu_1113_p4;
    sc_signal< sc_lv<9> > mul_ln1118_83_fu_1130_p0;
    sc_signal< sc_lv<9> > mul_ln1118_83_fu_1130_p1;
    sc_signal< sc_lv<18> > mul_ln1118_83_fu_1130_p2;
    sc_signal< sc_lv<11> > trunc_ln708_349_fu_1136_p4;
    sc_signal< sc_lv<9> > tmp_79_fu_1150_p4;
    sc_signal< sc_lv<9> > mul_ln1118_84_fu_1167_p0;
    sc_signal< sc_lv<9> > mul_ln1118_84_fu_1167_p1;
    sc_signal< sc_lv<18> > mul_ln1118_84_fu_1167_p2;
    sc_signal< sc_lv<11> > trunc_ln708_350_fu_1173_p4;
    sc_signal< sc_lv<12> > sext_ln77_60_fu_1109_p1;
    sc_signal< sc_lv<12> > sext_ln77_59_fu_1072_p1;
    sc_signal< sc_lv<12> > add_ln703_81_fu_1187_p2;
    sc_signal< sc_lv<12> > sext_ln703_81_fu_1183_p1;
    sc_signal< sc_lv<12> > sext_ln77_61_fu_1146_p1;
    sc_signal< sc_lv<12> > add_ln703_82_fu_1197_p2;
    sc_signal< sc_lv<13> > sext_ln703_82_fu_1193_p1;
    sc_signal< sc_lv<13> > sext_ln703_83_fu_1203_p1;
    sc_signal< sc_lv<13> > add_ln703_83_fu_1207_p2;
    sc_signal< sc_lv<16> > sext_ln703_84_fu_1213_p1;
    sc_signal< sc_lv<9> > tmp_80_fu_1223_p4;
    sc_signal< sc_lv<9> > mul_ln1118_85_fu_1240_p0;
    sc_signal< sc_lv<9> > mul_ln1118_85_fu_1240_p1;
    sc_signal< sc_lv<18> > mul_ln1118_85_fu_1240_p2;
    sc_signal< sc_lv<11> > trunc_ln708_351_fu_1246_p4;
    sc_signal< sc_lv<9> > tmp_81_fu_1260_p4;
    sc_signal< sc_lv<9> > mul_ln1118_86_fu_1277_p0;
    sc_signal< sc_lv<9> > mul_ln1118_86_fu_1277_p1;
    sc_signal< sc_lv<18> > mul_ln1118_86_fu_1277_p2;
    sc_signal< sc_lv<11> > trunc_ln708_352_fu_1283_p4;
    sc_signal< sc_lv<9> > tmp_82_fu_1297_p4;
    sc_signal< sc_lv<9> > mul_ln1118_87_fu_1314_p0;
    sc_signal< sc_lv<9> > mul_ln1118_87_fu_1314_p1;
    sc_signal< sc_lv<18> > mul_ln1118_87_fu_1314_p2;
    sc_signal< sc_lv<11> > trunc_ln708_353_fu_1320_p4;
    sc_signal< sc_lv<9> > tmp_83_fu_1334_p4;
    sc_signal< sc_lv<9> > mul_ln1118_88_fu_1351_p0;
    sc_signal< sc_lv<9> > mul_ln1118_88_fu_1351_p1;
    sc_signal< sc_lv<18> > mul_ln1118_88_fu_1351_p2;
    sc_signal< sc_lv<11> > trunc_ln708_354_fu_1357_p4;
    sc_signal< sc_lv<12> > sext_ln77_63_fu_1293_p1;
    sc_signal< sc_lv<12> > sext_ln77_62_fu_1256_p1;
    sc_signal< sc_lv<12> > add_ln703_85_fu_1371_p2;
    sc_signal< sc_lv<12> > sext_ln703_85_fu_1367_p1;
    sc_signal< sc_lv<12> > sext_ln77_64_fu_1330_p1;
    sc_signal< sc_lv<12> > add_ln703_86_fu_1381_p2;
    sc_signal< sc_lv<13> > sext_ln703_86_fu_1377_p1;
    sc_signal< sc_lv<13> > sext_ln703_87_fu_1387_p1;
    sc_signal< sc_lv<13> > add_ln703_87_fu_1391_p2;
    sc_signal< sc_lv<16> > sext_ln703_88_fu_1397_p1;
    sc_signal< sc_lv<9> > tmp_84_fu_1407_p4;
    sc_signal< sc_lv<9> > mul_ln1118_89_fu_1424_p0;
    sc_signal< sc_lv<9> > mul_ln1118_89_fu_1424_p1;
    sc_signal< sc_lv<18> > mul_ln1118_89_fu_1424_p2;
    sc_signal< sc_lv<11> > trunc_ln708_355_fu_1430_p4;
    sc_signal< sc_lv<9> > tmp_85_fu_1444_p4;
    sc_signal< sc_lv<9> > mul_ln1118_90_fu_1461_p0;
    sc_signal< sc_lv<9> > mul_ln1118_90_fu_1461_p1;
    sc_signal< sc_lv<18> > mul_ln1118_90_fu_1461_p2;
    sc_signal< sc_lv<11> > trunc_ln708_356_fu_1467_p4;
    sc_signal< sc_lv<9> > tmp_86_fu_1481_p4;
    sc_signal< sc_lv<9> > mul_ln1118_91_fu_1498_p0;
    sc_signal< sc_lv<9> > mul_ln1118_91_fu_1498_p1;
    sc_signal< sc_lv<18> > mul_ln1118_91_fu_1498_p2;
    sc_signal< sc_lv<11> > trunc_ln708_357_fu_1504_p4;
    sc_signal< sc_lv<9> > tmp_87_fu_1518_p4;
    sc_signal< sc_lv<9> > mul_ln1118_92_fu_1535_p0;
    sc_signal< sc_lv<9> > mul_ln1118_92_fu_1535_p1;
    sc_signal< sc_lv<18> > mul_ln1118_92_fu_1535_p2;
    sc_signal< sc_lv<11> > trunc_ln708_358_fu_1541_p4;
    sc_signal< sc_lv<12> > sext_ln77_66_fu_1477_p1;
    sc_signal< sc_lv<12> > sext_ln77_65_fu_1440_p1;
    sc_signal< sc_lv<12> > add_ln703_89_fu_1555_p2;
    sc_signal< sc_lv<12> > sext_ln703_89_fu_1551_p1;
    sc_signal< sc_lv<12> > sext_ln77_67_fu_1514_p1;
    sc_signal< sc_lv<12> > add_ln703_90_fu_1565_p2;
    sc_signal< sc_lv<13> > sext_ln703_90_fu_1561_p1;
    sc_signal< sc_lv<13> > sext_ln703_91_fu_1571_p1;
    sc_signal< sc_lv<13> > add_ln703_91_fu_1575_p2;
    sc_signal< sc_lv<16> > sext_ln703_92_fu_1581_p1;
    sc_signal< sc_lv<9> > tmp_88_fu_1591_p4;
    sc_signal< sc_lv<9> > mul_ln1118_93_fu_1608_p0;
    sc_signal< sc_lv<9> > mul_ln1118_93_fu_1608_p1;
    sc_signal< sc_lv<18> > mul_ln1118_93_fu_1608_p2;
    sc_signal< sc_lv<11> > trunc_ln708_359_fu_1614_p4;
    sc_signal< sc_lv<9> > tmp_89_fu_1628_p4;
    sc_signal< sc_lv<9> > mul_ln1118_94_fu_1645_p0;
    sc_signal< sc_lv<9> > mul_ln1118_94_fu_1645_p1;
    sc_signal< sc_lv<18> > mul_ln1118_94_fu_1645_p2;
    sc_signal< sc_lv<11> > trunc_ln708_360_fu_1651_p4;
    sc_signal< sc_lv<9> > tmp_90_fu_1665_p4;
    sc_signal< sc_lv<9> > mul_ln1118_95_fu_1682_p0;
    sc_signal< sc_lv<9> > mul_ln1118_95_fu_1682_p1;
    sc_signal< sc_lv<18> > mul_ln1118_95_fu_1682_p2;
    sc_signal< sc_lv<11> > trunc_ln708_361_fu_1688_p4;
    sc_signal< sc_lv<9> > tmp_s_fu_1702_p4;
    sc_signal< sc_lv<9> > mul_ln1118_96_fu_1719_p0;
    sc_signal< sc_lv<9> > mul_ln1118_96_fu_1719_p1;
    sc_signal< sc_lv<18> > mul_ln1118_96_fu_1719_p2;
    sc_signal< sc_lv<11> > trunc_ln708_362_fu_1725_p4;
    sc_signal< sc_lv<12> > sext_ln77_69_fu_1661_p1;
    sc_signal< sc_lv<12> > sext_ln77_68_fu_1624_p1;
    sc_signal< sc_lv<12> > add_ln703_93_fu_1739_p2;
    sc_signal< sc_lv<12> > sext_ln703_93_fu_1735_p1;
    sc_signal< sc_lv<12> > sext_ln77_70_fu_1698_p1;
    sc_signal< sc_lv<12> > add_ln703_94_fu_1749_p2;
    sc_signal< sc_lv<13> > sext_ln703_94_fu_1745_p1;
    sc_signal< sc_lv<13> > sext_ln703_95_fu_1755_p1;
    sc_signal< sc_lv<13> > add_ln703_95_fu_1759_p2;
    sc_signal< sc_lv<16> > sext_ln703_96_fu_1765_p1;
    sc_signal< sc_lv<16> > ap_return_0_preg;
    sc_signal< sc_lv<16> > ap_return_1_preg;
    sc_signal< sc_lv<16> > ap_return_2_preg;
    sc_signal< sc_lv<16> > ap_return_3_preg;
    sc_signal< sc_lv<16> > ap_return_4_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<18> > mul_ln1118_78_fu_909_p00;
    sc_signal< sc_lv<18> > mul_ln1118_79_fu_946_p00;
    sc_signal< sc_lv<18> > mul_ln1118_80_fu_983_p00;
    sc_signal< sc_lv<18> > mul_ln1118_81_fu_1056_p00;
    sc_signal< sc_lv<18> > mul_ln1118_82_fu_1093_p00;
    sc_signal< sc_lv<18> > mul_ln1118_83_fu_1130_p00;
    sc_signal< sc_lv<18> > mul_ln1118_84_fu_1167_p00;
    sc_signal< sc_lv<18> > mul_ln1118_85_fu_1240_p00;
    sc_signal< sc_lv<18> > mul_ln1118_86_fu_1277_p00;
    sc_signal< sc_lv<18> > mul_ln1118_87_fu_1314_p00;
    sc_signal< sc_lv<18> > mul_ln1118_88_fu_1351_p00;
    sc_signal< sc_lv<18> > mul_ln1118_89_fu_1424_p00;
    sc_signal< sc_lv<18> > mul_ln1118_90_fu_1461_p00;
    sc_signal< sc_lv<18> > mul_ln1118_91_fu_1498_p00;
    sc_signal< sc_lv<18> > mul_ln1118_92_fu_1535_p00;
    sc_signal< sc_lv<18> > mul_ln1118_93_fu_1608_p00;
    sc_signal< sc_lv<18> > mul_ln1118_94_fu_1645_p00;
    sc_signal< sc_lv<18> > mul_ln1118_95_fu_1682_p00;
    sc_signal< sc_lv<18> > mul_ln1118_96_fu_1719_p00;
    sc_signal< sc_lv<18> > mul_ln1118_fu_872_p00;
    sc_signal< bool > ap_condition_167;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<16> ap_const_lv16_FFC4;
    static const sc_lv<16> ap_const_lv16_28;
    static const sc_lv<16> ap_const_lv16_1C;
    static const sc_lv<16> ap_const_lv16_3C;
    static const sc_lv<16> ap_const_lv16_FFF0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_62;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<32> ap_const_lv32_6B;
    static const sc_lv<32> ap_const_lv32_6C;
    static const sc_lv<32> ap_const_lv32_74;
    static const sc_lv<32> ap_const_lv32_75;
    static const sc_lv<32> ap_const_lv32_7D;
    static const sc_lv<32> ap_const_lv32_7E;
    static const sc_lv<32> ap_const_lv32_86;
    static const sc_lv<32> ap_const_lv32_87;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<32> ap_const_lv32_98;
    static const sc_lv<32> ap_const_lv32_99;
    static const sc_lv<32> ap_const_lv32_A1;
    static const sc_lv<32> ap_const_lv32_A2;
    static const sc_lv<32> ap_const_lv32_AA;
    static const sc_lv<32> ap_const_lv32_AB;
    static const sc_lv<32> ap_const_lv32_B3;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1033_p2();
    void thread_acc_1_V_fu_1217_p2();
    void thread_acc_2_V_fu_1401_p2();
    void thread_acc_3_V_fu_1585_p2();
    void thread_acc_4_V_fu_1769_p2();
    void thread_add_ln703_78_fu_1013_p2();
    void thread_add_ln703_79_fu_1023_p2();
    void thread_add_ln703_81_fu_1187_p2();
    void thread_add_ln703_82_fu_1197_p2();
    void thread_add_ln703_83_fu_1207_p2();
    void thread_add_ln703_85_fu_1371_p2();
    void thread_add_ln703_86_fu_1381_p2();
    void thread_add_ln703_87_fu_1391_p2();
    void thread_add_ln703_89_fu_1555_p2();
    void thread_add_ln703_90_fu_1565_p2();
    void thread_add_ln703_91_fu_1575_p2();
    void thread_add_ln703_93_fu_1739_p2();
    void thread_add_ln703_94_fu_1749_p2();
    void thread_add_ln703_95_fu_1759_p2();
    void thread_add_ln703_fu_1003_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_167();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_mux_w_index13_phi_fu_309_p6();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_icmp_ln64_fu_855_p2();
    void thread_mul_ln1118_78_fu_909_p0();
    void thread_mul_ln1118_78_fu_909_p00();
    void thread_mul_ln1118_78_fu_909_p1();
    void thread_mul_ln1118_78_fu_909_p2();
    void thread_mul_ln1118_79_fu_946_p0();
    void thread_mul_ln1118_79_fu_946_p00();
    void thread_mul_ln1118_79_fu_946_p1();
    void thread_mul_ln1118_79_fu_946_p2();
    void thread_mul_ln1118_80_fu_983_p0();
    void thread_mul_ln1118_80_fu_983_p00();
    void thread_mul_ln1118_80_fu_983_p1();
    void thread_mul_ln1118_80_fu_983_p2();
    void thread_mul_ln1118_81_fu_1056_p0();
    void thread_mul_ln1118_81_fu_1056_p00();
    void thread_mul_ln1118_81_fu_1056_p1();
    void thread_mul_ln1118_81_fu_1056_p2();
    void thread_mul_ln1118_82_fu_1093_p0();
    void thread_mul_ln1118_82_fu_1093_p00();
    void thread_mul_ln1118_82_fu_1093_p1();
    void thread_mul_ln1118_82_fu_1093_p2();
    void thread_mul_ln1118_83_fu_1130_p0();
    void thread_mul_ln1118_83_fu_1130_p00();
    void thread_mul_ln1118_83_fu_1130_p1();
    void thread_mul_ln1118_83_fu_1130_p2();
    void thread_mul_ln1118_84_fu_1167_p0();
    void thread_mul_ln1118_84_fu_1167_p00();
    void thread_mul_ln1118_84_fu_1167_p1();
    void thread_mul_ln1118_84_fu_1167_p2();
    void thread_mul_ln1118_85_fu_1240_p0();
    void thread_mul_ln1118_85_fu_1240_p00();
    void thread_mul_ln1118_85_fu_1240_p1();
    void thread_mul_ln1118_85_fu_1240_p2();
    void thread_mul_ln1118_86_fu_1277_p0();
    void thread_mul_ln1118_86_fu_1277_p00();
    void thread_mul_ln1118_86_fu_1277_p1();
    void thread_mul_ln1118_86_fu_1277_p2();
    void thread_mul_ln1118_87_fu_1314_p0();
    void thread_mul_ln1118_87_fu_1314_p00();
    void thread_mul_ln1118_87_fu_1314_p1();
    void thread_mul_ln1118_87_fu_1314_p2();
    void thread_mul_ln1118_88_fu_1351_p0();
    void thread_mul_ln1118_88_fu_1351_p00();
    void thread_mul_ln1118_88_fu_1351_p1();
    void thread_mul_ln1118_88_fu_1351_p2();
    void thread_mul_ln1118_89_fu_1424_p0();
    void thread_mul_ln1118_89_fu_1424_p00();
    void thread_mul_ln1118_89_fu_1424_p1();
    void thread_mul_ln1118_89_fu_1424_p2();
    void thread_mul_ln1118_90_fu_1461_p0();
    void thread_mul_ln1118_90_fu_1461_p00();
    void thread_mul_ln1118_90_fu_1461_p1();
    void thread_mul_ln1118_90_fu_1461_p2();
    void thread_mul_ln1118_91_fu_1498_p0();
    void thread_mul_ln1118_91_fu_1498_p00();
    void thread_mul_ln1118_91_fu_1498_p1();
    void thread_mul_ln1118_91_fu_1498_p2();
    void thread_mul_ln1118_92_fu_1535_p0();
    void thread_mul_ln1118_92_fu_1535_p00();
    void thread_mul_ln1118_92_fu_1535_p1();
    void thread_mul_ln1118_92_fu_1535_p2();
    void thread_mul_ln1118_93_fu_1608_p0();
    void thread_mul_ln1118_93_fu_1608_p00();
    void thread_mul_ln1118_93_fu_1608_p1();
    void thread_mul_ln1118_93_fu_1608_p2();
    void thread_mul_ln1118_94_fu_1645_p0();
    void thread_mul_ln1118_94_fu_1645_p00();
    void thread_mul_ln1118_94_fu_1645_p1();
    void thread_mul_ln1118_94_fu_1645_p2();
    void thread_mul_ln1118_95_fu_1682_p0();
    void thread_mul_ln1118_95_fu_1682_p00();
    void thread_mul_ln1118_95_fu_1682_p1();
    void thread_mul_ln1118_95_fu_1682_p2();
    void thread_mul_ln1118_96_fu_1719_p0();
    void thread_mul_ln1118_96_fu_1719_p00();
    void thread_mul_ln1118_96_fu_1719_p1();
    void thread_mul_ln1118_96_fu_1719_p2();
    void thread_mul_ln1118_fu_872_p0();
    void thread_mul_ln1118_fu_872_p00();
    void thread_mul_ln1118_fu_872_p1();
    void thread_mul_ln1118_fu_872_p2();
    void thread_sext_ln703_78_fu_1009_p1();
    void thread_sext_ln703_79_fu_1019_p1();
    void thread_sext_ln703_80_fu_1029_p1();
    void thread_sext_ln703_81_fu_1183_p1();
    void thread_sext_ln703_82_fu_1193_p1();
    void thread_sext_ln703_83_fu_1203_p1();
    void thread_sext_ln703_84_fu_1213_p1();
    void thread_sext_ln703_85_fu_1367_p1();
    void thread_sext_ln703_86_fu_1377_p1();
    void thread_sext_ln703_87_fu_1387_p1();
    void thread_sext_ln703_88_fu_1397_p1();
    void thread_sext_ln703_89_fu_1551_p1();
    void thread_sext_ln703_90_fu_1561_p1();
    void thread_sext_ln703_91_fu_1571_p1();
    void thread_sext_ln703_92_fu_1581_p1();
    void thread_sext_ln703_93_fu_1735_p1();
    void thread_sext_ln703_94_fu_1745_p1();
    void thread_sext_ln703_95_fu_1755_p1();
    void thread_sext_ln703_96_fu_1765_p1();
    void thread_sext_ln703_fu_999_p1();
    void thread_sext_ln77_57_fu_925_p1();
    void thread_sext_ln77_58_fu_962_p1();
    void thread_sext_ln77_59_fu_1072_p1();
    void thread_sext_ln77_60_fu_1109_p1();
    void thread_sext_ln77_61_fu_1146_p1();
    void thread_sext_ln77_62_fu_1256_p1();
    void thread_sext_ln77_63_fu_1293_p1();
    void thread_sext_ln77_64_fu_1330_p1();
    void thread_sext_ln77_65_fu_1440_p1();
    void thread_sext_ln77_66_fu_1477_p1();
    void thread_sext_ln77_67_fu_1514_p1();
    void thread_sext_ln77_68_fu_1624_p1();
    void thread_sext_ln77_69_fu_1661_p1();
    void thread_sext_ln77_70_fu_1698_p1();
    void thread_sext_ln77_fu_888_p1();
    void thread_tmp_73_fu_892_p4();
    void thread_tmp_74_fu_929_p4();
    void thread_tmp_75_fu_966_p4();
    void thread_tmp_76_fu_1039_p4();
    void thread_tmp_77_fu_1076_p4();
    void thread_tmp_78_fu_1113_p4();
    void thread_tmp_79_fu_1150_p4();
    void thread_tmp_80_fu_1223_p4();
    void thread_tmp_81_fu_1260_p4();
    void thread_tmp_82_fu_1297_p4();
    void thread_tmp_83_fu_1334_p4();
    void thread_tmp_84_fu_1407_p4();
    void thread_tmp_85_fu_1444_p4();
    void thread_tmp_86_fu_1481_p4();
    void thread_tmp_87_fu_1518_p4();
    void thread_tmp_88_fu_1591_p4();
    void thread_tmp_89_fu_1628_p4();
    void thread_tmp_90_fu_1665_p4();
    void thread_tmp_s_fu_1702_p4();
    void thread_trunc_ln708_345_fu_952_p4();
    void thread_trunc_ln708_346_fu_989_p4();
    void thread_trunc_ln708_347_fu_1062_p4();
    void thread_trunc_ln708_348_fu_1099_p4();
    void thread_trunc_ln708_349_fu_1136_p4();
    void thread_trunc_ln708_350_fu_1173_p4();
    void thread_trunc_ln708_351_fu_1246_p4();
    void thread_trunc_ln708_352_fu_1283_p4();
    void thread_trunc_ln708_353_fu_1320_p4();
    void thread_trunc_ln708_354_fu_1357_p4();
    void thread_trunc_ln708_355_fu_1430_p4();
    void thread_trunc_ln708_356_fu_1467_p4();
    void thread_trunc_ln708_357_fu_1504_p4();
    void thread_trunc_ln708_358_fu_1541_p4();
    void thread_trunc_ln708_359_fu_1614_p4();
    void thread_trunc_ln708_360_fu_1651_p4();
    void thread_trunc_ln708_361_fu_1688_p4();
    void thread_trunc_ln708_362_fu_1725_p4();
    void thread_trunc_ln708_s_fu_915_p4();
    void thread_trunc_ln77_fu_861_p1();
    void thread_trunc_ln_fu_878_p4();
    void thread_w18_V210_address0();
    void thread_w18_V210_ce0();
    void thread_w_index_fu_849_p2();
    void thread_zext_ln77_fu_426_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
