// Seed: 1521858585
module module_0 ();
endmodule
module module_1 (
    id_1[1 : 1],
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  wire id_6;
  parameter id_7 = 1;
  supply1 id_8, id_9, id_10, id_11, id_12;
  assign id_9 = 1'b0;
endmodule
module module_2 (
    input  tri  id_0,
    output wor  id_1,
    input  tri0 id_2
);
  wire id_4;
  ;
  wire id_5;
  assign id_4#(
      .id_4(1),
      .id_2(1),
      .id_5(1),
      .id_2(1)
  ) = id_4;
  logic id_6;
  parameter id_7 = 1;
  parameter integer id_8 = -1'd0 + id_7;
  module_0 modCall_1 ();
  assign id_4 = id_6;
  logic id_9;
  logic id_10;
  assign id_10 = -1;
endmodule
