

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8'
================================================================
* Date:           Sat Dec 10 20:38:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.007 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    65539|  19.989 ns|  0.437 ms|    3|  65539|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_586_8  |        1|    65537|         9|          8|          8|  0 ~ 8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_2 = alloca i32 1"   --->   Operation 12 'alloca' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pix_val_V_10 = alloca i32 1"   --->   Operation 13 'alloca' 'pix_val_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pix_val_V_11 = alloca i32 1"   --->   Operation 14 'alloca' 'pix_val_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp212_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212"   --->   Operation 15 'read' 'cmp212_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub209_cast107_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub209_cast107"   --->   Operation 16 'read' 'sub209_cast107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp212_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_1"   --->   Operation 17 'read' 'cmp212_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp212_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_2"   --->   Operation 18 'read' 'cmp212_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmp212_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_3"   --->   Operation 19 'read' 'cmp212_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp212_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_4"   --->   Operation 20 'read' 'cmp212_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cmp212_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_5"   --->   Operation 21 'read' 'cmp212_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cmp212_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp212_6"   --->   Operation 22 'read' 'cmp212_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%icmp_ln576_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln576"   --->   Operation 23 'read' 'icmp_ln576_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%brmerge153_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge153"   --->   Operation 24 'read' 'brmerge153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln571_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln571_1"   --->   Operation 25 'read' 'trunc_ln571_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pix_val_V_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_4"   --->   Operation 26 'read' 'pix_val_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pix_val_V_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pix_val_V_5"   --->   Operation 27 'read' 'pix_val_V_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sub209_cast107_cast = sext i13 %sub209_cast107_read"   --->   Operation 28 'sext' 'sub209_cast107_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane12, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane01, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane01, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane12, void @empty_33, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %pix_val_V_5_read, i8 %pix_val_V_11"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %pix_val_V_4_read, i8 %pix_val_V_10"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %x_2"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body208"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x = load i13 %x_2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 38 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%icmp_ln586 = icmp_eq  i13 %x, i13 %trunc_ln571_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 39 'icmp' 'icmp_ln586' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.82ns)   --->   "%x_5 = add i13 %x, i13 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 40 'add' 'x_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln586 = br i1 %icmp_ln586, void %for.body208.split, void %for.inc283.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 41 'br' 'br_ln586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i13 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 42 'zext' 'zext_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%cmp210 = icmp_slt  i14 %zext_ln586, i14 %sub209_cast107_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 43 'icmp' 'cmp210' <Predicate = (!icmp_ln586)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.28ns)   --->   "%or_ln590 = or i1 %cmp210, i1 %cmp212_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 44 'or' 'or_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln605 = br i1 %brmerge153_read, void %for.inc280, void %if.then278" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:605]   --->   Operation 45 'br' 'br_ln605' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln586 = store i13 %x_5, i13 %x_2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 46 'store' 'store_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%pix_val_V = load i8 %pix_val_V_10"   --->   Operation 47 'load' 'pix_val_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pix_val_V_97 = load i8 %pix_val_V_11"   --->   Operation 48 'load' 'pix_val_V_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 0"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln587 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_18" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:587]   --->   Operation 50 'specpipeline' 'specpipeline_ln587' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273]   --->   Operation 51 'specloopname' 'specloopname_ln273' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590, void %for.inc244, void %if.then213" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 52 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (1.83ns)   --->   "%img_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'img_read' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%pix_val_V_99 = trunc i24 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'trunc' 'pix_val_V_99' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%pix_val_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'pix_val_V_34' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc244" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 56 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.42>
ST_2 : Operation 57 [1/1] (0.28ns)   --->   "%or_ln590_1 = or i1 %cmp210, i1 %cmp212_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 57 'or' 'or_ln590_1' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V_97, i8 %pix_val_V_11_out"   --->   Operation 123 'store' 'store_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pix_val_V, i8 %pix_val_V_10_out"   --->   Operation 124 'store' 'store_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%in_pix_UV_V = phi i8 %pix_val_V_34, void %if.then213, i8 %pix_val_V_97, void %for.body208.split"   --->   Operation 58 'phi' 'in_pix_UV_V' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%in_pix_Y_V = phi i8 %pix_val_V_99, void %if.then213, i8 %pix_val_V, void %for.body208.split"   --->   Operation 59 'phi' 'in_pix_Y_V' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_1, void %for.inc244.1, void %if.then213.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 60 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_3 : Operation 61 [1/1] (1.83ns)   --->   "%img_read_15 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'img_read_15' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%pix_val_V_102 = trunc i24 %img_read_15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'trunc' 'pix_val_V_102' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%pix_val_V_58 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_15, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'partselect' 'pix_val_V_58' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc244.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 64 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.42>
ST_3 : Operation 65 [1/1] (0.28ns)   --->   "%or_ln590_2 = or i1 %cmp210, i1 %cmp212_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 65 'or' 'or_ln590_2' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%in_pix_UV_V_1 = phi i8 %pix_val_V_58, void %if.then213.1, i8 %in_pix_UV_V, void %for.inc244"   --->   Operation 66 'phi' 'in_pix_UV_V_1' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%in_pix_Y_V_1 = phi i8 %pix_val_V_102, void %if.then213.1, i8 %in_pix_Y_V, void %for.inc244"   --->   Operation 67 'phi' 'in_pix_Y_V_1' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_2, void %for.inc244.2, void %if.then213.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 68 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_4 : Operation 69 [1/1] (1.83ns)   --->   "%img_read_16 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'img_read_16' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%pix_val_V_105 = trunc i24 %img_read_16" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'trunc' 'pix_val_V_105' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%pix_val_V_80 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_16, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'partselect' 'pix_val_V_80' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc244.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 72 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.42>
ST_4 : Operation 73 [1/1] (0.28ns)   --->   "%or_ln590_3 = or i1 %cmp210, i1 %cmp212_3_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 73 'or' 'or_ln590_3' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.28ns)   --->   "%or_ln590_4 = or i1 %cmp210, i1 %cmp212_4_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 74 'or' 'or_ln590_4' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.28ns)   --->   "%or_ln590_5 = or i1 %cmp210, i1 %cmp212_5_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 75 'or' 'or_ln590_5' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.28ns)   --->   "%or_ln590_6 = or i1 %cmp210, i1 %cmp212_6_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 76 'or' 'or_ln590_6' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.28ns)   --->   "%or_ln590_7 = or i1 %cmp210, i1 %icmp_ln576_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 77 'or' 'or_ln590_7' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%in_pix_UV_V_2 = phi i8 %pix_val_V_80, void %if.then213.2, i8 %in_pix_UV_V_1, void %for.inc244.1"   --->   Operation 78 'phi' 'in_pix_UV_V_2' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%in_pix_Y_V_2 = phi i8 %pix_val_V_105, void %if.then213.2, i8 %in_pix_Y_V_1, void %for.inc244.1"   --->   Operation 79 'phi' 'in_pix_Y_V_2' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_3, void %for.inc244.3, void %if.then213.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 80 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_5 : Operation 81 [1/1] (1.83ns)   --->   "%img_read_17 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'img_read_17' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%pix_val_V_108 = trunc i24 %img_read_17" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'trunc' 'pix_val_V_108' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%pix_val_V_109 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_17, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'partselect' 'pix_val_V_109' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc244.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 84 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%in_pix_UV_V_3 = phi i8 %pix_val_V_109, void %if.then213.3, i8 %in_pix_UV_V_2, void %for.inc244.2"   --->   Operation 85 'phi' 'in_pix_UV_V_3' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%in_pix_Y_V_3 = phi i8 %pix_val_V_108, void %if.then213.3, i8 %in_pix_Y_V_2, void %for.inc244.2"   --->   Operation 86 'phi' 'in_pix_Y_V_3' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_4, void %for.inc244.4, void %if.then213.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 87 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_6 : Operation 88 [1/1] (1.83ns)   --->   "%img_read_18 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'read' 'img_read_18' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%pix_val_V_112 = trunc i24 %img_read_18" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'trunc' 'pix_val_V_112' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%pix_val_V_113 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_18, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'partselect' 'pix_val_V_113' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc244.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 91 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%in_pix_UV_V_4 = phi i8 %pix_val_V_113, void %if.then213.4, i8 %in_pix_UV_V_3, void %for.inc244.3"   --->   Operation 92 'phi' 'in_pix_UV_V_4' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%in_pix_Y_V_4 = phi i8 %pix_val_V_112, void %if.then213.4, i8 %in_pix_Y_V_3, void %for.inc244.3"   --->   Operation 93 'phi' 'in_pix_Y_V_4' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_5, void %for.inc244.5, void %if.then213.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 94 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_7 : Operation 95 [1/1] (1.83ns)   --->   "%img_read_19 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'img_read_19' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%pix_val_V_116 = trunc i24 %img_read_19" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'trunc' 'pix_val_V_116' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%pix_val_V_117 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_19, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'partselect' 'pix_val_V_117' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc244.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 98 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%in_pix_UV_V_5 = phi i8 %pix_val_V_117, void %if.then213.5, i8 %in_pix_UV_V_4, void %for.inc244.4"   --->   Operation 99 'phi' 'in_pix_UV_V_5' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%in_pix_Y_V_5 = phi i8 %pix_val_V_116, void %if.then213.5, i8 %in_pix_Y_V_4, void %for.inc244.4"   --->   Operation 100 'phi' 'in_pix_Y_V_5' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_6, void %for.inc244.6, void %if.then213.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 101 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_8 : Operation 102 [1/1] (1.83ns)   --->   "%img_read_20 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'img_read_20' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%pix_val_V_120 = trunc i24 %img_read_20" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'trunc' 'pix_val_V_120' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%pix_val_V_121 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_20, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'partselect' 'pix_val_V_121' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc244.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 105 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 4.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%in_pix_UV_V_6 = phi i8 %pix_val_V_121, void %if.then213.6, i8 %in_pix_UV_V_5, void %for.inc244.5"   --->   Operation 106 'phi' 'in_pix_UV_V_6' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%in_pix_Y_V_6 = phi i8 %pix_val_V_120, void %if.then213.6, i8 %in_pix_Y_V_5, void %for.inc244.5"   --->   Operation 107 'phi' 'in_pix_Y_V_6' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_7, void %for.inc244.7, void %if.then213.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 108 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_9 : Operation 109 [1/1] (1.83ns)   --->   "%img_read_21 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'read' 'img_read_21' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%pix_val_V_124 = trunc i24 %img_read_21" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'trunc' 'pix_val_V_124' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%pix_val_V_125 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %img_read_21, i32 8, i32 15" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'partselect' 'pix_val_V_125' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc244.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 112 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.42>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%in_pix_UV_V_7 = phi i8 %pix_val_V_125, void %if.then213.7, i8 %in_pix_UV_V_6, void %for.inc244.6"   --->   Operation 113 'phi' 'in_pix_UV_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%in_pix_Y_V_7 = phi i8 %pix_val_V_124, void %if.then213.7, i8 %in_pix_Y_V_6, void %for.inc244.6"   --->   Operation 114 'phi' 'in_pix_Y_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%out_pix_Y_V = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %in_pix_Y_V_7, i8 %in_pix_Y_V_6, i8 %in_pix_Y_V_5, i8 %in_pix_Y_V_4, i8 %in_pix_Y_V_3, i8 %in_pix_Y_V_2, i8 %in_pix_Y_V_1, i8 %in_pix_Y_V"   --->   Operation 115 'bitconcatenate' 'out_pix_Y_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%out_pix_UV_V = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %in_pix_UV_V_7, i8 %in_pix_UV_V_6, i8 %in_pix_UV_V_5, i8 %in_pix_UV_V_4, i8 %in_pix_UV_V_3, i8 %in_pix_UV_V_2, i8 %in_pix_UV_V_1, i8 %in_pix_UV_V"   --->   Operation 116 'bitconcatenate' 'out_pix_UV_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (1.74ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane01, i64 %out_pix_Y_V" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'write' 'write_ln174' <Predicate = true> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_9 : Operation 118 [1/1] (1.74ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %bytePlanes_plane12, i64 %out_pix_UV_V" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'write' 'write_ln174' <Predicate = (brmerge153_read)> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln606 = br void %for.inc280" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:606]   --->   Operation 119 'br' 'br_ln606' <Predicate = (brmerge153_read)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln586 = store i8 %in_pix_UV_V_7, i8 %pix_val_V_11" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 120 'store' 'store_ln586' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln586 = store i8 %in_pix_Y_V_7, i8 %pix_val_V_10" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 121 'store' 'store_ln586' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln586 = br void %for.body208" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_1_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 122 'br' 'br_ln586' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pix_val_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pix_val_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln571_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes_plane12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bytePlanes_plane01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ brmerge153]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln576]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub209_cast107]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp212]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pix_val_V_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pix_val_V_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_2                   (alloca           ) [ 0100000000]
pix_val_V_10          (alloca           ) [ 0111111111]
pix_val_V_11          (alloca           ) [ 0111111111]
cmp212_read           (read             ) [ 0000000000]
sub209_cast107_read   (read             ) [ 0000000000]
cmp212_1_read         (read             ) [ 0010000000]
cmp212_2_read         (read             ) [ 0011000000]
cmp212_3_read         (read             ) [ 0011100000]
cmp212_4_read         (read             ) [ 0011100000]
cmp212_5_read         (read             ) [ 0011100000]
cmp212_6_read         (read             ) [ 0011100000]
icmp_ln576_read       (read             ) [ 0011100000]
brmerge153_read       (read             ) [ 0111111111]
trunc_ln571_1_read    (read             ) [ 0000000000]
pix_val_V_4_read      (read             ) [ 0000000000]
pix_val_V_5_read      (read             ) [ 0000000000]
sub209_cast107_cast   (sext             ) [ 0000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
x                     (load             ) [ 0000000000]
icmp_ln586            (icmp             ) [ 0111111111]
x_5                   (add              ) [ 0000000000]
br_ln586              (br               ) [ 0000000000]
zext_ln586            (zext             ) [ 0000000000]
cmp210                (icmp             ) [ 0011100000]
or_ln590              (or               ) [ 0111111111]
br_ln605              (br               ) [ 0000000000]
store_ln586           (store            ) [ 0000000000]
pix_val_V             (load             ) [ 0011000000]
pix_val_V_97          (load             ) [ 0011000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specpipeline_ln587    (specpipeline     ) [ 0000000000]
specloopname_ln273    (specloopname     ) [ 0000000000]
br_ln590              (br               ) [ 0011000000]
img_read              (read             ) [ 0000000000]
pix_val_V_99          (trunc            ) [ 0011000000]
pix_val_V_34          (partselect       ) [ 0011000000]
br_ln591              (br               ) [ 0011000000]
or_ln590_1            (or               ) [ 0101111111]
in_pix_UV_V           (phi              ) [ 0101111111]
in_pix_Y_V            (phi              ) [ 0101111111]
br_ln590              (br               ) [ 0001100000]
img_read_15           (read             ) [ 0000000000]
pix_val_V_102         (trunc            ) [ 0001100000]
pix_val_V_58          (partselect       ) [ 0001100000]
br_ln591              (br               ) [ 0001100000]
or_ln590_2            (or               ) [ 0100111111]
in_pix_UV_V_1         (phi              ) [ 0100111111]
in_pix_Y_V_1          (phi              ) [ 0100111111]
br_ln590              (br               ) [ 0000110000]
img_read_16           (read             ) [ 0000000000]
pix_val_V_105         (trunc            ) [ 0000110000]
pix_val_V_80          (partselect       ) [ 0000110000]
br_ln591              (br               ) [ 0000110000]
or_ln590_3            (or               ) [ 0100011111]
or_ln590_4            (or               ) [ 0100011111]
or_ln590_5            (or               ) [ 0100011111]
or_ln590_6            (or               ) [ 0100011111]
or_ln590_7            (or               ) [ 0100011111]
in_pix_UV_V_2         (phi              ) [ 0100011111]
in_pix_Y_V_2          (phi              ) [ 0100011111]
br_ln590              (br               ) [ 0000011000]
img_read_17           (read             ) [ 0000000000]
pix_val_V_108         (trunc            ) [ 0000011000]
pix_val_V_109         (partselect       ) [ 0000011000]
br_ln591              (br               ) [ 0000011000]
in_pix_UV_V_3         (phi              ) [ 0100001111]
in_pix_Y_V_3          (phi              ) [ 0100001111]
br_ln590              (br               ) [ 0000001100]
img_read_18           (read             ) [ 0000000000]
pix_val_V_112         (trunc            ) [ 0000001100]
pix_val_V_113         (partselect       ) [ 0000001100]
br_ln591              (br               ) [ 0000001100]
in_pix_UV_V_4         (phi              ) [ 0100000111]
in_pix_Y_V_4          (phi              ) [ 0100000111]
br_ln590              (br               ) [ 0000000110]
img_read_19           (read             ) [ 0000000000]
pix_val_V_116         (trunc            ) [ 0000000110]
pix_val_V_117         (partselect       ) [ 0000000110]
br_ln591              (br               ) [ 0000000110]
in_pix_UV_V_5         (phi              ) [ 0100000011]
in_pix_Y_V_5          (phi              ) [ 0100000011]
br_ln590              (br               ) [ 0100000011]
img_read_20           (read             ) [ 0000000000]
pix_val_V_120         (trunc            ) [ 0100000011]
pix_val_V_121         (partselect       ) [ 0100000011]
br_ln591              (br               ) [ 0100000011]
in_pix_UV_V_6         (phi              ) [ 0100000001]
in_pix_Y_V_6          (phi              ) [ 0100000001]
br_ln590              (br               ) [ 0000000000]
img_read_21           (read             ) [ 0000000000]
pix_val_V_124         (trunc            ) [ 0000000000]
pix_val_V_125         (partselect       ) [ 0000000000]
br_ln591              (br               ) [ 0000000000]
in_pix_UV_V_7         (phi              ) [ 0000000000]
in_pix_Y_V_7          (phi              ) [ 0000000000]
out_pix_Y_V           (bitconcatenate   ) [ 0000000000]
out_pix_UV_V          (bitconcatenate   ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln606              (br               ) [ 0000000000]
store_ln586           (store            ) [ 0000000000]
store_ln586           (store            ) [ 0000000000]
br_ln586              (br               ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pix_val_V_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pix_val_V_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln571_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln571_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bytePlanes_plane12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bytePlanes_plane01">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane01"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="brmerge153">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brmerge153"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="icmp_ln576">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln576"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cmp212_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp212_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cmp212_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cmp212_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cmp212_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cmp212_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sub209_cast107">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub209_cast107"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cmp212">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp212"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="img">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pix_val_V_11_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_11_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pix_val_V_10_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_val_V_10_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="x_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="pix_val_V_10_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_val_V_10/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="pix_val_V_11_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pix_val_V_11/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cmp212_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sub209_cast107_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="0" index="1" bw="13" slack="0"/>
<pin id="111" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub209_cast107_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cmp212_1_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_1_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="cmp212_2_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_2_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cmp212_3_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_3_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="cmp212_4_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_4_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="cmp212_5_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_5_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cmp212_6_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp212_6_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln576_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln576_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="brmerge153_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="brmerge153_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln571_1_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="0" index="1" bw="13" slack="0"/>
<pin id="165" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln571_1_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="pix_val_V_4_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix_val_V_4_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="pix_val_V_5_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix_val_V_5_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_read/2 img_read_15/3 img_read_16/4 img_read_17/5 img_read_18/6 img_read_19/7 img_read_20/8 img_read_21/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln174_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="64" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln174_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="64" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="200" class="1005" name="in_pix_UV_V_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_V (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="in_pix_UV_V_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="8" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_V/3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="in_pix_Y_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_V (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="in_pix_Y_V_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="8" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_V/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="in_pix_UV_V_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_V_1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="in_pix_UV_V_1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="8" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_V_1/4 "/>
</bind>
</comp>

<comp id="231" class="1005" name="in_pix_Y_V_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="1"/>
<pin id="233" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_V_1 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="in_pix_Y_V_1_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="8" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_V_1/4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="in_pix_UV_V_2_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_V_2 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="in_pix_UV_V_2_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="8" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_V_2/5 "/>
</bind>
</comp>

<comp id="253" class="1005" name="in_pix_Y_V_2_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="1"/>
<pin id="255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_V_2 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="in_pix_Y_V_2_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="8" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_V_2/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="in_pix_UV_V_3_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_V_3 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="in_pix_UV_V_3_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="8" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_V_3/6 "/>
</bind>
</comp>

<comp id="275" class="1005" name="in_pix_Y_V_3_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_V_3 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="in_pix_Y_V_3_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="8" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_V_3/6 "/>
</bind>
</comp>

<comp id="286" class="1005" name="in_pix_UV_V_4_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_V_4 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="in_pix_UV_V_4_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="8" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_V_4/7 "/>
</bind>
</comp>

<comp id="297" class="1005" name="in_pix_Y_V_4_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_V_4 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="in_pix_Y_V_4_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="8" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_V_4/7 "/>
</bind>
</comp>

<comp id="308" class="1005" name="in_pix_UV_V_5_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_UV_V_5 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="in_pix_UV_V_5_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="8" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_V_5/8 "/>
</bind>
</comp>

<comp id="319" class="1005" name="in_pix_Y_V_5_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_pix_Y_V_5 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="in_pix_Y_V_5_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="8" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_V_5/8 "/>
</bind>
</comp>

<comp id="330" class="1005" name="in_pix_UV_V_6_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="332" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_pix_UV_V_6 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="in_pix_UV_V_6_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="8" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_V_6/9 "/>
</bind>
</comp>

<comp id="340" class="1005" name="in_pix_Y_V_6_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="342" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_pix_Y_V_6 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="in_pix_Y_V_6_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="8" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_V_6/9 "/>
</bind>
</comp>

<comp id="350" class="1005" name="in_pix_UV_V_7_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="352" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_pix_UV_V_7 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="in_pix_UV_V_7_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="8" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_UV_V_7/9 "/>
</bind>
</comp>

<comp id="360" class="1005" name="in_pix_Y_V_7_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="362" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_pix_Y_V_7 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="in_pix_Y_V_7_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_pix_Y_V_7/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="24" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="0" index="3" bw="5" slack="0"/>
<pin id="375" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_val_V_34/2 pix_val_V_58/3 pix_val_V_80/4 pix_val_V_109/5 pix_val_V_113/6 pix_val_V_117/7 pix_val_V_121/8 pix_val_V_125/9 "/>
</bind>
</comp>

<comp id="381" class="1005" name="reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_34 pix_val_V_80 pix_val_V_113 pix_val_V_121 "/>
</bind>
</comp>

<comp id="389" class="1005" name="reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_58 pix_val_V_109 pix_val_V_117 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub209_cast107_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="0"/>
<pin id="398" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub209_cast107_cast/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln0_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln0_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln0_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="13" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="x_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="13" slack="0"/>
<pin id="417" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln586_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="0" index="1" bw="13" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln586/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="x_5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln586_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="0"/>
<pin id="432" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="cmp210_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="13" slack="0"/>
<pin id="436" dir="0" index="1" bw="13" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp210/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln590_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln586_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="0"/>
<pin id="448" dir="0" index="1" bw="13" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="pix_val_V_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_val_V/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="pix_val_V_97_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="1"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pix_val_V_97/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="pix_val_V_99_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="24" slack="0"/>
<pin id="459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_99/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="or_ln590_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="1" slack="1"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="pix_val_V_102_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="24" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_102/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln590_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="2"/>
<pin id="471" dir="0" index="1" bw="1" slack="2"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_2/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="pix_val_V_105_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="24" slack="0"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_105/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_ln590_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="3"/>
<pin id="479" dir="0" index="1" bw="1" slack="3"/>
<pin id="480" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_3/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_ln590_4_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="3"/>
<pin id="483" dir="0" index="1" bw="1" slack="3"/>
<pin id="484" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_4/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="or_ln590_5_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="3"/>
<pin id="487" dir="0" index="1" bw="1" slack="3"/>
<pin id="488" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_5/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_ln590_6_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="3"/>
<pin id="491" dir="0" index="1" bw="1" slack="3"/>
<pin id="492" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_6/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_ln590_7_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="3"/>
<pin id="495" dir="0" index="1" bw="1" slack="3"/>
<pin id="496" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_7/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="pix_val_V_108_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="24" slack="0"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_108/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="pix_val_V_112_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="24" slack="0"/>
<pin id="503" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_112/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="pix_val_V_116_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="24" slack="0"/>
<pin id="507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_116/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="pix_val_V_120_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="24" slack="0"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_120/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="pix_val_V_124_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="24" slack="0"/>
<pin id="515" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_val_V_124/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="out_pix_Y_V_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="0" index="2" bw="8" slack="0"/>
<pin id="522" dir="0" index="3" bw="8" slack="1"/>
<pin id="523" dir="0" index="4" bw="8" slack="2"/>
<pin id="524" dir="0" index="5" bw="8" slack="3"/>
<pin id="525" dir="0" index="6" bw="8" slack="4"/>
<pin id="526" dir="0" index="7" bw="8" slack="5"/>
<pin id="527" dir="0" index="8" bw="8" slack="6"/>
<pin id="528" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pix_Y_V/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="out_pix_UV_V_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="0" index="2" bw="8" slack="0"/>
<pin id="543" dir="0" index="3" bw="8" slack="1"/>
<pin id="544" dir="0" index="4" bw="8" slack="2"/>
<pin id="545" dir="0" index="5" bw="8" slack="3"/>
<pin id="546" dir="0" index="6" bw="8" slack="4"/>
<pin id="547" dir="0" index="7" bw="8" slack="5"/>
<pin id="548" dir="0" index="8" bw="8" slack="6"/>
<pin id="549" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pix_UV_V/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln586_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="8" slack="8"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln586_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="8"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln586/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln0_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln0_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="582" class="1005" name="x_2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="13" slack="0"/>
<pin id="584" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="pix_val_V_10_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pix_val_V_10 "/>
</bind>
</comp>

<comp id="596" class="1005" name="pix_val_V_11_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pix_val_V_11 "/>
</bind>
</comp>

<comp id="603" class="1005" name="cmp212_1_read_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp212_1_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="cmp212_2_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="2"/>
<pin id="610" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp212_2_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="cmp212_3_read_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="3"/>
<pin id="615" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp212_3_read "/>
</bind>
</comp>

<comp id="618" class="1005" name="cmp212_4_read_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="3"/>
<pin id="620" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp212_4_read "/>
</bind>
</comp>

<comp id="623" class="1005" name="cmp212_5_read_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="3"/>
<pin id="625" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp212_5_read "/>
</bind>
</comp>

<comp id="628" class="1005" name="cmp212_6_read_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="3"/>
<pin id="630" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp212_6_read "/>
</bind>
</comp>

<comp id="633" class="1005" name="icmp_ln576_read_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="3"/>
<pin id="635" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln576_read "/>
</bind>
</comp>

<comp id="638" class="1005" name="brmerge153_read_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="8"/>
<pin id="640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge153_read "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln586_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln586 "/>
</bind>
</comp>

<comp id="646" class="1005" name="cmp210_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp210 "/>
</bind>
</comp>

<comp id="657" class="1005" name="or_ln590_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590 "/>
</bind>
</comp>

<comp id="661" class="1005" name="pix_val_V_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V "/>
</bind>
</comp>

<comp id="666" class="1005" name="pix_val_V_97_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="1"/>
<pin id="668" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_97 "/>
</bind>
</comp>

<comp id="671" class="1005" name="pix_val_V_99_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="1"/>
<pin id="673" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_99 "/>
</bind>
</comp>

<comp id="676" class="1005" name="or_ln590_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="pix_val_V_102_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_102 "/>
</bind>
</comp>

<comp id="685" class="1005" name="or_ln590_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="pix_val_V_105_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="1"/>
<pin id="691" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_105 "/>
</bind>
</comp>

<comp id="694" class="1005" name="or_ln590_3_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_3 "/>
</bind>
</comp>

<comp id="698" class="1005" name="or_ln590_4_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="2"/>
<pin id="700" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_4 "/>
</bind>
</comp>

<comp id="702" class="1005" name="or_ln590_5_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="3"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_5 "/>
</bind>
</comp>

<comp id="706" class="1005" name="or_ln590_6_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="4"/>
<pin id="708" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_6 "/>
</bind>
</comp>

<comp id="710" class="1005" name="or_ln590_7_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="5"/>
<pin id="712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln590_7 "/>
</bind>
</comp>

<comp id="714" class="1005" name="pix_val_V_108_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_108 "/>
</bind>
</comp>

<comp id="719" class="1005" name="pix_val_V_112_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_112 "/>
</bind>
</comp>

<comp id="724" class="1005" name="pix_val_V_116_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_116 "/>
</bind>
</comp>

<comp id="729" class="1005" name="pix_val_V_120_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_120 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="80" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="88" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="88" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="209"><net_src comp="203" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="219"><net_src comp="213" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="229"><net_src comp="200" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="240"><net_src comp="210" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="251"><net_src comp="220" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="262"><net_src comp="231" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="273"><net_src comp="242" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="284"><net_src comp="253" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="295"><net_src comp="264" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="306"><net_src comp="275" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="317"><net_src comp="286" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="328"><net_src comp="297" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="339"><net_src comp="308" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="349"><net_src comp="319" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="359"><net_src comp="333" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="369"><net_src comp="343" pin="4"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="180" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="74" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="84" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="380"><net_src comp="370" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="384"><net_src comp="370" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="392"><net_src comp="370" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="399"><net_src comp="108" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="174" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="168" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="422"><net_src comp="415" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="162" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="415" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="64" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="415" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="396" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="102" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="424" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="460"><net_src comp="180" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="180" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="476"><net_src comp="180" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="500"><net_src comp="180" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="180" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="180" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="180" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="180" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="529"><net_src comp="86" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="530"><net_src comp="363" pin="4"/><net_sink comp="518" pin=1"/></net>

<net id="531"><net_src comp="343" pin="4"/><net_sink comp="518" pin=2"/></net>

<net id="532"><net_src comp="319" pin="1"/><net_sink comp="518" pin=3"/></net>

<net id="533"><net_src comp="297" pin="1"/><net_sink comp="518" pin=4"/></net>

<net id="534"><net_src comp="275" pin="1"/><net_sink comp="518" pin=5"/></net>

<net id="535"><net_src comp="253" pin="1"/><net_sink comp="518" pin=6"/></net>

<net id="536"><net_src comp="231" pin="1"/><net_sink comp="518" pin=7"/></net>

<net id="537"><net_src comp="210" pin="1"/><net_sink comp="518" pin=8"/></net>

<net id="538"><net_src comp="518" pin="9"/><net_sink comp="186" pin=2"/></net>

<net id="550"><net_src comp="86" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="551"><net_src comp="353" pin="4"/><net_sink comp="539" pin=1"/></net>

<net id="552"><net_src comp="333" pin="4"/><net_sink comp="539" pin=2"/></net>

<net id="553"><net_src comp="308" pin="1"/><net_sink comp="539" pin=3"/></net>

<net id="554"><net_src comp="286" pin="1"/><net_sink comp="539" pin=4"/></net>

<net id="555"><net_src comp="264" pin="1"/><net_sink comp="539" pin=5"/></net>

<net id="556"><net_src comp="242" pin="1"/><net_sink comp="539" pin=6"/></net>

<net id="557"><net_src comp="220" pin="1"/><net_sink comp="539" pin=7"/></net>

<net id="558"><net_src comp="200" pin="1"/><net_sink comp="539" pin=8"/></net>

<net id="559"><net_src comp="539" pin="9"/><net_sink comp="193" pin=2"/></net>

<net id="564"><net_src comp="353" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="363" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="454" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="32" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="451" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="34" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="90" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="592"><net_src comp="94" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="599"><net_src comp="98" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="606"><net_src comp="114" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="611"><net_src comp="120" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="616"><net_src comp="126" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="621"><net_src comp="132" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="626"><net_src comp="138" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="631"><net_src comp="144" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="636"><net_src comp="150" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="641"><net_src comp="156" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="418" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="434" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="656"><net_src comp="646" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="660"><net_src comp="440" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="451" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="669"><net_src comp="454" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="674"><net_src comp="457" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="679"><net_src comp="461" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="465" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="688"><net_src comp="469" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="473" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="697"><net_src comp="477" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="481" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="485" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="489" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="493" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="497" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="722"><net_src comp="501" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="727"><net_src comp="505" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="732"><net_src comp="509" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="343" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytePlanes_plane12 | {9 }
	Port: bytePlanes_plane01 | {9 }
	Port: pix_val_V_11_out | {2 }
	Port: pix_val_V_10_out | {2 }
 - Input state : 
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : pix_val_V_5 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : pix_val_V_4 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : trunc_ln571_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : brmerge153 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : icmp_ln576 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_6 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_5 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_4 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_3 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_2 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : sub209_cast107 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : cmp212 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 : img | {2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		x : 1
		icmp_ln586 : 2
		x_5 : 2
		br_ln586 : 3
		zext_ln586 : 2
		cmp210 : 3
		or_ln590 : 4
		store_ln586 : 3
	State 2
		store_ln0 : 1
		store_ln0 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		in_pix_UV_V_7 : 1
		in_pix_Y_V_7 : 1
		out_pix_Y_V : 2
		out_pix_UV_V : 2
		write_ln174 : 3
		write_ln174 : 3
		store_ln586 : 2
		store_ln586 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln586_fu_418        |    0    |    12   |
|          |          cmp210_fu_434          |    0    |    12   |
|----------|---------------------------------|---------|---------|
|    add   |            x_5_fu_424           |    0    |    20   |
|----------|---------------------------------|---------|---------|
|          |         or_ln590_fu_440         |    0    |    2    |
|          |        or_ln590_1_fu_461        |    0    |    2    |
|          |        or_ln590_2_fu_469        |    0    |    2    |
|    or    |        or_ln590_3_fu_477        |    0    |    2    |
|          |        or_ln590_4_fu_481        |    0    |    2    |
|          |        or_ln590_5_fu_485        |    0    |    2    |
|          |        or_ln590_6_fu_489        |    0    |    2    |
|          |        or_ln590_7_fu_493        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |     cmp212_read_read_fu_102     |    0    |    0    |
|          | sub209_cast107_read_read_fu_108 |    0    |    0    |
|          |    cmp212_1_read_read_fu_114    |    0    |    0    |
|          |    cmp212_2_read_read_fu_120    |    0    |    0    |
|          |    cmp212_3_read_read_fu_126    |    0    |    0    |
|          |    cmp212_4_read_read_fu_132    |    0    |    0    |
|   read   |    cmp212_5_read_read_fu_138    |    0    |    0    |
|          |    cmp212_6_read_read_fu_144    |    0    |    0    |
|          |   icmp_ln576_read_read_fu_150   |    0    |    0    |
|          |   brmerge153_read_read_fu_156   |    0    |    0    |
|          |  trunc_ln571_1_read_read_fu_162 |    0    |    0    |
|          |   pix_val_V_4_read_read_fu_168  |    0    |    0    |
|          |   pix_val_V_5_read_read_fu_174  |    0    |    0    |
|          |         grp_read_fu_180         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln174_write_fu_186    |    0    |    0    |
|          |     write_ln174_write_fu_193    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|            grp_fu_370           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |    sub209_cast107_cast_fu_396   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln586_fu_430        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       pix_val_V_99_fu_457       |    0    |    0    |
|          |       pix_val_V_102_fu_465      |    0    |    0    |
|          |       pix_val_V_105_fu_473      |    0    |    0    |
|   trunc  |       pix_val_V_108_fu_497      |    0    |    0    |
|          |       pix_val_V_112_fu_501      |    0    |    0    |
|          |       pix_val_V_116_fu_505      |    0    |    0    |
|          |       pix_val_V_120_fu_509      |    0    |    0    |
|          |       pix_val_V_124_fu_513      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|        out_pix_Y_V_fu_518       |    0    |    0    |
|          |       out_pix_UV_V_fu_539       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    60   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|brmerge153_read_reg_638|    1   |
|     cmp210_reg_646    |    1   |
| cmp212_1_read_reg_603 |    1   |
| cmp212_2_read_reg_608 |    1   |
| cmp212_3_read_reg_613 |    1   |
| cmp212_4_read_reg_618 |    1   |
| cmp212_5_read_reg_623 |    1   |
| cmp212_6_read_reg_628 |    1   |
|icmp_ln576_read_reg_633|    1   |
|   icmp_ln586_reg_642  |    1   |
| in_pix_UV_V_1_reg_220 |    8   |
| in_pix_UV_V_2_reg_242 |    8   |
| in_pix_UV_V_3_reg_264 |    8   |
| in_pix_UV_V_4_reg_286 |    8   |
| in_pix_UV_V_5_reg_308 |    8   |
| in_pix_UV_V_6_reg_330 |    8   |
| in_pix_UV_V_7_reg_350 |    8   |
|  in_pix_UV_V_reg_200  |    8   |
|  in_pix_Y_V_1_reg_231 |    8   |
|  in_pix_Y_V_2_reg_253 |    8   |
|  in_pix_Y_V_3_reg_275 |    8   |
|  in_pix_Y_V_4_reg_297 |    8   |
|  in_pix_Y_V_5_reg_319 |    8   |
|  in_pix_Y_V_6_reg_340 |    8   |
|  in_pix_Y_V_7_reg_360 |    8   |
|   in_pix_Y_V_reg_210  |    8   |
|   or_ln590_1_reg_676  |    1   |
|   or_ln590_2_reg_685  |    1   |
|   or_ln590_3_reg_694  |    1   |
|   or_ln590_4_reg_698  |    1   |
|   or_ln590_5_reg_702  |    1   |
|   or_ln590_6_reg_706  |    1   |
|   or_ln590_7_reg_710  |    1   |
|    or_ln590_reg_657   |    1   |
| pix_val_V_102_reg_680 |    8   |
| pix_val_V_105_reg_689 |    8   |
| pix_val_V_108_reg_714 |    8   |
|  pix_val_V_10_reg_589 |    8   |
| pix_val_V_112_reg_719 |    8   |
| pix_val_V_116_reg_724 |    8   |
|  pix_val_V_11_reg_596 |    8   |
| pix_val_V_120_reg_729 |    8   |
|  pix_val_V_97_reg_666 |    8   |
|  pix_val_V_99_reg_671 |    8   |
|   pix_val_V_reg_661   |    8   |
|        reg_381        |    8   |
|        reg_389        |    8   |
|      x_2_reg_582      |   13   |
+-----------------------+--------+
|         Total         |   263  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   60   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   263  |    -   |
+-----------+--------+--------+
|   Total   |   263  |   60   |
+-----------+--------+--------+
