static struct V_1 F_1 ( struct V_2 * V_3 )\r\n{\r\nT_1 V_4 = F_2 ( V_3 , true ) ;\r\nif ( F_3 ( V_3 ) ) {\r\nif ( V_4 <= 0 )\r\nV_4 = V_5 ;\r\n} else\r\nV_4 = 0 ;\r\nreturn F_4 ( V_4 ) ;\r\n}\r\nstatic void F_5 ( struct V_6 * V_7 , unsigned int V_8 ,\r\nstruct V_9 * const V_10 )\r\n{\r\nT_2 V_11 , V_12 ;\r\nstruct V_13 * V_14 = & V_7 -> signal -> V_14 [ V_8 ] ;\r\nF_6 ( & V_7 -> V_15 -> V_16 ) ;\r\nV_11 = V_14 -> V_17 ;\r\nV_12 = V_14 -> V_18 ;\r\nif ( V_11 ) {\r\nstruct V_19 V_20 ;\r\nT_2 V_21 ;\r\nF_7 ( V_7 , & V_20 ) ;\r\nif ( V_8 == V_22 )\r\nV_21 = V_20 . V_23 + V_20 . V_24 ;\r\nelse\r\nV_21 = V_20 . V_23 ;\r\nif ( V_11 < V_21 )\r\nV_11 = V_25 ;\r\nelse\r\nV_11 -= V_21 ;\r\n}\r\nF_8 ( & V_7 -> V_15 -> V_16 ) ;\r\nV_10 -> V_26 = F_9 ( V_11 ) ;\r\nV_10 -> V_27 = F_9 ( V_12 ) ;\r\n}\r\nint F_10 ( int V_28 , struct V_9 * V_10 )\r\n{\r\nstruct V_6 * V_7 = V_29 ;\r\nswitch ( V_28 ) {\r\ncase V_30 :\r\nF_6 ( & V_7 -> V_15 -> V_16 ) ;\r\nV_10 -> V_26 = F_1 ( & V_7 -> signal -> V_31 ) ;\r\nV_10 -> V_27 =\r\nF_4 ( V_7 -> signal -> V_32 ) ;\r\nF_8 ( & V_7 -> V_15 -> V_16 ) ;\r\nbreak;\r\ncase V_33 :\r\nF_5 ( V_7 , V_34 , V_10 ) ;\r\nbreak;\r\ncase V_35 :\r\nF_5 ( V_7 , V_22 , V_10 ) ;\r\nbreak;\r\ndefault:\r\nreturn ( - V_36 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nenum V_37 F_11 ( struct V_2 * V_3 )\r\n{\r\nstruct V_38 * V_39 =\r\nF_12 ( V_3 , struct V_38 , V_31 ) ;\r\nF_13 ( V_30 , V_39 -> V_40 , 0 ) ;\r\nF_14 ( V_41 , V_42 , V_39 -> V_40 ) ;\r\nreturn V_43 ;\r\n}\r\nstatic void F_15 ( struct V_6 * V_7 , unsigned int V_8 ,\r\nconst struct V_9 * const V_10 ,\r\nstruct V_9 * const V_44 )\r\n{\r\nT_2 V_45 , V_46 , V_47 , V_48 ;\r\nstruct V_13 * V_14 = & V_7 -> signal -> V_14 [ V_8 ] ;\r\nV_46 = F_16 ( & V_10 -> V_26 ) ;\r\nV_48 = F_16 ( & V_10 -> V_27 ) ;\r\nF_6 ( & V_7 -> V_15 -> V_16 ) ;\r\nV_45 = V_14 -> V_17 ;\r\nV_47 = V_14 -> V_18 ;\r\nif ( V_45 || V_46 ) {\r\nif ( V_46 > 0 )\r\nV_46 += V_25 ;\r\nF_17 ( V_7 , V_8 , & V_46 , & V_45 ) ;\r\n}\r\nV_14 -> V_17 = V_46 ;\r\nV_14 -> V_18 = V_48 ;\r\nF_18 ( V_8 == V_34 ?\r\nV_33 : V_35 , V_10 , V_46 ) ;\r\nF_8 ( & V_7 -> V_15 -> V_16 ) ;\r\nif ( V_44 ) {\r\nV_44 -> V_26 = F_9 ( V_45 ) ;\r\nV_44 -> V_27 = F_9 ( V_47 ) ;\r\n}\r\n}\r\nint F_19 ( int V_28 , struct V_9 * V_10 , struct V_9 * V_44 )\r\n{\r\nstruct V_6 * V_7 = V_29 ;\r\nstruct V_2 * V_3 ;\r\nT_1 V_17 ;\r\nif ( ! F_20 ( & V_10 -> V_26 ) ||\r\n! F_20 ( & V_10 -> V_27 ) )\r\nreturn - V_36 ;\r\nswitch ( V_28 ) {\r\ncase V_30 :\r\nV_49:\r\nF_6 ( & V_7 -> V_15 -> V_16 ) ;\r\nV_3 = & V_7 -> signal -> V_31 ;\r\nif ( V_44 ) {\r\nV_44 -> V_26 = F_1 ( V_3 ) ;\r\nV_44 -> V_27\r\n= F_4 ( V_7 -> signal -> V_32 ) ;\r\n}\r\nif ( F_21 ( V_3 ) < 0 ) {\r\nF_8 ( & V_7 -> V_15 -> V_16 ) ;\r\ngoto V_49;\r\n}\r\nV_17 = F_22 ( V_10 -> V_26 ) ;\r\nif ( V_17 != 0 ) {\r\nV_7 -> signal -> V_32 =\r\nF_22 ( V_10 -> V_27 ) ;\r\nF_23 ( V_3 , V_17 , V_50 ) ;\r\n} else\r\nV_7 -> signal -> V_32 = 0 ;\r\nF_18 ( V_30 , V_10 , 0 ) ;\r\nF_8 ( & V_7 -> V_15 -> V_16 ) ;\r\nbreak;\r\ncase V_33 :\r\nF_15 ( V_7 , V_34 , V_10 , V_44 ) ;\r\nbreak;\r\ncase V_35 :\r\nF_15 ( V_7 , V_22 , V_10 , V_44 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_36 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_24 ( unsigned int V_51 )\r\n{\r\nstruct V_9 V_52 , V_53 ;\r\n#if V_54 < 64\r\nif ( V_51 > V_55 )\r\nV_51 = V_55 ;\r\n#endif\r\nV_52 . V_26 . V_56 = V_51 ;\r\nV_52 . V_26 . V_57 = 0 ;\r\nV_52 . V_27 . V_56 = V_52 . V_27 . V_57 = 0 ;\r\nF_19 ( V_30 , & V_52 , & V_53 ) ;\r\nif ( ( ! V_53 . V_26 . V_56 && V_53 . V_26 . V_57 ) ||\r\nV_53 . V_26 . V_57 >= 500000 )\r\nV_53 . V_26 . V_56 ++ ;\r\nreturn V_53 . V_26 . V_56 ;\r\n}
