$date
	Mon Oct 06 11:27:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_d_flipflop $end
$var wire 4 ! Qn_plus1 [3:0] $end
$var wire 4 " Qn [3:0] $end
$var reg 4 # D [3:0] $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 4 % D [3:0] $end
$var wire 1 $ clk $end
$var reg 4 & Qn [3:0] $end
$var reg 4 ' Qn_plus1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
b0 %
0$
b0 #
bx "
bx !
$end
#5000
b0 !
b0 '
1$
#10000
0$
b1 #
b1 %
#15000
b1 !
b1 '
b0 "
b0 &
1$
#20000
0$
b10 #
b10 %
#25000
b10 !
b10 '
b1 "
b1 &
1$
#30000
0$
b100 #
b100 %
#35000
b100 !
b100 '
b10 "
b10 &
1$
#40000
0$
b1111 #
b1111 %
#45000
b1111 !
b1111 '
b100 "
b100 &
1$
#50000
0$
