module alu #(parameter int DATA_WIDTH = 32)(
    input  logic [4:0]            alu_control,
    input  logic [DATA_WIDTH-1:0] rs1_data,
    input  logic [DATA_WIDTH-1:0] rs2_data,
    output logic [DATA_WIDTH-1:0] alu_out,
    output logic                  zero
);
    logic lt_s, lt_u;
    assign lt_s = ($signed(rs1_data) < $signed(rs2_data));
    assign lt_u = (rs1_data < rs2_data);

    always_comb begin
        alu_out = {DATA_WIDTH{1'b0}};
        zero    = 1'b0;
        case (alu_control)
            5'b00000: alu_out = rs1_data + rs2_data;
            5'b00001: alu_out = rs1_data - rs2_data;
            5'b00010: alu_out = rs1_data ^ rs2_data;
            5'b00011: alu_out = rs1_data | rs2_data;
            5'b00100: alu_out = rs1_data & rs2_data;
            5'b00101: alu_out = rs1_data << rs2_data[4:0];
            5'b00110: alu_out = rs1_data >> rs2_data[4:0];
            5'b00111: alu_out = $signed(rs1_data) >>> rs2_data[4:0];
            5'b01000: alu_out = {{(DATA_WIDTH-1){1'b0}}, lt_s};
            5'b01001: alu_out = {{(DATA_WIDTH-1){1'b0}}, lt_u};
            5'b01010: zero = (rs1_data == rs2_data);
            5'b01011: zero = (rs1_data != rs2_data);
            5'b01100: zero = lt_s;
            5'b01101: zero = !lt_s;
            5'b01110: zero = lt_u;
            5'b01111: zero = !lt_u;
            default: ;
        endcase
    end
endmodule
