// Seed: 1812985167
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    output wand id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri id_7,
    output tri1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri id_12,
    output tri id_13,
    input supply1 id_14,
    output wor id_15
);
  assign id_8 = id_10 - -1;
  wire id_17;
  logic [-1 : 1] id_18 = 1;
  assign id_8 = -1;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    input uwire id_2,
    input wire id_3,
    output supply0 id_4,
    input wand id_5,
    input wire id_6,
    input wand id_7,
    input wor id_8,
    input supply1 id_9,
    inout tri1 id_10,
    input wand id_11,
    input tri1 id_12,
    output wand id_13,
    input wand id_14,
    output tri0 id_15,
    output wand id_16,
    input tri1 id_17
);
  assign id_15 = -1'b0;
  module_0 modCall_1 (
      id_7,
      id_16,
      id_17,
      id_2,
      id_13,
      id_13,
      id_6,
      id_10,
      id_1,
      id_17,
      id_5,
      id_5,
      id_15,
      id_1,
      id_10,
      id_1
  );
endmodule
