Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Jan 16 03:05:26 2022
| Host         : DESKTOP-EJ28NGN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xillydemo_control_sets_placed.rpt
| Design       : xillydemo
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   227 |
|    Minimum number of control sets                        |   227 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   709 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   227 |
| >= 0 to < 4        |    46 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |     3 |
| >= 16              |    87 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             519 |          186 |
| No           | No                    | Yes                    |              26 |            9 |
| No           | Yes                   | No                     |             444 |          208 |
| Yes          | No                    | No                     |            1900 |          604 |
| Yes          | No                    | Yes                    |              45 |           12 |
| Yes          | Yes                   | No                     |             925 |          290 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                   Clock Signal                                   |                                                                                       Enable Signal                                                                                       |                                                                                                        Set/Reset Signal                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0083_inv_0                                                                                                                             |                1 |              1 |         1.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_43_o_inv1_0                                                                                                                                                |                2 |              2 |         1.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0816_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_4_ins/_n0422_inv3                                                                                                                                    |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_4_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0662_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                2 |              2 |         1.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_273_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_quiesce                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/m_axi_aresetn_INV_55_o                                                                                                            |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0664_inv                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/Mmux_extra_req_needs_extra_MUX_883_o11                                                                                                                                   |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_1_ins/user_w_gs_start_test_wren_d_unitr_1_start_offset[9]                                                                                            | xillybus_ins/xillybus_core_ins/unitr_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_157_o                                                                                                                                              |                2 |              2 |         1.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/do_packet_w_inv                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_2_ins/_n0422_inv3                                                                                                                                    |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_327_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_45_o_inv1_0                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_41_o_inv1_0                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_205_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_quiesce                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_21_o_AND_381_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0422_inv3                                                                                                                                    |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_2_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram                                                                                                                             |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0970_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/m_axi_aresetn_INV_55_o                                                                                                            |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_wren_d_unitr_7_start_offset[11]                                                                                              | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_22_o_AND_401_o                                                                                                                                              |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_wren_d_unitr_7_start_offset[11]                                                                                              |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_3_ins/user_w_rn_diag_param_wren_d_unitr_3_start_offset[10]                                                                                           | xillybus_ins/xillybus_core_ins/unitr_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_225_o                                                                                                                                              |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_3_ins/user_w_rn_diag_param_wren_d_unitr_3_start_offset[10]                                                                                           |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_inv                                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_1_ins/user_w_gs_start_test_wren_d_unitr_1_start_offset[9]                                                                                            |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0916_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0862_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0422_inv3                                                                                                                                    |                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0774_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                1 |              2 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_142_o2                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                1 |              3 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_321_o                                                                                                                                              |                1 |              3 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/_n0254_inv                                                                                               | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg[2]                                                                                                               |                2 |              3 |         1.50 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/messages_ins/_n0598                                                                                                                                                                             |                2 |              3 |         1.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_199_o                                                                                                                                              |                1 |              3 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_267_o                                                                                                                                              |                1 |              3 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_21_o_AND_375_o                                                                                                                                              |                1 |              3 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0753_inv                                                                                                                                  |                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                   |                3 |              4 |         1.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                     |                3 |              4 |         1.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                1 |              4 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0625_inv                                                                                                                                    |                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0659_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                1 |              4 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/rd_state_FSM_FFd2-In                                                                                |                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0639_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                1 |              4 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1034_inv                                                                                                                               |                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101                                                                                                |                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
| ~xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | RN_StateMachin/rEmptyFifo_q_reg_0                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0425                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                2 |              4 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0116_inv                                                                                          |                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0192                                                                                                                                                       |                1 |              4 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0647_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                2 |              4 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1003_inv2                                                                                                                              |                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
| ~xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           |                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_1_ins/unitr_1_quiesce                                                                                                                                                                     |                2 |              5 |         2.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_quiesce                                                                                                                                                                     |                2 |              5 |         2.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_7_ins/unitr_7_quiesce                                                                                                                                                                     |                3 |              5 |         1.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                |                1 |              5 |         5.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                |                2 |              5 |         2.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |              5 |         2.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0644_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                2 |              5 |         2.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |         6.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0654_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                3 |              6 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/rd_state_FSM_FFd2-In                                                                                                                        |                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0121_inv                                                                                                                                  |                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0118_inv                                                                                        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                3 |              7 |         2.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/this_reset                                                                                                                            |                4 |              7 |         1.75 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/idt_rden                                                                                                                                    | xillybus_ins/xillybus_core_ins/idt_ins/idt_req_idt_busy_AND_2_o                                                                                                                                                                |                3 |              7 |         2.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_RN_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                 | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                3 |              8 |         2.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_RN_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                2 |              8 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_RN_TX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                1 |              8 |         8.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0638_inv                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0437                                                                                                                                                                   |                2 |              8 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                          |                2 |              8 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/v_strobe                                                                                                 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                3 |              8 |         2.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]       |                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               | xillybus_ins/xillybus_core_ins/messages_ins/_n0599                                                                                                                                                                             |                5 |              9 |         1.80 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/locked_d_inv                                                                                                                               |                2 |              9 |         4.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_ARESETN_inv                                                                                                                                                   |                3 |              9 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0122_inv                                                                                        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                3 |              9 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_1_ins/unitr_1_empty_user_w_gs_start_test_wren_d_OR_175_o_inv                                                                                         |                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_1_ins/user_w_gs_start_test_wren_d                                                                                                                    | xillybus_ins/xillybus_core_ins/unitr_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_157_o                                                                                                                                              |                3 |             10 |         3.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                3 |             10 |         3.33 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0115_inv                                                                                        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                5 |             10 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_4_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_4_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                3 |             10 |         3.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_4_ins/_n0333                                                                                                                                         |                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_4_ins/_n0428_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_4_ins/_n0340                                                                                                                                                                              |                3 |             10 |         3.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0333                                                                                                                                         |                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0428_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0340                                                                                                                                                                              |                7 |             10 |         1.43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0374_inv                                                                                                                           |                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                |                5 |             10 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0910_inv                                                                                                                               |                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_3_ins/unitr_3_empty_user_w_rn_diag_param_wren_d_OR_205_o_inv                                                                                         |                                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0548_inv                                                                                                                          |                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_2_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_2_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                3 |             11 |         3.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_3_ins/user_w_rn_diag_param_wren_d                                                                                                                    | xillybus_ins/xillybus_core_ins/unitr_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_225_o                                                                                                                                              |                3 |             11 |         3.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0888_inv                                                                                                                               |                                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_6_ins/Reset_OR_DriverANDClockEnable1                                                                                                                                                      |                3 |             11 |         3.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0333                                                                                                                                         |                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_2_ins/_n0333                                                                                                                                         |                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv                                                                                                                               |                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_wren_d                                                                                                                       | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_22_o_AND_401_o                                                                                                                                              |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl                                                                                                              |                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                                                     |                7 |             12 |         1.71 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                                                     |                6 |             12 |         2.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_quiesce                                                                                                                                                                     |                8 |             12 |         1.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0378_inv                                                                                                                           |                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_2_ins/unitw_2_quiesce                                                                                                                                                                     |                5 |             12 |         2.40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1                                                                                                             |                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0899_inv                                                                                                                               |                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos[11]_INV_47_o_inv_inv                                                                                | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |                3 |             12 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/unitr_7_empty_user_w_fpga_reset_wren_d_OR_253_o_inv                                                                                            |                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0802                                                                                                                                   |                                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0557_inv                                                                                                                          |                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0871_inv                                                                                                                               |                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0172_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                4 |             13 |         3.25 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                              |                7 |             13 |         1.86 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                                                                                |                7 |             15 |         2.14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[3][15]_i_1_n_0                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                5 |             16 |         3.20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[7][15]_i_1_n_0                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                3 |             16 |         5.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[10][15]_i_1_n_0                                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                6 |             16 |         2.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[1][15]_i_1_n_0                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                7 |             16 |         2.29 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[8][15]_i_1_n_0                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                2 |             16 |         8.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/rEmptyFifo_q_reg_0                                                                                                                                                         | xillybus_ins/SR[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[0][15]_i_1_n_0                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                5 |             16 |         3.20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[9][15]_i_1_n_0                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                3 |             16 |         5.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[5][15]_i_1_n_0                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                5 |             16 |         3.20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[6][15]_i_1_n_0                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                3 |             16 |         5.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[2][15]_i_1_n_0                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                4 |             16 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0338_inv                                                                                                                                  |                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | RN_StateMachin/a16Ram[4][15]_i_1_n_0                                                                                                                                                      | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                6 |             16 |         2.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid                                                                                                                             |                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_RN_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                4 |             16 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_RN_RX/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |                4 |             16 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_231_o                                                                                                         |                                                                                                                                                                                                                                |                3 |             18 |         6.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_22_o_AND_407_o                                                                                                         |                                                                                                                                                                                                                                |                3 |             18 |         6.00 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]           |                5 |             18 |         3.60 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_163_o                                                                                                         |                                                                                                                                                                                                                                |                3 |             18 |         6.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/GPIO_LED_1_rstpot                                                                                                                                 | xillybus_ins/xillybus_core_ins/do_packet_w                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/GPIO_LED_3_rstpot                                                                                                                                 | xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv                                                                                                                                                                  |                5 |             20 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/GPIO_LED_2_rstpot                                                                                                                                 | xillybus_ins/xillybus_core_ins/rdrq_req_w                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0943_inv                                                                                                                               |                                                                                                                                                                                                                                |                6 |             21 |         3.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_fpga_reset_open                                                                                                                                                              |               10 |             22 |         2.20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                                                |               10 |             22 |         2.20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                                                |                9 |             22 |         2.44 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1073_inv                                                                                                                               |                                                                                                                                                                                                                                |                6 |             22 |         3.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1003_inv                                                                                                                               |                                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/_n0104_inv                                                                                       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/this_reset                                                                                                                            |                8 |             24 |         3.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_6_o                                                                                                                                                              |                7 |             26 |         3.71 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_148_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                8 |             26 |         3.25 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/_n0104_inv                                                                                       |                                                                                                                                                                                                                                |                8 |             26 |         3.25 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                              |               10 |             26 |         2.60 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                7 |             27 |         3.86 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0974_inv                                                                                                                               |                                                                                                                                                                                                                                |               10 |             29 |         2.90 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0180_inv                                                                                          |                                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0186_inv                                                                                          |                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0112_inv                                                                                          |                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0628_inv                                                                                                                                    |                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0156_inv                                                                                          |                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0248_inv                                                                                                                                  |                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv                                                                                                              |                                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0700_inv                                                                                                                                  |                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_146_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                7 |             32 |         4.57 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0176_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                8 |             32 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o                                                                                                            |                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_144_o2                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                5 |             32 |         6.40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]2                                                                                                |                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_150_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |                8 |             32 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0180_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |               10 |             32 |         3.20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0150_inv                                                                                          |                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o                                                                                                       |                                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o                                                                                                               |                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o                                                                                           |                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0194_inv                                                                                          | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |                8 |             32 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0198_inv                                                                                          | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |               14 |             32 |         2.29 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0162_inv                                                                                          |                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0144_inv                                                                                          |                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv                                                                                                              |                                                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0174_inv                                                                                          |                                                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0168_inv                                                                                          |                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0190_inv                                                                                          | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |               10 |             32 |         3.20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0918_inv                                                                                                                               |                                                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                                                                |                9 |             34 |         3.78 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0392_inv                                                                                                                                  |                                                                                                                                                                                                                                |               14 |             35 |         2.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                                                                                |                9 |             35 |         3.89 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               |                                                                                                                                                                                                                                |               13 |             37 |         2.85 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0357_inv                                                                                                                           |                                                                                                                                                                                                                                |               11 |             38 |         3.45 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                                                            |               21 |             38 |         1.81 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0460_inv                                                                                                                          |                                                                                                                                                                                                                                |               14 |             39 |         2.79 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/do_packet_w                                                                                                                                                |                                                                                                                                                                                                                                |               13 |             43 |         3.31 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/dma_bufno_reg_strobe_dma_bufno_reg[31]                                                                                               |                                                                                                                                                                                                                                |                6 |             44 |         7.33 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                                                  |               18 |             46 |         2.56 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                                                                |               11 |             47 |         4.27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                                                                |               11 |             47 |         4.27 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           |                                                                                                                                                                                                                                |               17 |             48 |         2.82 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                                                                |                9 |             48 |         5.33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                                                                |               12 |             48 |         4.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]       |                                                                                                                                                                                                                                |                8 |             48 |         6.00 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1101_inv                                                                                                                               |                                                                                                                                                                                                                                |               26 |             65 |         2.50 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_141_o                                                                                                              |                                                                                                                                                                                                                                |               15 |             68 |         4.53 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_from_wr                                                                                                                            |                                                                                                                                                                                                                                |               26 |             83 |         3.19 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/bus_rst_n_inv                                                                                                                                                             |               78 |            167 |         2.14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           |                                                                                                                                                                                                                                |              167 |            469 |         2.81 |
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


