// Seed: 876561067
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_4;
  uwire id_5 = 1;
  wire  id_6;
  always @(posedge 1);
  wire id_7;
  assign id_5 = 1;
  module_0(
      id_4, id_6, id_7, id_4, id_6
  );
  wire id_8;
endmodule
