// Seed: 616639677
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    input supply1 id_3
);
  assign id_2 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    input wand id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    output logic id_7
    , id_9
);
  initial id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_3
  );
endmodule
module module_2 #(
    parameter id_0  = 32'd0,
    parameter id_12 = 32'd62
) (
    input tri _id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wire id_3,
    output wire id_4,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wire id_9,
    output wor id_10,
    input supply1 id_11,
    input supply0 _id_12,
    output tri1 id_13,
    input tri0 id_14,
    input tri0 id_15,
    output supply0 id_16,
    input uwire id_17,
    input tri id_18,
    input tri1 id_19,
    input supply0 id_20,
    output supply1 id_21,
    output tri id_22,
    input wand id_23
);
  wire [id_0 : id_12] id_25;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_13,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
