{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554707488918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554707488918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 15:11:28 2019 " "Processing started: Mon Apr 08 15:11:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554707488918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554707488918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_demo -c FPGA_DEMO " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_demo -c FPGA_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554707488918 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554707489528 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fpga_demo.v(245) " "Verilog HDL warning at fpga_demo.v(245): extended using \"x\" or \"z\"" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1554707489588 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fpga_demo.v(246) " "Verilog HDL warning at fpga_demo.v(246): extended using \"x\" or \"z\"" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 246 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1554707489588 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fpga_demo.v(247) " "Verilog HDL warning at fpga_demo.v(247): extended using \"x\" or \"z\"" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1554707489588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fpga_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fpga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_demo " "Found entity 1: fpga_demo" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707489598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707489598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clkrst/clkrst.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clkrst/clkrst.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkrst " "Found entity 1: clkrst" {  } { { "rtl/clkrst/clkrst.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/clkrst/clkrst.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707489598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707489598 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mcu_intf.v(185) " "Verilog HDL warning at mcu_intf.v(185): extended using \"x\" or \"z\"" {  } { { "rtl/mcu_intf/mcu_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/mcu_intf/mcu_intf.v" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1554707489598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mcu_intf/mcu_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mcu_intf/mcu_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_intf " "Found entity 1: mcu_intf" {  } { { "rtl/mcu_intf/mcu_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/mcu_intf/mcu_intf.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707489598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707489598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rgb_intf/rgb_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rgb_intf/rgb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_intf " "Found entity 1: rgb_intf" {  } { { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707489988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707489988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/host_reg/host_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/host_reg/host_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_reg " "Found entity 1: host_reg" {  } { { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707489988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707489988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/host_reg/spi_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/host_reg/spi_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_intf " "Found entity 1: spi_intf" {  } { { "rtl/host_reg/spi_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/spi_intf.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707489998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707489998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/info_gen/info_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/info_gen/info_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 info_gen " "Found entity 1: info_gen" {  } { { "rtl/info_gen/info_gen.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/info_gen/info_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707489998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707489998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pat_gen/pat_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pat_gen/pat_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pat_gen " "Found entity 1: pat_gen" {  } { { "rtl/pat_gen/pat_gen.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pat_gen/pat_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/pic_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/pic_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic_gen " "Found entity 1: pic_gen" {  } { { "rtl/pic_gen/pic_gen.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/pic_get.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/pic_get.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic_get " "Found entity 1: pic_get" {  } { { "rtl/pic_gen/pic_get.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_get.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/srm_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/srm_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 srm_intf " "Found entity 1: srm_intf" {  } { { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/srm_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/srm_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 srm_ctrl " "Found entity 1: srm_ctrl" {  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/wtr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/wtr.v" { { "Info" "ISGN_ENTITY_NAME" "1 wtr " "Found entity 1: wtr" {  } { { "rtl/pic_gen/wtr.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/wtr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/rtr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/rtr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtr " "Found entity 1: rtr" {  } { { "rtl/pic_gen/rtr.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/rtr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/megafunc/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/megafunc/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "rtl/megafunc/pll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/megafunc/fifo/dcfifow96.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/megafunc/fifo/dcfifow96.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifow96 " "Found entity 1: dcfifow96" {  } { { "rtl/megafunc/fifo/dcfifow96.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/dcfifow96.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/megafunc/fifo/scfifow48_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/megafunc/fifo/scfifow48_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 scfifow48_pic " "Found entity 1: scfifow48_pic" {  } { { "rtl/megafunc/fifo/scfifow48_pic.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/scfifow48_pic.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_demo " "Elaborating entity \"fpga_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554707490338 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_csx fpga_demo.v(22) " "Output port \"spi_csx\" at fpga_demo.v(22) has no driver" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1554707490348 "|fpga_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkrst clkrst:u_clkrst " "Elaborating entity \"clkrst\" for hierarchy \"clkrst:u_clkrst\"" {  } { { "rtl/fpga_demo.v" "u_clkrst" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clkrst:u_clkrst\|pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"clkrst:u_clkrst\|pll:u_pll\"" {  } { { "rtl/clkrst/clkrst.v" "u_pll" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/clkrst/clkrst.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\"" {  } { { "rtl/megafunc/pll.v" "altpll_component" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\"" {  } { { "rtl/megafunc/pll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 9 " "Parameter \"clk0_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 55 " "Parameter \"clk0_multiply_by\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 9 " "Parameter \"clk1_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 55 " "Parameter \"clk1_multiply_by\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 9 " "Parameter \"clk2_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 55 " "Parameter \"clk2_multiply_by\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 379 " "Parameter \"clk2_phase_shift\" = \"379\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490468 ""}  } { { "rtl/megafunc/pll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554707490468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_reg host_reg:u_host_reg " "Elaborating entity \"host_reg\" for hierarchy \"host_reg:u_host_reg\"" {  } { { "rtl/fpga_demo.v" "u_host_reg" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 host_reg.v(897) " "Verilog HDL assignment warning at host_reg.v(897): truncated value with size 8 to match size of target (4)" {  } { { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554707490598 "|fpga_demo|host_reg:u_host_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_intf host_reg:u_host_reg\|spi_intf:u_spi_intf " "Elaborating entity \"spi_intf\" for hierarchy \"host_reg:u_host_reg\|spi_intf:u_spi_intf\"" {  } { { "rtl/host_reg/host_reg.v" "u_spi_intf" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_intf rgb_intf:u_rgb_intf " "Elaborating entity \"rgb_intf\" for hierarchy \"rgb_intf:u_rgb_intf\"" {  } { { "rtl/fpga_demo.v" "u_rgb_intf" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "info_gen rgb_intf:u_rgb_intf\|info_gen:u_info_gen " "Elaborating entity \"info_gen\" for hierarchy \"rgb_intf:u_rgb_intf\|info_gen:u_info_gen\"" {  } { { "rtl/rgb_intf/rgb_intf.v" "u_info_gen" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pat_gen rgb_intf:u_rgb_intf\|pat_gen:u_pat_gen " "Elaborating entity \"pat_gen\" for hierarchy \"rgb_intf:u_rgb_intf\|pat_gen:u_pat_gen\"" {  } { { "rtl/rgb_intf/rgb_intf.v" "u_pat_gen" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_gen pic_gen:u_pic_gen " "Elaborating entity \"pic_gen\" for hierarchy \"pic_gen:u_pic_gen\"" {  } { { "rtl/fpga_demo.v" "u_pic_gen" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_get pic_gen:u_pic_gen\|pic_get:u_pic_get " "Elaborating entity \"pic_get\" for hierarchy \"pic_gen:u_pic_gen\|pic_get:u_pic_get\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_pic_get" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifow48_pic pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic " "Elaborating entity \"scfifow48_pic\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_scfifow48_pic" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\"" {  } { { "rtl/megafunc/fifo/scfifow48_pic.v" "scfifo_component" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/scfifow48_pic.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\"" {  } { { "rtl/megafunc/fifo/scfifow48_pic.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/scfifow48_pic.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component " "Instantiated megafunction \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 512 " "Parameter \"almost_empty_value\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 800 " "Parameter \"almost_full_value\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490808 ""}  } { { "rtl/megafunc/fifo/scfifow48_pic.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/scfifow48_pic.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554707490808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0vd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0vd1 " "Found entity 1: scfifo_0vd1" {  } { { "db/scfifo_0vd1.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/scfifo_0vd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0vd1 pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated " "Elaborating entity \"scfifo_0vd1\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d281.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d281 " "Found entity 1: a_dpfifo_d281" {  } { { "db/a_dpfifo_d281.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_dpfifo_d281.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d281 pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo " "Elaborating entity \"a_dpfifo_d281\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\"" {  } { { "db/scfifo_0vd1.tdf" "dpfifo" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/scfifo_0vd1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_fefifo_jaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707490948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707490948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_d281.tdf" "fifo_state" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_dpfifo_d281.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707490948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/cntr_op7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_fefifo_jaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ju51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ju51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ju51 " "Found entity 1: dpram_ju51" {  } { { "db/dpram_ju51.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dpram_ju51.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ju51 pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|dpram_ju51:FIFOram " "Elaborating entity \"dpram_ju51\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|dpram_ju51:FIFOram\"" {  } { { "db/a_dpfifo_d281.tdf" "FIFOram" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_dpfifo_d281.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2m1 " "Found entity 1: altsyncram_r2m1" {  } { { "db/altsyncram_r2m1.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/altsyncram_r2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2m1 pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|dpram_ju51:FIFOram\|altsyncram_r2m1:altsyncram1 " "Elaborating entity \"altsyncram_r2m1\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|dpram_ju51:FIFOram\|altsyncram_r2m1:altsyncram1\"" {  } { { "db/dpram_ju51.tdf" "altsyncram1" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dpram_ju51.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/cntr_cpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_d281.tdf" "rd_ptr_count" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_dpfifo_d281.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srm_ctrl pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl " "Elaborating entity \"srm_ctrl\" for hierarchy \"pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_srm_ctrl" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 srm_ctrl.v(85) " "Verilog HDL assignment warning at srm_ctrl.v(85): truncated value with size 16 to match size of target (15)" {  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554707491348 "|fpga_demo|pic_gen:u_pic_gen|srm_ctrl:u_srm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 srm_ctrl.v(195) " "Verilog HDL assignment warning at srm_ctrl.v(195): truncated value with size 16 to match size of target (15)" {  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554707491348 "|fpga_demo|pic_gen:u_pic_gen|srm_ctrl:u_srm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 srm_ctrl.v(196) " "Verilog HDL assignment warning at srm_ctrl.v(196): truncated value with size 16 to match size of target (15)" {  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554707491348 "|fpga_demo|pic_gen:u_pic_gen|srm_ctrl:u_srm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srm_intf pic_gen:u_pic_gen\|srm_intf:u_srm_intf " "Elaborating entity \"srm_intf\" for hierarchy \"pic_gen:u_pic_gen\|srm_intf:u_srm_intf\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_srm_intf" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wtr pic_gen:u_pic_gen\|wtr:u_wtr " "Elaborating entity \"wtr\" for hierarchy \"pic_gen:u_pic_gen\|wtr:u_wtr\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_wtr" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifow96 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96 " "Elaborating entity \"dcfifow96\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_dcfifow96" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\"" {  } { { "rtl/megafunc/fifo/dcfifow96.v" "dcfifo_component" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/dcfifow96.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\"" {  } { { "rtl/megafunc/fifo/dcfifow96.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/dcfifow96.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component " "Instantiated megafunction \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 96 " "Parameter \"lpm_width\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491478 ""}  } { { "rtl/megafunc/fifo/dcfifow96.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/dcfifow96.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554707491478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_saq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_saq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_saq1 " "Found entity 1: dcfifo_saq1" {  } { { "db/dcfifo_saq1.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_saq1 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated " "Elaborating entity \"dcfifo_saq1\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_saq1.tdf" "wrptr_g_gray2bin" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_saq1.tdf" "rdptr_g1p" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_saq1.tdf" "wrptr_g1p" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9g51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9g51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9g51 " "Found entity 1: altsyncram_9g51" {  } { { "db/altsyncram_9g51.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/altsyncram_9g51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9g51 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|altsyncram_9g51:fifo_ram " "Elaborating entity \"altsyncram_9g51\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|altsyncram_9g51:fifo_ram\"" {  } { { "db/dcfifo_saq1.tdf" "fifo_ram" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_saq1.tdf" "rs_dgwp" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe12" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dffpipe_8d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707491988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707491988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|dffpipe_8d9:wrfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|dffpipe_8d9:wrfull_reg\"" {  } { { "db/dcfifo_saq1.tdf" "wrfull_reg" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707491988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707492008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707492008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_saq1.tdf" "ws_brp" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707492008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707492028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707492028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_saq1.tdf" "ws_dgrp" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707492038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707492048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707492048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe17" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707492058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707492148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707492148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_saq1.tdf" "rdempty_eq_comp" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707492148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtr pic_gen:u_pic_gen\|rtr:u_rtr " "Elaborating entity \"rtr\" for hierarchy \"pic_gen:u_pic_gen\|rtr:u_rtr\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_rtr" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707492158 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|WideOr59_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|WideOr59_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554707506498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 78 " "Parameter WIDTH_A set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554707506498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554707506498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554707506498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554707506498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554707506498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE fpga_demo.fpga_demo0.rtl.mif " "Parameter INIT_FILE set to fpga_demo.fpga_demo0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554707506498 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554707506498 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1554707506498 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|Mult0\"" {  } { { "rtl/pic_gen/srm_ctrl.v" "Mult0" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 85 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554707506498 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1554707506498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|altsyncram:WideOr59_rtl_0 " "Elaborated megafunction instantiation \"rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|altsyncram:WideOr59_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554707506568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|altsyncram:WideOr59_rtl_0 " "Instantiated megafunction \"rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|altsyncram:WideOr59_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 78 " "Parameter \"WIDTH_A\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE fpga_demo.fpga_demo0.rtl.mif " "Parameter \"INIT_FILE\" = \"fpga_demo.fpga_demo0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506568 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554707506568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i001 " "Found entity 1: altsyncram_i001" {  } { { "db/altsyncram_i001.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/altsyncram_i001.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707506638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707506638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|lpm_mult:Mult0\"" {  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554707506688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554707506688 ""}  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554707506688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gbt " "Found entity 1: mult_gbt" {  } { { "db/mult_gbt.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/mult_gbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554707506768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554707506768 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 123 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 124 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 294 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 518 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 92 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 100 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 93 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 101 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 94 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 102 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 351 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 158 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 157 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 536 -1 0 } } { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 426 -1 0 } } { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 32 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 156 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 155 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 154 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_t57.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_t57.tdf" 44 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_pjc.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554707508658 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554707508658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "spi_csx GND " "Pin \"spi_csx\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554707515138 "|fpga_demo|spi_csx"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_if_sel GND " "Pin \"mipi_if_sel\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554707515138 "|fpga_demo|mipi_if_sel"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_ps0 VCC " "Pin \"mipi_ps0\" is stuck at VCC" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554707515138 "|fpga_demo|mipi_ps0"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_ps1 GND " "Pin \"mipi_ps1\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554707515138 "|fpga_demo|mipi_ps1"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_ps2 GND " "Pin \"mipi_ps2\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554707515138 "|fpga_demo|mipi_ps2"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_ps3 GND " "Pin \"mipi_ps3\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554707515138 "|fpga_demo|mipi_ps3"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_ps4 GND " "Pin \"mipi_ps4\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554707515138 "|fpga_demo|mipi_ps4"} { "Warning" "WMLS_MLS_STUCK_PIN" "srm_cke VCC " "Pin \"srm_cke\" is stuck at VCC" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554707515138 "|fpga_demo|srm_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "srm_ldqm GND " "Pin \"srm_ldqm\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554707515138 "|fpga_demo|srm_ldqm"} { "Warning" "WMLS_MLS_STUCK_PIN" "srm_udqm GND " "Pin \"srm_udqm\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554707515138 "|fpga_demo|srm_udqm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554707515138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554707516128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554707531360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Progs/ET_FPGA/ET_FPGA/output_files/FPGA_DEMO.map.smsg " "Generated suppressed messages file D:/Progs/ET_FPGA/ET_FPGA/output_files/FPGA_DEMO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1554707531800 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554707532680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554707532680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9225 " "Implemented 9225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554707533780 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554707533780 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1554707533780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8843 " "Implemented 8843 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554707533780 ""} { "Info" "ICUT_CUT_TM_RAMS" "222 " "Implemented 222 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1554707533780 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1554707533780 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1554707533780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554707533780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554707533860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 15:12:13 2019 " "Processing ended: Mon Apr 08 15:12:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554707533860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554707533860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554707533860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554707533860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554707535230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554707535230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 15:12:14 2019 " "Processing started: Mon Apr 08 15:12:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554707535230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554707535230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_demo -c FPGA_DEMO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_demo -c FPGA_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554707535230 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554707535350 ""}
{ "Info" "0" "" "Project  = fpga_demo" {  } {  } 0 0 "Project  = fpga_demo" 0 0 "Fitter" 0 0 1554707535350 ""}
{ "Info" "0" "" "Revision = FPGA_DEMO" {  } {  } 0 0 "Revision = FPGA_DEMO" 0 0 "Fitter" 0 0 1554707535350 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1554707535790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_DEMO EP4CE10F17I7 " "Selected device EP4CE10F17I7 for design \"FPGA_DEMO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554707535940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554707536020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554707536020 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 22.5 degrees 15.0 degrees " "Can't achieve requested value 22.5 degrees for clock output clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] of parameter phase shift -- achieved value of 15.0 degrees" {  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5072 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1554707536110 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 55 9 0 0 " "Implementing clock multiplication of 55, clock division of 9, and phase shift of 0 degrees (0 ps) for clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5070 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1554707536110 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 55 9 0 0 " "Implementing clock multiplication of 55, clock division of 9, and phase shift of 0 degrees (0 ps) for clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5071 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1554707536110 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 55 9 15 253 " "Implementing clock multiplication of 55, clock division of 9, and phase shift of 15 degrees (253 ps) for clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5072 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1554707536110 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5070 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1554707536110 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554707536420 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554707536440 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17A7 " "Device EP4CE10F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C7 " "Device EP4CE10F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17A7 " "Device EP4CE6F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C7 " "Device EP4CE6F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I7 " "Device EP4CE6F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17A7 " "Device EP4CE15F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C7 " "Device EP4CE15F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I7 " "Device EP4CE15F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17A7 " "Device EP4CE22F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C7 " "Device EP4CE22F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17I7 " "Device EP4CE22F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554707536880 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554707536880 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 18789 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554707536900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 18791 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554707536900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 18793 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554707536900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 18795 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554707536900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 18797 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554707536900 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554707536900 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554707536910 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1554707536990 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_saq1 " "Entity dcfifo_saq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541120 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541120 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554707541120 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1554707541120 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_demo.sdc " "Reading SDC File: 'fpga_demo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554707541180 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541180 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541180 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -phase 15.00 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -phase 15.00 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541180 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1554707541180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1554707541180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554707541410 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1554707541410 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037          clk " "  37.037          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.060    sdram_clk " "   6.060    sdram_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.060 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.060 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.060 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.060 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541410 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.060 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.060 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1554707541410 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1554707541410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554707543230 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkrst:u_clkrst|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5070 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554707543230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554707543230 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkrst:u_clkrst|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5070 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554707543230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554707543230 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkrst:u_clkrst|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5070 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554707543230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkrst:u_clkrst\|rst_n_sys  " "Automatically promoted node clkrst:u_clkrst\|rst_n_sys " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554707543230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "host_reg:u_host_reg\|rx_data_lat\[7\]~0 " "Destination node host_reg:u_host_reg\|rx_data_lat\[7\]~0" {  } { { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 317 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { host_reg:u_host_reg|rx_data_lat[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5640 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554707543230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "host_reg:u_host_reg\|tx_data\[0\]~19 " "Destination node host_reg:u_host_reg\|tx_data\[0\]~19" {  } { { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 426 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { host_reg:u_host_reg|tx_data[0]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554707543230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "host_reg:u_host_reg\|port_map~0 " "Destination node host_reg:u_host_reg\|port_map~0" {  } { { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { host_reg:u_host_reg|port_map~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5996 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554707543230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "host_reg:u_host_reg\|project21\[0\]~2 " "Destination node host_reg:u_host_reg\|project21\[0\]~2" {  } { { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 426 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { host_reg:u_host_reg|project21[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 11679 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554707543230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "host_reg:u_host_reg\|bg_r\[0\]~1 " "Destination node host_reg:u_host_reg\|bg_r\[0\]~1" {  } { { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 426 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { host_reg:u_host_reg|bg_r[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 13769 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1554707543230 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1554707543230 ""}  } { { "rtl/clkrst/clkrst.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/clkrst/clkrst.v" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkrst:u_clkrst|rst_n_sys } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5092 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554707543230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkrst:u_clkrst\|rst_n_intf  " "Automatically promoted node clkrst:u_clkrst\|rst_n_intf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1554707543240 ""}  } { { "rtl/clkrst/clkrst.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/clkrst/clkrst.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkrst:u_clkrst|rst_n_intf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 0 { 0 ""} 0 5090 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554707543240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554707547110 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554707547140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554707547140 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554707547180 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554707547240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554707547270 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554707551261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 Embedded multiplier block " "Packed 15 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1554707551301 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "15 " "Created 15 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1554707551301 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554707551301 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] rgb_pclk~output " "PLL \"clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"rgb_pclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/megafunc/pll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/pll.v" 98 0 0 } } { "rtl/clkrst/clkrst.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/clkrst/clkrst.v" 50 0 0 } } { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 260 0 0 } } { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1554707551771 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554707552111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554707556616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554707564452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554707564542 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554707590994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554707590994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554707594464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Progs/ET_FPGA/ET_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554707604846 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554707604846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554707619949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554707619949 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554707619949 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "17.32 " "Total time spent on timing analysis during the Fitter is 17.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1554707620359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554707620449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554707622949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554707623059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554707626279 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554707628909 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Progs/ET_FPGA/ET_FPGA/output_files/FPGA_DEMO.fit.smsg " "Generated suppressed messages file D:/Progs/ET_FPGA/ET_FPGA/output_files/FPGA_DEMO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554707631029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554707633849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 15:13:53 2019 " "Processing ended: Mon Apr 08 15:13:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554707633849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554707633849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554707633849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554707633849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554707635380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554707635380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 15:13:55 2019 " "Processing started: Mon Apr 08 15:13:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554707635380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554707635380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_demo -c FPGA_DEMO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_demo -c FPGA_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554707635380 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554707636750 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554707636780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554707637290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 15:13:57 2019 " "Processing ended: Mon Apr 08 15:13:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554707637290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554707637290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554707637290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554707637290 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554707637930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554707638787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554707638787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 15:13:58 2019 " "Processing started: Mon Apr 08 15:13:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554707638787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554707638787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_demo -c FPGA_DEMO " "Command: quartus_sta fpga_demo -c FPGA_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554707638787 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1554707638947 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554707639617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554707639697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1554707639697 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_saq1 " "Entity dcfifo_saq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554707641227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1554707641227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1554707641227 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1554707641227 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_demo.sdc " "Reading SDC File: 'fpga_demo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1554707641277 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1554707641277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1554707641277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -phase 15.00 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 55 -phase 15.00 -duty_cycle 50.00 -name \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1554707641277 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1554707641277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1554707641277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554707641537 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1554707641547 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1554707641567 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554707642487 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554707642487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.431 " "Worst-case setup slack is -4.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.431      -138.953 sdram_clk  " "   -4.431      -138.953 sdram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.924     -1160.709 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.924     -1160.709 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.363       -56.866 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.363       -56.866 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707642487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.335         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.397         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.748         0.000 sdram_clk  " "    1.748         0.000 sdram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707642597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.597 " "Worst-case recovery slack is 0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.597         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.877         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707642627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.797 " "Worst-case removal slack is 1.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.797         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.797         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.824         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.824         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707642667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.850 " "Worst-case minimum pulse width slack is 1.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.850         0.000 sdram_clk  " "    1.850         0.000 sdram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.850         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.850         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.060         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.060         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.350         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.350         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.398         0.000 clk  " "   18.398         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707642677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707642677 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707643437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707643437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707643437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707643437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.213 ns " "Worst Case Available Settling Time: 6.213 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707643437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707643437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707643437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707643437 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707643437 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1554707643447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1554707643537 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1554707646507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647268 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1554707647468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1554707647468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.249 " "Worst-case setup slack is -3.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.249       -91.252 sdram_clk  " "   -3.249       -91.252 sdram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.933      -476.152 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.933      -476.152 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475        -8.815 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.475        -8.815 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707647478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.316         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.327         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333         0.000 sdram_clk  " "    1.333         0.000 sdram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707647548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.913 " "Worst-case recovery slack is 0.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.913         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.329         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.329         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707647588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.540 " "Worst-case removal slack is 1.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.540         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.540         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.563         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.563         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707647628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.850 " "Worst-case minimum pulse width slack is 1.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.850         0.000 sdram_clk  " "    1.850         0.000 sdram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.850         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.850         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.060         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.060         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.411         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.411         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.408         0.000 clk  " "   18.408         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707647638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707647638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707648258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707648258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707648258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707648258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.835 ns " "Worst Case Available Settling Time: 6.835 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707648258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707648258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707648258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707648258 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707648258 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1554707648278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.300 " "Worst-case setup slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 sdram_clk  " "    0.300         0.000 sdram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.848         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.848         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.684         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.684         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707649088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.125         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.172         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220         0.000 sdram_clk  " "    0.220         0.000 sdram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707649168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.872 " "Worst-case recovery slack is 1.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.872         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.872         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.505         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.505         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707649198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.869 " "Worst-case removal slack is 0.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.869         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.884         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707649238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.060 " "Worst-case minimum pulse width slack is 2.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.060         0.000 sdram_clk  " "    2.060         0.000 sdram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.060         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.060         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.757         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.757         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.757         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.757         0.000 u_clkrst\|u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.148         0.000 clk  " "   18.148         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1554707649248 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.335 ns " "Worst Case Available Settling Time: 9.335 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649928 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1554707649928 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554707650688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1554707650688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554707651248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 15:14:11 2019 " "Processing ended: Mon Apr 08 15:14:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554707651248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554707651248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554707651248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554707651248 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554707652098 ""}
