Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May  8 13:25:44 2023
| Host         : PLT-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation
| Design       : soc
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.843        0.000                      0                 8777        0.054        0.000                      0                 8777       48.750        0.000                       0                  2506  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_gen  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen            78.843        0.000                      0                 8777        0.054        0.000                      0                 8777       48.750        0.000                       0                  2506  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       78.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.843ns  (required time - arrival time)
  Source:                 processor/conv_alu_unit/ARG__39/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_memory_conv_rd_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        20.754ns  (logic 11.015ns (53.073%)  route 9.739ns (46.927%))
  Logic Levels:           19  (CARRY4=12 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 104.517 - 100.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.879     5.259    processor/conv_alu_unit/clk_IBUF_BUFG
    DSP48_X4Y11          DSP48E1                                      r  processor/conv_alu_unit/ARG__39/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.268 r  processor/conv_alu_unit/ARG__39/P[0]
                         net (fo=2, routed)           1.195    10.463    processor/conv_alu_unit/mult[8]_39[0]
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    10.587 r  processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114/O
                         net (fo=1, routed)           0.000    10.587    processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.100    processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.540 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[11]_i_74/O[1]
                         net (fo=2, routed)           1.505    13.044    conv_alu_unit/added[4]_44[9]
    SLICE_X101Y31        LUT2 (Prop_lut2_I0_O)        0.306    13.350 r  st_memory_conv_rd_data[11]_i_77/O
                         net (fo=1, routed)           0.000    13.350    st_memory_conv_rd_data[11]_i_77_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.900 r  st_memory_conv_rd_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.900    st_memory_conv_rd_data_reg[11]_i_47_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.234 r  st_memory_conv_rd_data_reg[15]_i_47/O[1]
                         net (fo=2, routed)           1.035    15.270    conv_alu_unit/added[26]_3[13]
    SLICE_X94Y32         LUT2 (Prop_lut2_I0_O)        0.303    15.573 r  st_memory_conv_rd_data[15]_i_50/O
                         net (fo=1, routed)           0.000    15.573    st_memory_conv_rd_data[15]_i_50_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.106 r  st_memory_conv_rd_data_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.106    st_memory_conv_rd_data_reg[15]_i_30_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.429 r  st_memory_conv_rd_data_reg[19]_i_30/O[1]
                         net (fo=1, routed)           1.164    17.593    conv_alu_unit/added[37]_5[17]
    SLICE_X94Y43         LUT2 (Prop_lut2_I1_O)        0.306    17.899 r  st_memory_conv_rd_data[19]_i_17/O
                         net (fo=1, routed)           0.000    17.899    st_memory_conv_rd_data[19]_i_17_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.432 r  st_memory_conv_rd_data_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.432    st_memory_conv_rd_data_reg[19]_i_8_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.755 r  st_memory_conv_rd_data_reg[23]_i_8/O[1]
                         net (fo=2, routed)           2.642    21.397    conv_alu_unit/added[42]_6[21]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.306    21.703 r  st_memory_conv_rd_data[23]_i_11/O
                         net (fo=1, routed)           0.000    21.703    st_memory_conv_rd_data[23]_i_11_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.236 r  st_memory_conv_rd_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.236    st_memory_conv_rd_data_reg[23]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.559 r  st_memory_conv_rd_data_reg[27]_i_3/O[1]
                         net (fo=2, routed)           1.008    23.567    conv_alu_unit/added[45]_14[25]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.306    23.873 r  st_memory_conv_rd_data[27]_i_6/O
                         net (fo=1, routed)           0.000    23.873    st_memory_conv_rd_data[27]_i_6_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    24.516 r  st_memory_conv_rd_data_reg[27]_i_2/O[3]
                         net (fo=1, routed)           1.191    25.706    processor/added[47]_26[27]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.307    26.013 r  processor/st_memory_conv_rd_data[27]_i_1/O
                         net (fo=1, routed)           0.000    26.013    processor/st_execute_conv_rd_data[27]
    SLICE_X37Y51         FDRE                                         r  processor/st_memory_conv_rd_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940   100.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   102.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.480   104.517    processor/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  processor/st_memory_conv_rd_data_reg[27]/C
                         clock pessimism              0.344   104.860    
                         clock uncertainty           -0.035   104.825    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)        0.031   104.856    processor/st_memory_conv_rd_data_reg[27]
  -------------------------------------------------------------------
                         required time                        104.856    
                         arrival time                         -26.013    
  -------------------------------------------------------------------
                         slack                                 78.843    

Slack (MET) :             78.891ns  (required time - arrival time)
  Source:                 processor/conv_alu_unit/ARG__39/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_memory_conv_rd_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        20.793ns  (logic 11.246ns (54.086%)  route 9.547ns (45.914%))
  Logic Levels:           20  (CARRY4=13 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 104.517 - 100.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.879     5.259    processor/conv_alu_unit/clk_IBUF_BUFG
    DSP48_X4Y11          DSP48E1                                      r  processor/conv_alu_unit/ARG__39/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.268 r  processor/conv_alu_unit/ARG__39/P[0]
                         net (fo=2, routed)           1.195    10.463    processor/conv_alu_unit/mult[8]_39[0]
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    10.587 r  processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114/O
                         net (fo=1, routed)           0.000    10.587    processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.100    processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.540 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[11]_i_74/O[1]
                         net (fo=2, routed)           1.505    13.044    conv_alu_unit/added[4]_44[9]
    SLICE_X101Y31        LUT2 (Prop_lut2_I0_O)        0.306    13.350 r  st_memory_conv_rd_data[11]_i_77/O
                         net (fo=1, routed)           0.000    13.350    st_memory_conv_rd_data[11]_i_77_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.900 r  st_memory_conv_rd_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.900    st_memory_conv_rd_data_reg[11]_i_47_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.234 r  st_memory_conv_rd_data_reg[15]_i_47/O[1]
                         net (fo=2, routed)           1.035    15.270    conv_alu_unit/added[26]_3[13]
    SLICE_X94Y32         LUT2 (Prop_lut2_I0_O)        0.303    15.573 r  st_memory_conv_rd_data[15]_i_50/O
                         net (fo=1, routed)           0.000    15.573    st_memory_conv_rd_data[15]_i_50_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.106 r  st_memory_conv_rd_data_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.106    st_memory_conv_rd_data_reg[15]_i_30_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.429 r  st_memory_conv_rd_data_reg[19]_i_30/O[1]
                         net (fo=1, routed)           1.164    17.593    conv_alu_unit/added[37]_5[17]
    SLICE_X94Y43         LUT2 (Prop_lut2_I1_O)        0.306    17.899 r  st_memory_conv_rd_data[19]_i_17/O
                         net (fo=1, routed)           0.000    17.899    st_memory_conv_rd_data[19]_i_17_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.432 r  st_memory_conv_rd_data_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.432    st_memory_conv_rd_data_reg[19]_i_8_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.755 r  st_memory_conv_rd_data_reg[23]_i_8/O[1]
                         net (fo=2, routed)           2.642    21.397    conv_alu_unit/added[42]_6[21]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.306    21.703 r  st_memory_conv_rd_data[23]_i_11/O
                         net (fo=1, routed)           0.000    21.703    st_memory_conv_rd_data[23]_i_11_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.236 r  st_memory_conv_rd_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.236    st_memory_conv_rd_data_reg[23]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.559 r  st_memory_conv_rd_data_reg[27]_i_3/O[1]
                         net (fo=2, routed)           1.008    23.567    conv_alu_unit/added[45]_14[25]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.306    23.873 r  st_memory_conv_rd_data[27]_i_6/O
                         net (fo=1, routed)           0.000    23.873    st_memory_conv_rd_data[27]_i_6_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.406 r  st_memory_conv_rd_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.406    st_memory_conv_rd_data_reg[27]_i_2_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.721 r  st_memory_conv_rd_data_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.998    25.719    processor/added[47]_26[31]
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.333    26.052 r  processor/st_memory_conv_rd_data[31]_i_1/O
                         net (fo=1, routed)           0.000    26.052    processor/st_execute_conv_rd_data[31]
    SLICE_X36Y50         FDRE                                         r  processor/st_memory_conv_rd_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940   100.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   102.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.480   104.517    processor/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  processor/st_memory_conv_rd_data_reg[31]/C
                         clock pessimism              0.344   104.860    
                         clock uncertainty           -0.035   104.825    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.118   104.943    processor/st_memory_conv_rd_data_reg[31]
  -------------------------------------------------------------------
                         required time                        104.943    
                         arrival time                         -26.052    
  -------------------------------------------------------------------
                         slack                                 78.891    

Slack (MET) :             78.945ns  (required time - arrival time)
  Source:                 processor/conv_alu_unit/ARG__39/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_memory_conv_rd_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        20.770ns  (logic 11.253ns (54.179%)  route 9.517ns (45.821%))
  Logic Levels:           20  (CARRY4=13 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 104.533 - 100.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.879     5.259    processor/conv_alu_unit/clk_IBUF_BUFG
    DSP48_X4Y11          DSP48E1                                      r  processor/conv_alu_unit/ARG__39/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.268 r  processor/conv_alu_unit/ARG__39/P[0]
                         net (fo=2, routed)           1.195    10.463    processor/conv_alu_unit/mult[8]_39[0]
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    10.587 r  processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114/O
                         net (fo=1, routed)           0.000    10.587    processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.100    processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.540 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[11]_i_74/O[1]
                         net (fo=2, routed)           1.505    13.044    conv_alu_unit/added[4]_44[9]
    SLICE_X101Y31        LUT2 (Prop_lut2_I0_O)        0.306    13.350 r  st_memory_conv_rd_data[11]_i_77/O
                         net (fo=1, routed)           0.000    13.350    st_memory_conv_rd_data[11]_i_77_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.900 r  st_memory_conv_rd_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.900    st_memory_conv_rd_data_reg[11]_i_47_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.234 r  st_memory_conv_rd_data_reg[15]_i_47/O[1]
                         net (fo=2, routed)           1.035    15.270    conv_alu_unit/added[26]_3[13]
    SLICE_X94Y32         LUT2 (Prop_lut2_I0_O)        0.303    15.573 r  st_memory_conv_rd_data[15]_i_50/O
                         net (fo=1, routed)           0.000    15.573    st_memory_conv_rd_data[15]_i_50_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.106 r  st_memory_conv_rd_data_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.106    st_memory_conv_rd_data_reg[15]_i_30_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.429 r  st_memory_conv_rd_data_reg[19]_i_30/O[1]
                         net (fo=1, routed)           1.164    17.593    conv_alu_unit/added[37]_5[17]
    SLICE_X94Y43         LUT2 (Prop_lut2_I1_O)        0.306    17.899 r  st_memory_conv_rd_data[19]_i_17/O
                         net (fo=1, routed)           0.000    17.899    st_memory_conv_rd_data[19]_i_17_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.432 r  st_memory_conv_rd_data_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.432    st_memory_conv_rd_data_reg[19]_i_8_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.755 r  st_memory_conv_rd_data_reg[23]_i_8/O[1]
                         net (fo=2, routed)           2.642    21.397    conv_alu_unit/added[42]_6[21]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.306    21.703 r  st_memory_conv_rd_data[23]_i_11/O
                         net (fo=1, routed)           0.000    21.703    st_memory_conv_rd_data[23]_i_11_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.236 r  st_memory_conv_rd_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.236    st_memory_conv_rd_data_reg[23]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.559 r  st_memory_conv_rd_data_reg[27]_i_3/O[1]
                         net (fo=2, routed)           1.008    23.567    conv_alu_unit/added[45]_14[25]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.306    23.873 r  st_memory_conv_rd_data[27]_i_6/O
                         net (fo=1, routed)           0.000    23.873    st_memory_conv_rd_data[27]_i_6_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.406 r  st_memory_conv_rd_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.406    st_memory_conv_rd_data_reg[27]_i_2_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.729 r  st_memory_conv_rd_data_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.968    25.697    processor/added[47]_26[29]
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.332    26.029 r  processor/st_memory_conv_rd_data[29]_i_1/O
                         net (fo=1, routed)           0.000    26.029    processor/st_execute_conv_rd_data[29]
    SLICE_X36Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940   100.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   102.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.496   104.533    processor/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[29]/C
                         clock pessimism              0.358   104.891    
                         clock uncertainty           -0.035   104.856    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.118   104.974    processor/st_memory_conv_rd_data_reg[29]
  -------------------------------------------------------------------
                         required time                        104.974    
                         arrival time                         -26.029    
  -------------------------------------------------------------------
                         slack                                 78.945    

Slack (MET) :             78.977ns  (required time - arrival time)
  Source:                 processor/conv_alu_unit/ARG__39/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_memory_conv_rd_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        20.694ns  (logic 11.163ns (53.943%)  route 9.531ns (46.057%))
  Logic Levels:           20  (CARRY4=13 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 104.533 - 100.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.879     5.259    processor/conv_alu_unit/clk_IBUF_BUFG
    DSP48_X4Y11          DSP48E1                                      r  processor/conv_alu_unit/ARG__39/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.268 r  processor/conv_alu_unit/ARG__39/P[0]
                         net (fo=2, routed)           1.195    10.463    processor/conv_alu_unit/mult[8]_39[0]
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    10.587 r  processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114/O
                         net (fo=1, routed)           0.000    10.587    processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.100    processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.540 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[11]_i_74/O[1]
                         net (fo=2, routed)           1.505    13.044    conv_alu_unit/added[4]_44[9]
    SLICE_X101Y31        LUT2 (Prop_lut2_I0_O)        0.306    13.350 r  st_memory_conv_rd_data[11]_i_77/O
                         net (fo=1, routed)           0.000    13.350    st_memory_conv_rd_data[11]_i_77_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.900 r  st_memory_conv_rd_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.900    st_memory_conv_rd_data_reg[11]_i_47_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.234 r  st_memory_conv_rd_data_reg[15]_i_47/O[1]
                         net (fo=2, routed)           1.035    15.270    conv_alu_unit/added[26]_3[13]
    SLICE_X94Y32         LUT2 (Prop_lut2_I0_O)        0.303    15.573 r  st_memory_conv_rd_data[15]_i_50/O
                         net (fo=1, routed)           0.000    15.573    st_memory_conv_rd_data[15]_i_50_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.106 r  st_memory_conv_rd_data_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.106    st_memory_conv_rd_data_reg[15]_i_30_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.429 r  st_memory_conv_rd_data_reg[19]_i_30/O[1]
                         net (fo=1, routed)           1.164    17.593    conv_alu_unit/added[37]_5[17]
    SLICE_X94Y43         LUT2 (Prop_lut2_I1_O)        0.306    17.899 r  st_memory_conv_rd_data[19]_i_17/O
                         net (fo=1, routed)           0.000    17.899    st_memory_conv_rd_data[19]_i_17_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.432 r  st_memory_conv_rd_data_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.432    st_memory_conv_rd_data_reg[19]_i_8_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.755 r  st_memory_conv_rd_data_reg[23]_i_8/O[1]
                         net (fo=2, routed)           2.642    21.397    conv_alu_unit/added[42]_6[21]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.306    21.703 r  st_memory_conv_rd_data[23]_i_11/O
                         net (fo=1, routed)           0.000    21.703    st_memory_conv_rd_data[23]_i_11_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.236 r  st_memory_conv_rd_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.236    st_memory_conv_rd_data_reg[23]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.559 r  st_memory_conv_rd_data_reg[27]_i_3/O[1]
                         net (fo=2, routed)           1.008    23.567    conv_alu_unit/added[45]_14[25]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.306    23.873 r  st_memory_conv_rd_data[27]_i_6/O
                         net (fo=1, routed)           0.000    23.873    st_memory_conv_rd_data[27]_i_6_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.406 r  st_memory_conv_rd_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.406    st_memory_conv_rd_data_reg[27]_i_2_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.645 r  st_memory_conv_rd_data_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.983    25.627    processor/added[47]_26[30]
    SLICE_X37Y49         LUT4 (Prop_lut4_I2_O)        0.326    25.953 r  processor/st_memory_conv_rd_data[30]_i_1/O
                         net (fo=1, routed)           0.000    25.953    processor/st_execute_conv_rd_data[30]
    SLICE_X37Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940   100.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   102.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.496   104.533    processor/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[30]/C
                         clock pessimism              0.358   104.891    
                         clock uncertainty           -0.035   104.856    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.075   104.931    processor/st_memory_conv_rd_data_reg[30]
  -------------------------------------------------------------------
                         required time                        104.931    
                         arrival time                         -25.953    
  -------------------------------------------------------------------
                         slack                                 78.977    

Slack (MET) :             79.032ns  (required time - arrival time)
  Source:                 processor/conv_alu_unit/ARG__39/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_memory_conv_rd_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        20.643ns  (logic 10.944ns (53.015%)  route 9.699ns (46.985%))
  Logic Levels:           19  (CARRY4=12 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 104.533 - 100.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.879     5.259    processor/conv_alu_unit/clk_IBUF_BUFG
    DSP48_X4Y11          DSP48E1                                      r  processor/conv_alu_unit/ARG__39/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.268 r  processor/conv_alu_unit/ARG__39/P[0]
                         net (fo=2, routed)           1.195    10.463    processor/conv_alu_unit/mult[8]_39[0]
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    10.587 r  processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114/O
                         net (fo=1, routed)           0.000    10.587    processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.100    processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.540 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[11]_i_74/O[1]
                         net (fo=2, routed)           1.505    13.044    conv_alu_unit/added[4]_44[9]
    SLICE_X101Y31        LUT2 (Prop_lut2_I0_O)        0.306    13.350 r  st_memory_conv_rd_data[11]_i_77/O
                         net (fo=1, routed)           0.000    13.350    st_memory_conv_rd_data[11]_i_77_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.900 r  st_memory_conv_rd_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.900    st_memory_conv_rd_data_reg[11]_i_47_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.234 r  st_memory_conv_rd_data_reg[15]_i_47/O[1]
                         net (fo=2, routed)           1.035    15.270    conv_alu_unit/added[26]_3[13]
    SLICE_X94Y32         LUT2 (Prop_lut2_I0_O)        0.303    15.573 r  st_memory_conv_rd_data[15]_i_50/O
                         net (fo=1, routed)           0.000    15.573    st_memory_conv_rd_data[15]_i_50_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.106 r  st_memory_conv_rd_data_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.106    st_memory_conv_rd_data_reg[15]_i_30_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.429 r  st_memory_conv_rd_data_reg[19]_i_30/O[1]
                         net (fo=1, routed)           1.164    17.593    conv_alu_unit/added[37]_5[17]
    SLICE_X94Y43         LUT2 (Prop_lut2_I1_O)        0.306    17.899 r  st_memory_conv_rd_data[19]_i_17/O
                         net (fo=1, routed)           0.000    17.899    st_memory_conv_rd_data[19]_i_17_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.432 r  st_memory_conv_rd_data_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.432    st_memory_conv_rd_data_reg[19]_i_8_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.755 r  st_memory_conv_rd_data_reg[23]_i_8/O[1]
                         net (fo=2, routed)           2.642    21.397    conv_alu_unit/added[42]_6[21]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.306    21.703 r  st_memory_conv_rd_data[23]_i_11/O
                         net (fo=1, routed)           0.000    21.703    st_memory_conv_rd_data[23]_i_11_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.236 r  st_memory_conv_rd_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.236    st_memory_conv_rd_data_reg[23]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.559 r  st_memory_conv_rd_data_reg[27]_i_3/O[1]
                         net (fo=2, routed)           1.008    23.567    conv_alu_unit/added[45]_14[25]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.306    23.873 r  st_memory_conv_rd_data[27]_i_6/O
                         net (fo=1, routed)           0.000    23.873    st_memory_conv_rd_data[27]_i_6_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.451 r  st_memory_conv_rd_data_reg[27]_i_2/O[2]
                         net (fo=1, routed)           1.151    25.601    processor/added[47]_26[26]
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.301    25.902 r  processor/st_memory_conv_rd_data[26]_i_1/O
                         net (fo=1, routed)           0.000    25.902    processor/st_execute_conv_rd_data[26]
    SLICE_X36Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940   100.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   102.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.496   104.533    processor/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[26]/C
                         clock pessimism              0.358   104.891    
                         clock uncertainty           -0.035   104.856    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.079   104.935    processor/st_memory_conv_rd_data_reg[26]
  -------------------------------------------------------------------
                         required time                        104.935    
                         arrival time                         -25.902    
  -------------------------------------------------------------------
                         slack                                 79.032    

Slack (MET) :             79.229ns  (required time - arrival time)
  Source:                 processor/conv_alu_unit/ARG__39/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_memory_conv_rd_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        20.399ns  (logic 11.112ns (54.474%)  route 9.287ns (45.526%))
  Logic Levels:           20  (CARRY4=13 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 104.533 - 100.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.879     5.259    processor/conv_alu_unit/clk_IBUF_BUFG
    DSP48_X4Y11          DSP48E1                                      r  processor/conv_alu_unit/ARG__39/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.268 r  processor/conv_alu_unit/ARG__39/P[0]
                         net (fo=2, routed)           1.195    10.463    processor/conv_alu_unit/mult[8]_39[0]
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    10.587 r  processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114/O
                         net (fo=1, routed)           0.000    10.587    processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.100    processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.540 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[11]_i_74/O[1]
                         net (fo=2, routed)           1.505    13.044    conv_alu_unit/added[4]_44[9]
    SLICE_X101Y31        LUT2 (Prop_lut2_I0_O)        0.306    13.350 r  st_memory_conv_rd_data[11]_i_77/O
                         net (fo=1, routed)           0.000    13.350    st_memory_conv_rd_data[11]_i_77_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.900 r  st_memory_conv_rd_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.900    st_memory_conv_rd_data_reg[11]_i_47_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.234 r  st_memory_conv_rd_data_reg[15]_i_47/O[1]
                         net (fo=2, routed)           1.035    15.270    conv_alu_unit/added[26]_3[13]
    SLICE_X94Y32         LUT2 (Prop_lut2_I0_O)        0.303    15.573 r  st_memory_conv_rd_data[15]_i_50/O
                         net (fo=1, routed)           0.000    15.573    st_memory_conv_rd_data[15]_i_50_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.106 r  st_memory_conv_rd_data_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.106    st_memory_conv_rd_data_reg[15]_i_30_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.429 r  st_memory_conv_rd_data_reg[19]_i_30/O[1]
                         net (fo=1, routed)           1.164    17.593    conv_alu_unit/added[37]_5[17]
    SLICE_X94Y43         LUT2 (Prop_lut2_I1_O)        0.306    17.899 r  st_memory_conv_rd_data[19]_i_17/O
                         net (fo=1, routed)           0.000    17.899    st_memory_conv_rd_data[19]_i_17_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.432 r  st_memory_conv_rd_data_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.432    st_memory_conv_rd_data_reg[19]_i_8_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.755 r  st_memory_conv_rd_data_reg[23]_i_8/O[1]
                         net (fo=2, routed)           2.642    21.397    conv_alu_unit/added[42]_6[21]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.306    21.703 r  st_memory_conv_rd_data[23]_i_11/O
                         net (fo=1, routed)           0.000    21.703    st_memory_conv_rd_data[23]_i_11_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.236 r  st_memory_conv_rd_data_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.236    st_memory_conv_rd_data_reg[23]_i_3_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.559 r  st_memory_conv_rd_data_reg[27]_i_3/O[1]
                         net (fo=2, routed)           1.008    23.567    conv_alu_unit/added[45]_14[25]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.306    23.873 r  st_memory_conv_rd_data[27]_i_6/O
                         net (fo=1, routed)           0.000    23.873    st_memory_conv_rd_data[27]_i_6_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.406 r  st_memory_conv_rd_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.406    st_memory_conv_rd_data_reg[27]_i_2_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.625 r  st_memory_conv_rd_data_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.738    25.363    processor/added[47]_26[28]
    SLICE_X37Y49         LUT4 (Prop_lut4_I2_O)        0.295    25.658 r  processor/st_memory_conv_rd_data[28]_i_1/O
                         net (fo=1, routed)           0.000    25.658    processor/st_execute_conv_rd_data[28]
    SLICE_X37Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940   100.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   102.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.496   104.533    processor/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[28]/C
                         clock pessimism              0.358   104.891    
                         clock uncertainty           -0.035   104.856    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.031   104.887    processor/st_memory_conv_rd_data_reg[28]
  -------------------------------------------------------------------
                         required time                        104.887    
                         arrival time                         -25.658    
  -------------------------------------------------------------------
                         slack                                 79.229    

Slack (MET) :             79.308ns  (required time - arrival time)
  Source:                 processor/conv_alu_unit/ARG__39/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_memory_conv_rd_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        20.369ns  (logic 10.694ns (52.501%)  route 9.675ns (47.499%))
  Logic Levels:           19  (CARRY4=12 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 104.533 - 100.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.879     5.259    processor/conv_alu_unit/clk_IBUF_BUFG
    DSP48_X4Y11          DSP48E1                                      r  processor/conv_alu_unit/ARG__39/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.268 r  processor/conv_alu_unit/ARG__39/P[0]
                         net (fo=2, routed)           1.195    10.463    processor/conv_alu_unit/mult[8]_39[0]
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    10.587 r  processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114/O
                         net (fo=1, routed)           0.000    10.587    processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.100    processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.540 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[11]_i_74/O[1]
                         net (fo=2, routed)           1.505    13.044    conv_alu_unit/added[4]_44[9]
    SLICE_X101Y31        LUT2 (Prop_lut2_I0_O)        0.306    13.350 r  st_memory_conv_rd_data[11]_i_77/O
                         net (fo=1, routed)           0.000    13.350    st_memory_conv_rd_data[11]_i_77_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.900 r  st_memory_conv_rd_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.900    st_memory_conv_rd_data_reg[11]_i_47_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.234 r  st_memory_conv_rd_data_reg[15]_i_47/O[1]
                         net (fo=2, routed)           1.035    15.270    conv_alu_unit/added[26]_3[13]
    SLICE_X94Y32         LUT2 (Prop_lut2_I0_O)        0.303    15.573 r  st_memory_conv_rd_data[15]_i_50/O
                         net (fo=1, routed)           0.000    15.573    st_memory_conv_rd_data[15]_i_50_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.216 r  st_memory_conv_rd_data_reg[15]_i_30/O[3]
                         net (fo=1, routed)           1.363    17.578    conv_alu_unit/added[37]_5[15]
    SLICE_X94Y42         LUT2 (Prop_lut2_I1_O)        0.307    17.885 r  st_memory_conv_rd_data[15]_i_15/O
                         net (fo=1, routed)           0.000    17.885    st_memory_conv_rd_data[15]_i_15_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.261 r  st_memory_conv_rd_data_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.261    st_memory_conv_rd_data_reg[15]_i_8_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.584 r  st_memory_conv_rd_data_reg[19]_i_8/O[1]
                         net (fo=2, routed)           2.642    21.226    conv_alu_unit/added[42]_6[17]
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.306    21.532 r  st_memory_conv_rd_data[19]_i_11/O
                         net (fo=1, routed)           0.000    21.532    st_memory_conv_rd_data[19]_i_11_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.065 r  st_memory_conv_rd_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.065    st_memory_conv_rd_data_reg[19]_i_3_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.380 r  st_memory_conv_rd_data_reg[23]_i_3/O[3]
                         net (fo=2, routed)           0.976    23.356    conv_alu_unit/added[45]_14[23]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.307    23.663 r  st_memory_conv_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.000    23.663    st_memory_conv_rd_data[23]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.039 r  st_memory_conv_rd_data_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.039    st_memory_conv_rd_data_reg[23]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.362 r  st_memory_conv_rd_data_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.961    25.322    processor/added[47]_26[25]
    SLICE_X36Y49         LUT4 (Prop_lut4_I2_O)        0.306    25.628 r  processor/st_memory_conv_rd_data[25]_i_1/O
                         net (fo=1, routed)           0.000    25.628    processor/st_execute_conv_rd_data[25]
    SLICE_X36Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940   100.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   102.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.496   104.533    processor/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[25]/C
                         clock pessimism              0.358   104.891    
                         clock uncertainty           -0.035   104.856    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.081   104.937    processor/st_memory_conv_rd_data_reg[25]
  -------------------------------------------------------------------
                         required time                        104.937    
                         arrival time                         -25.628    
  -------------------------------------------------------------------
                         slack                                 79.308    

Slack (MET) :             79.463ns  (required time - arrival time)
  Source:                 processor/conv_alu_unit/ARG__39/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_memory_conv_rd_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        20.134ns  (logic 10.415ns (51.728%)  route 9.719ns (48.272%))
  Logic Levels:           18  (CARRY4=11 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 104.517 - 100.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.879     5.259    processor/conv_alu_unit/clk_IBUF_BUFG
    DSP48_X4Y11          DSP48E1                                      r  processor/conv_alu_unit/ARG__39/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.268 r  processor/conv_alu_unit/ARG__39/P[0]
                         net (fo=2, routed)           1.195    10.463    processor/conv_alu_unit/mult[8]_39[0]
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    10.587 r  processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114/O
                         net (fo=1, routed)           0.000    10.587    processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.100    processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.540 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[11]_i_74/O[1]
                         net (fo=2, routed)           1.505    13.044    conv_alu_unit/added[4]_44[9]
    SLICE_X101Y31        LUT2 (Prop_lut2_I0_O)        0.306    13.350 r  st_memory_conv_rd_data[11]_i_77/O
                         net (fo=1, routed)           0.000    13.350    st_memory_conv_rd_data[11]_i_77_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.900 r  st_memory_conv_rd_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.900    st_memory_conv_rd_data_reg[11]_i_47_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.234 r  st_memory_conv_rd_data_reg[15]_i_47/O[1]
                         net (fo=2, routed)           1.035    15.270    conv_alu_unit/added[26]_3[13]
    SLICE_X94Y32         LUT2 (Prop_lut2_I0_O)        0.303    15.573 r  st_memory_conv_rd_data[15]_i_50/O
                         net (fo=1, routed)           0.000    15.573    st_memory_conv_rd_data[15]_i_50_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.216 r  st_memory_conv_rd_data_reg[15]_i_30/O[3]
                         net (fo=1, routed)           1.363    17.578    conv_alu_unit/added[37]_5[15]
    SLICE_X94Y42         LUT2 (Prop_lut2_I1_O)        0.307    17.885 r  st_memory_conv_rd_data[15]_i_15/O
                         net (fo=1, routed)           0.000    17.885    st_memory_conv_rd_data[15]_i_15_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.261 r  st_memory_conv_rd_data_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.261    st_memory_conv_rd_data_reg[15]_i_8_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.584 r  st_memory_conv_rd_data_reg[19]_i_8/O[1]
                         net (fo=2, routed)           2.642    21.226    conv_alu_unit/added[42]_6[17]
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.306    21.532 r  st_memory_conv_rd_data[19]_i_11/O
                         net (fo=1, routed)           0.000    21.532    st_memory_conv_rd_data[19]_i_11_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.110 r  st_memory_conv_rd_data_reg[19]_i_3/O[2]
                         net (fo=2, routed)           0.956    23.066    conv_alu_unit/added[45]_14[18]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.301    23.367 r  st_memory_conv_rd_data[19]_i_5/O
                         net (fo=1, routed)           0.000    23.367    st_memory_conv_rd_data[19]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.747 r  st_memory_conv_rd_data_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.747    st_memory_conv_rd_data_reg[19]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.062 r  st_memory_conv_rd_data_reg[23]_i_2/O[3]
                         net (fo=1, routed)           1.024    25.086    processor/added[47]_26[23]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.307    25.393 r  processor/st_memory_conv_rd_data[23]_i_1/O
                         net (fo=1, routed)           0.000    25.393    processor/st_execute_conv_rd_data[23]
    SLICE_X37Y51         FDRE                                         r  processor/st_memory_conv_rd_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940   100.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   102.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.480   104.517    processor/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  processor/st_memory_conv_rd_data_reg[23]/C
                         clock pessimism              0.344   104.860    
                         clock uncertainty           -0.035   104.825    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)        0.031   104.856    processor/st_memory_conv_rd_data_reg[23]
  -------------------------------------------------------------------
                         required time                        104.856    
                         arrival time                         -25.393    
  -------------------------------------------------------------------
                         slack                                 79.463    

Slack (MET) :             79.504ns  (required time - arrival time)
  Source:                 processor/conv_alu_unit/ARG__39/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_memory_conv_rd_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        20.123ns  (logic 10.333ns (51.348%)  route 9.790ns (48.652%))
  Logic Levels:           18  (CARRY4=11 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 104.533 - 100.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.879     5.259    processor/conv_alu_unit/clk_IBUF_BUFG
    DSP48_X4Y11          DSP48E1                                      r  processor/conv_alu_unit/ARG__39/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.268 r  processor/conv_alu_unit/ARG__39/P[0]
                         net (fo=2, routed)           1.195    10.463    processor/conv_alu_unit/mult[8]_39[0]
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    10.587 r  processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114/O
                         net (fo=1, routed)           0.000    10.587    processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.100    processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.540 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[11]_i_74/O[1]
                         net (fo=2, routed)           1.505    13.044    conv_alu_unit/added[4]_44[9]
    SLICE_X101Y31        LUT2 (Prop_lut2_I0_O)        0.306    13.350 r  st_memory_conv_rd_data[11]_i_77/O
                         net (fo=1, routed)           0.000    13.350    st_memory_conv_rd_data[11]_i_77_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.900 r  st_memory_conv_rd_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.900    st_memory_conv_rd_data_reg[11]_i_47_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.234 r  st_memory_conv_rd_data_reg[15]_i_47/O[1]
                         net (fo=2, routed)           1.035    15.270    conv_alu_unit/added[26]_3[13]
    SLICE_X94Y32         LUT2 (Prop_lut2_I0_O)        0.303    15.573 r  st_memory_conv_rd_data[15]_i_50/O
                         net (fo=1, routed)           0.000    15.573    st_memory_conv_rd_data[15]_i_50_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.216 r  st_memory_conv_rd_data_reg[15]_i_30/O[3]
                         net (fo=1, routed)           1.363    17.578    conv_alu_unit/added[37]_5[15]
    SLICE_X94Y42         LUT2 (Prop_lut2_I1_O)        0.307    17.885 r  st_memory_conv_rd_data[15]_i_15/O
                         net (fo=1, routed)           0.000    17.885    st_memory_conv_rd_data[15]_i_15_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.261 r  st_memory_conv_rd_data_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.261    st_memory_conv_rd_data_reg[15]_i_8_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.584 r  st_memory_conv_rd_data_reg[19]_i_8/O[1]
                         net (fo=2, routed)           2.642    21.226    conv_alu_unit/added[42]_6[17]
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.306    21.532 r  st_memory_conv_rd_data[19]_i_11/O
                         net (fo=1, routed)           0.000    21.532    st_memory_conv_rd_data[19]_i_11_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.110 r  st_memory_conv_rd_data_reg[19]_i_3/O[2]
                         net (fo=2, routed)           0.956    23.066    conv_alu_unit/added[45]_14[18]
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.301    23.367 r  st_memory_conv_rd_data[19]_i_5/O
                         net (fo=1, routed)           0.000    23.367    st_memory_conv_rd_data[19]_i_5_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.747 r  st_memory_conv_rd_data_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.747    st_memory_conv_rd_data_reg[19]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.986 r  st_memory_conv_rd_data_reg[23]_i_2/O[2]
                         net (fo=1, routed)           1.096    25.081    processor/added[47]_26[22]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.301    25.382 r  processor/st_memory_conv_rd_data[22]_i_1/O
                         net (fo=1, routed)           0.000    25.382    processor/st_execute_conv_rd_data[22]
    SLICE_X37Y48         FDRE                                         r  processor/st_memory_conv_rd_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940   100.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   102.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.496   104.533    processor/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  processor/st_memory_conv_rd_data_reg[22]/C
                         clock pessimism              0.358   104.891    
                         clock uncertainty           -0.035   104.856    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.031   104.887    processor/st_memory_conv_rd_data_reg[22]
  -------------------------------------------------------------------
                         required time                        104.887    
                         arrival time                         -25.382    
  -------------------------------------------------------------------
                         slack                                 79.504    

Slack (MET) :             79.547ns  (required time - arrival time)
  Source:                 processor/conv_alu_unit/ARG__39/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_memory_conv_rd_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        20.081ns  (logic 10.579ns (52.681%)  route 9.502ns (47.319%))
  Logic Levels:           19  (CARRY4=12 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 104.533 - 100.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.879     5.259    processor/conv_alu_unit/clk_IBUF_BUFG
    DSP48_X4Y11          DSP48E1                                      r  processor/conv_alu_unit/ARG__39/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.268 r  processor/conv_alu_unit/ARG__39/P[0]
                         net (fo=2, routed)           1.195    10.463    processor/conv_alu_unit/mult[8]_39[0]
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    10.587 r  processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114/O
                         net (fo=1, routed)           0.000    10.587    processor/conv_alu_unit/st_memory_conv_rd_data[3]_i_114_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.100 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.100    processor/conv_alu_unit/st_memory_conv_rd_data_reg[3]_i_74_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.217    processor/conv_alu_unit/st_memory_conv_rd_data_reg[7]_i_74_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.540 r  processor/conv_alu_unit/st_memory_conv_rd_data_reg[11]_i_74/O[1]
                         net (fo=2, routed)           1.505    13.044    conv_alu_unit/added[4]_44[9]
    SLICE_X101Y31        LUT2 (Prop_lut2_I0_O)        0.306    13.350 r  st_memory_conv_rd_data[11]_i_77/O
                         net (fo=1, routed)           0.000    13.350    st_memory_conv_rd_data[11]_i_77_n_0
    SLICE_X101Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.900 r  st_memory_conv_rd_data_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.900    st_memory_conv_rd_data_reg[11]_i_47_n_0
    SLICE_X101Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.234 r  st_memory_conv_rd_data_reg[15]_i_47/O[1]
                         net (fo=2, routed)           1.035    15.270    conv_alu_unit/added[26]_3[13]
    SLICE_X94Y32         LUT2 (Prop_lut2_I0_O)        0.303    15.573 r  st_memory_conv_rd_data[15]_i_50/O
                         net (fo=1, routed)           0.000    15.573    st_memory_conv_rd_data[15]_i_50_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.216 r  st_memory_conv_rd_data_reg[15]_i_30/O[3]
                         net (fo=1, routed)           1.363    17.578    conv_alu_unit/added[37]_5[15]
    SLICE_X94Y42         LUT2 (Prop_lut2_I1_O)        0.307    17.885 r  st_memory_conv_rd_data[15]_i_15/O
                         net (fo=1, routed)           0.000    17.885    st_memory_conv_rd_data[15]_i_15_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.261 r  st_memory_conv_rd_data_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.261    st_memory_conv_rd_data_reg[15]_i_8_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.584 r  st_memory_conv_rd_data_reg[19]_i_8/O[1]
                         net (fo=2, routed)           2.642    21.226    conv_alu_unit/added[42]_6[17]
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.306    21.532 r  st_memory_conv_rd_data[19]_i_11/O
                         net (fo=1, routed)           0.000    21.532    st_memory_conv_rd_data[19]_i_11_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.065 r  st_memory_conv_rd_data_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.065    st_memory_conv_rd_data_reg[19]_i_3_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.380 r  st_memory_conv_rd_data_reg[23]_i_3/O[3]
                         net (fo=2, routed)           0.976    23.356    conv_alu_unit/added[45]_14[23]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.307    23.663 r  st_memory_conv_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.000    23.663    st_memory_conv_rd_data[23]_i_4_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.039 r  st_memory_conv_rd_data_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.039    st_memory_conv_rd_data_reg[23]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.258 r  st_memory_conv_rd_data_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.788    25.045    processor/added[47]_26[24]
    SLICE_X37Y48         LUT4 (Prop_lut4_I2_O)        0.295    25.340 r  processor/st_memory_conv_rd_data[24]_i_1/O
                         net (fo=1, routed)           0.000    25.340    processor/st_execute_conv_rd_data[24]
    SLICE_X37Y48         FDRE                                         r  processor/st_memory_conv_rd_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    U14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940   100.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006   102.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        1.496   104.533    processor/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  processor/st_memory_conv_rd_data_reg[24]/C
                         clock pessimism              0.358   104.891    
                         clock uncertainty           -0.035   104.856    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.032   104.888    processor/st_memory_conv_rd_data_reg[24]
  -------------------------------------------------------------------
                         required time                        104.888    
                         arrival time                         -25.340    
  -------------------------------------------------------------------
                         slack                                 79.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 processor/st_memory_conv_rd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_writeback_conv_rd_data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.184%)  route 0.207ns (61.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.563     1.565    processor/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     1.693 r  processor/st_memory_conv_rd_data_reg[3]/Q
                         net (fo=2, routed)           0.207     1.900    processor/st_memory_conv_rd_data[3]
    SLICE_X37Y50         FDRE                                         r  processor/st_writeback_conv_rd_data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.825     2.077    processor/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  processor/st_writeback_conv_rd_data_in_reg[3]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.019     1.846    processor/st_writeback_conv_rd_data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 processor/st_memory_conv_rd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_writeback_conv_rd_data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.444%)  route 0.205ns (61.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.563     1.565    processor/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  processor/st_memory_conv_rd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.128     1.693 r  processor/st_memory_conv_rd_data_reg[9]/Q
                         net (fo=2, routed)           0.205     1.898    processor/st_memory_conv_rd_data[9]
    SLICE_X38Y53         FDRE                                         r  processor/st_writeback_conv_rd_data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.824     2.076    processor/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  processor/st_writeback_conv_rd_data_in_reg[9]/C
                         clock pessimism             -0.250     1.826    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.010     1.836    processor/st_writeback_conv_rd_data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 processor/st_memory_conv_rd_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_writeback_conv_rd_data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.109%)  route 0.249ns (63.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.563     1.565    processor/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.706 r  processor/st_memory_conv_rd_data_reg[10]/Q
                         net (fo=2, routed)           0.249     1.955    processor/st_memory_conv_rd_data[10]
    SLICE_X37Y50         FDRE                                         r  processor/st_writeback_conv_rd_data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.825     2.077    processor/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  processor/st_writeback_conv_rd_data_in_reg[10]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.066     1.893    processor/st_writeback_conv_rd_data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 processor/st_memory_conv_rd_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_writeback_conv_rd_data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.465%)  route 0.178ns (54.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.563     1.565    processor/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.148     1.713 r  processor/st_memory_conv_rd_data_reg[4]/Q
                         net (fo=2, routed)           0.178     1.891    processor/st_memory_conv_rd_data[4]
    SLICE_X34Y50         FDRE                                         r  processor/st_writeback_conv_rd_data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.826     2.078    processor/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  processor/st_writeback_conv_rd_data_in_reg[4]/C
                         clock pessimism             -0.250     1.828    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)        -0.002     1.826    processor/st_writeback_conv_rd_data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 processor/st_memory_conv_rd_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_writeback_conv_rd_data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.256%)  route 0.259ns (64.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.563     1.565    processor/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  processor/st_memory_conv_rd_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.706 r  processor/st_memory_conv_rd_data_reg[12]/Q
                         net (fo=2, routed)           0.259     1.965    processor/st_memory_conv_rd_data[12]
    SLICE_X38Y53         FDRE                                         r  processor/st_writeback_conv_rd_data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.824     2.076    processor/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  processor/st_writeback_conv_rd_data_in_reg[12]/C
                         clock pessimism             -0.250     1.826    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.059     1.885    processor/st_writeback_conv_rd_data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 processor/st_decode_instruction_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/st_execute_rs1_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.113%)  route 0.261ns (64.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.553     1.555    processor/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  processor/st_decode_instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  processor/st_decode_instruction_reg[16]/Q
                         net (fo=40, routed)          0.261     1.957    processor/rs1_addr[1]
    SLICE_X46Y51         FDRE                                         r  processor/st_execute_rs1_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.825     2.077    processor/clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  processor/st_execute_rs1_addr_reg[1]/C
                         clock pessimism             -0.255     1.822    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.052     1.874    processor/st_execute_rs1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 imem_if/wb_outputs_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            imem/memory_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.609%)  route 0.167ns (50.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.576     1.578    imem_if/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  imem_if/wb_outputs_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  imem_if/wb_outputs_adr_reg[4]/Q
                         net (fo=2, routed)           0.167     1.909    imem/Q[2]
    RAMB36_X3Y10         RAMB36E1                                     r  imem/memory_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.888     2.141    imem/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  imem/memory_reg/CLKBWRCLK
                         clock pessimism             -0.503     1.638    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.821    imem/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 imem_if/wb_outputs_adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            imem/memory_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.609%)  route 0.167ns (50.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.576     1.578    imem_if/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  imem_if/wb_outputs_adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  imem_if/wb_outputs_adr_reg[6]/Q
                         net (fo=2, routed)           0.167     1.909    imem/Q[4]
    RAMB36_X3Y10         RAMB36E1                                     r  imem/memory_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.888     2.141    imem/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  imem/memory_reg/CLKBWRCLK
                         clock pessimism             -0.503     1.638    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.821    imem/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 imem_if/wb_outputs_adr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            imem/memory_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.358%)  route 0.168ns (50.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.576     1.578    imem_if/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  imem_if/wb_outputs_adr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.742 r  imem_if/wb_outputs_adr_reg[7]/Q
                         net (fo=2, routed)           0.168     1.910    imem/Q[5]
    RAMB36_X3Y10         RAMB36E1                                     r  imem/memory_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.888     2.141    imem/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  imem/memory_reg/CLKBWRCLK
                         clock pessimism             -0.503     1.638    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.821    imem/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dmem_if/wb_outputs_dat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/memory_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.556     1.558    dmem_if/clk_IBUF_BUFG
    SLICE_X33Y60         FDRE                                         r  dmem_if/wb_outputs_dat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  dmem_if/wb_outputs_dat_reg[4]/Q
                         net (fo=1, routed)           0.160     1.859    dmem/p_2_in[4]
    RAMB36_X2Y12         RAMB36E1                                     r  dmem/memory_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=2554, routed)        0.862     2.115    dmem/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  dmem/memory_reg_0/CLKARDCLK
                         clock pessimism             -0.501     1.614    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.769    dmem/memory_reg_0
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y12  dmem/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y9   dmem/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y10  dmem/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y11  dmem/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y10  imem/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y12  dmem/memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y9   dmem/memory_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y10  dmem/memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y11  dmem/memory_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y10  imem/memory_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y63  processor/regfile/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y63  processor/regfile/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y63  processor/regfile/registers_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y63  processor/regfile/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y63  processor/regfile/registers_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y63  processor/regfile/registers_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y63  processor/regfile/registers_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y63  processor/regfile/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y63  processor/regfile/registers_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y63  processor/regfile/registers_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y60  processor/regfile/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y60  processor/regfile/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y60  processor/regfile/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y60  processor/regfile/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y60  processor/regfile/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y60  processor/regfile/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y60  processor/regfile/registers_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y60  processor/regfile/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y66  processor/regfile/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X46Y66  processor/regfile/registers_reg_r1_0_31_30_31/RAMA_D1/CLK



