
PWM001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001044  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08001150  08001150  00011150  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001170  08001170  00011170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001174  08001174  00011174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08001178  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000006c  2000000c  08001184  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000078  08001184  00020078  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00008898  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000163c  00000000  00000000  000288cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000047cf  00000000  00000000  00029f09  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000006b8  00000000  00000000  0002e6d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000900  00000000  00000000  0002ed90  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000033ca  00000000  00000000  0002f690  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000296c  00000000  00000000  00032a5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000353c6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001388  00000000  00000000  00035444  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001138 	.word	0x08001138

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001138 	.word	0x08001138

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f880 	bl	8000268 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 f842 	bl	8000200 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f81b 	bl	80001dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f000 feea 	bl	8000f84 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	2000002c 	.word	0x2000002c
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	2000002c 	.word	0x2000002c

080001dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001dc:	4a07      	ldr	r2, [pc, #28]	; (80001fc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80001de:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001e0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80001e2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001e6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80001ea:	041b      	lsls	r3, r3, #16
 80001ec:	0c1b      	lsrs	r3, r3, #16
 80001ee:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80001f6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80001f8:	60d3      	str	r3, [r2, #12]
 80001fa:	4770      	bx	lr
 80001fc:	e000ed00 	.word	0xe000ed00

08000200 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000200:	4b17      	ldr	r3, [pc, #92]	; (8000260 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000202:	b530      	push	{r4, r5, lr}
 8000204:	68dc      	ldr	r4, [r3, #12]
 8000206:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800020a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800020e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000210:	2b04      	cmp	r3, #4
 8000212:	bf28      	it	cs
 8000214:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000216:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000218:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800021c:	bf98      	it	ls
 800021e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000220:	fa05 f303 	lsl.w	r3, r5, r3
 8000224:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000228:	bf88      	it	hi
 800022a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800022c:	4019      	ands	r1, r3
 800022e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000230:	fa05 f404 	lsl.w	r4, r5, r4
 8000234:	3c01      	subs	r4, #1
 8000236:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000238:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023a:	ea42 0201 	orr.w	r2, r2, r1
 800023e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000242:	bfa9      	itett	ge
 8000244:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000248:	4b06      	ldrlt	r3, [pc, #24]	; (8000264 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800024a:	b2d2      	uxtbge	r2, r2
 800024c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000250:	bfbb      	ittet	lt
 8000252:	f000 000f 	andlt.w	r0, r0, #15
 8000256:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000258:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800025c:	541a      	strblt	r2, [r3, r0]
 800025e:	bd30      	pop	{r4, r5, pc}
 8000260:	e000ed00 	.word	0xe000ed00
 8000264:	e000ed14 	.word	0xe000ed14

08000268 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000268:	3801      	subs	r0, #1
 800026a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800026e:	d20a      	bcs.n	8000286 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000270:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000272:	4b06      	ldr	r3, [pc, #24]	; (800028c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000274:	4a06      	ldr	r2, [pc, #24]	; (8000290 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000276:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000278:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800027c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800027e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000280:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000282:	601a      	str	r2, [r3, #0]
 8000284:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000286:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000288:	4770      	bx	lr
 800028a:	bf00      	nop
 800028c:	e000e010 	.word	0xe000e010
 8000290:	e000ed00 	.word	0xe000ed00

08000294 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000294:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000298:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800029a:	4626      	mov	r6, r4
 800029c:	4b66      	ldr	r3, [pc, #408]	; (8000438 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800029e:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000448 <HAL_GPIO_Init+0x1b4>
 80002a2:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 800044c <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80002a6:	680a      	ldr	r2, [r1, #0]
 80002a8:	fa32 f506 	lsrs.w	r5, r2, r6
 80002ac:	d102      	bne.n	80002b4 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80002ae:	b003      	add	sp, #12
 80002b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80002b4:	f04f 0801 	mov.w	r8, #1
 80002b8:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002bc:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80002c0:	4590      	cmp	r8, r2
 80002c2:	d17f      	bne.n	80003c4 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80002c4:	684d      	ldr	r5, [r1, #4]
 80002c6:	2d12      	cmp	r5, #18
 80002c8:	f000 80aa 	beq.w	8000420 <HAL_GPIO_Init+0x18c>
 80002cc:	f200 8083 	bhi.w	80003d6 <HAL_GPIO_Init+0x142>
 80002d0:	2d02      	cmp	r5, #2
 80002d2:	f000 80a2 	beq.w	800041a <HAL_GPIO_Init+0x186>
 80002d6:	d877      	bhi.n	80003c8 <HAL_GPIO_Init+0x134>
 80002d8:	2d00      	cmp	r5, #0
 80002da:	f000 8089 	beq.w	80003f0 <HAL_GPIO_Init+0x15c>
 80002de:	2d01      	cmp	r5, #1
 80002e0:	f000 8099 	beq.w	8000416 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80002e4:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80002e8:	2aff      	cmp	r2, #255	; 0xff
 80002ea:	bf93      	iteet	ls
 80002ec:	4682      	movls	sl, r0
 80002ee:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80002f2:	3d08      	subhi	r5, #8
 80002f4:	f8d0 b000 	ldrls.w	fp, [r0]
 80002f8:	bf92      	itee	ls
 80002fa:	00b5      	lslls	r5, r6, #2
 80002fc:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000300:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000302:	fa09 f805 	lsl.w	r8, r9, r5
 8000306:	ea2b 0808 	bic.w	r8, fp, r8
 800030a:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800030e:	bf88      	it	hi
 8000310:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000314:	ea48 0505 	orr.w	r5, r8, r5
 8000318:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800031c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000320:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000324:	d04e      	beq.n	80003c4 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000326:	4d45      	ldr	r5, [pc, #276]	; (800043c <HAL_GPIO_Init+0x1a8>)
 8000328:	4f44      	ldr	r7, [pc, #272]	; (800043c <HAL_GPIO_Init+0x1a8>)
 800032a:	69ad      	ldr	r5, [r5, #24]
 800032c:	f026 0803 	bic.w	r8, r6, #3
 8000330:	f045 0501 	orr.w	r5, r5, #1
 8000334:	61bd      	str	r5, [r7, #24]
 8000336:	69bd      	ldr	r5, [r7, #24]
 8000338:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800033c:	f005 0501 	and.w	r5, r5, #1
 8000340:	9501      	str	r5, [sp, #4]
 8000342:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000346:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800034a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800034c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000350:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000354:	fa09 f90b 	lsl.w	r9, r9, fp
 8000358:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800035c:	4d38      	ldr	r5, [pc, #224]	; (8000440 <HAL_GPIO_Init+0x1ac>)
 800035e:	42a8      	cmp	r0, r5
 8000360:	d063      	beq.n	800042a <HAL_GPIO_Init+0x196>
 8000362:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000366:	42a8      	cmp	r0, r5
 8000368:	d061      	beq.n	800042e <HAL_GPIO_Init+0x19a>
 800036a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800036e:	42a8      	cmp	r0, r5
 8000370:	d05f      	beq.n	8000432 <HAL_GPIO_Init+0x19e>
 8000372:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000376:	42a8      	cmp	r0, r5
 8000378:	bf0c      	ite	eq
 800037a:	2503      	moveq	r5, #3
 800037c:	2504      	movne	r5, #4
 800037e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000382:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000386:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800038a:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800038c:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000390:	bf14      	ite	ne
 8000392:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000394:	4395      	biceq	r5, r2
 8000396:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000398:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800039a:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800039e:	bf14      	ite	ne
 80003a0:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80003a2:	4395      	biceq	r5, r2
 80003a4:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80003a6:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80003a8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80003ac:	bf14      	ite	ne
 80003ae:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80003b0:	4395      	biceq	r5, r2
 80003b2:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80003b4:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80003b6:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80003ba:	bf14      	ite	ne
 80003bc:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80003be:	ea25 0202 	biceq.w	r2, r5, r2
 80003c2:	60da      	str	r2, [r3, #12]
	position++;
 80003c4:	3601      	adds	r6, #1
 80003c6:	e76e      	b.n	80002a6 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80003c8:	2d03      	cmp	r5, #3
 80003ca:	d022      	beq.n	8000412 <HAL_GPIO_Init+0x17e>
 80003cc:	2d11      	cmp	r5, #17
 80003ce:	d189      	bne.n	80002e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80003d0:	68cc      	ldr	r4, [r1, #12]
 80003d2:	3404      	adds	r4, #4
          break;
 80003d4:	e786      	b.n	80002e4 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80003d6:	4f1b      	ldr	r7, [pc, #108]	; (8000444 <HAL_GPIO_Init+0x1b0>)
 80003d8:	42bd      	cmp	r5, r7
 80003da:	d009      	beq.n	80003f0 <HAL_GPIO_Init+0x15c>
 80003dc:	d812      	bhi.n	8000404 <HAL_GPIO_Init+0x170>
 80003de:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000450 <HAL_GPIO_Init+0x1bc>
 80003e2:	454d      	cmp	r5, r9
 80003e4:	d004      	beq.n	80003f0 <HAL_GPIO_Init+0x15c>
 80003e6:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80003ea:	454d      	cmp	r5, r9
 80003ec:	f47f af7a 	bne.w	80002e4 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80003f0:	688c      	ldr	r4, [r1, #8]
 80003f2:	b1c4      	cbz	r4, 8000426 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80003f4:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 80003f6:	bf0c      	ite	eq
 80003f8:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80003fc:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000400:	2408      	movs	r4, #8
 8000402:	e76f      	b.n	80002e4 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000404:	4575      	cmp	r5, lr
 8000406:	d0f3      	beq.n	80003f0 <HAL_GPIO_Init+0x15c>
 8000408:	4565      	cmp	r5, ip
 800040a:	d0f1      	beq.n	80003f0 <HAL_GPIO_Init+0x15c>
 800040c:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000454 <HAL_GPIO_Init+0x1c0>
 8000410:	e7eb      	b.n	80003ea <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000412:	2400      	movs	r4, #0
 8000414:	e766      	b.n	80002e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000416:	68cc      	ldr	r4, [r1, #12]
          break;
 8000418:	e764      	b.n	80002e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800041a:	68cc      	ldr	r4, [r1, #12]
 800041c:	3408      	adds	r4, #8
          break;
 800041e:	e761      	b.n	80002e4 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000420:	68cc      	ldr	r4, [r1, #12]
 8000422:	340c      	adds	r4, #12
          break;
 8000424:	e75e      	b.n	80002e4 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000426:	2404      	movs	r4, #4
 8000428:	e75c      	b.n	80002e4 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800042a:	2500      	movs	r5, #0
 800042c:	e7a7      	b.n	800037e <HAL_GPIO_Init+0xea>
 800042e:	2501      	movs	r5, #1
 8000430:	e7a5      	b.n	800037e <HAL_GPIO_Init+0xea>
 8000432:	2502      	movs	r5, #2
 8000434:	e7a3      	b.n	800037e <HAL_GPIO_Init+0xea>
 8000436:	bf00      	nop
 8000438:	40010400 	.word	0x40010400
 800043c:	40021000 	.word	0x40021000
 8000440:	40010800 	.word	0x40010800
 8000444:	10210000 	.word	0x10210000
 8000448:	10310000 	.word	0x10310000
 800044c:	10320000 	.word	0x10320000
 8000450:	10110000 	.word	0x10110000
 8000454:	10220000 	.word	0x10220000

08000458 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000458:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800045c:	4605      	mov	r5, r0
 800045e:	b908      	cbnz	r0, 8000464 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8000460:	2001      	movs	r0, #1
 8000462:	e03c      	b.n	80004de <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000464:	6803      	ldr	r3, [r0, #0]
 8000466:	07db      	lsls	r3, r3, #31
 8000468:	d410      	bmi.n	800048c <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800046a:	682b      	ldr	r3, [r5, #0]
 800046c:	079f      	lsls	r7, r3, #30
 800046e:	d45d      	bmi.n	800052c <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000470:	682b      	ldr	r3, [r5, #0]
 8000472:	0719      	lsls	r1, r3, #28
 8000474:	f100 8094 	bmi.w	80005a0 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000478:	682b      	ldr	r3, [r5, #0]
 800047a:	075a      	lsls	r2, r3, #29
 800047c:	f100 80be 	bmi.w	80005fc <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000480:	69e8      	ldr	r0, [r5, #28]
 8000482:	2800      	cmp	r0, #0
 8000484:	f040 812c 	bne.w	80006e0 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8000488:	2000      	movs	r0, #0
 800048a:	e028      	b.n	80004de <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800048c:	4c8f      	ldr	r4, [pc, #572]	; (80006cc <HAL_RCC_OscConfig+0x274>)
 800048e:	6863      	ldr	r3, [r4, #4]
 8000490:	f003 030c 	and.w	r3, r3, #12
 8000494:	2b04      	cmp	r3, #4
 8000496:	d007      	beq.n	80004a8 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000498:	6863      	ldr	r3, [r4, #4]
 800049a:	f003 030c 	and.w	r3, r3, #12
 800049e:	2b08      	cmp	r3, #8
 80004a0:	d109      	bne.n	80004b6 <HAL_RCC_OscConfig+0x5e>
 80004a2:	6863      	ldr	r3, [r4, #4]
 80004a4:	03de      	lsls	r6, r3, #15
 80004a6:	d506      	bpl.n	80004b6 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80004a8:	6823      	ldr	r3, [r4, #0]
 80004aa:	039c      	lsls	r4, r3, #14
 80004ac:	d5dd      	bpl.n	800046a <HAL_RCC_OscConfig+0x12>
 80004ae:	686b      	ldr	r3, [r5, #4]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d1da      	bne.n	800046a <HAL_RCC_OscConfig+0x12>
 80004b4:	e7d4      	b.n	8000460 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80004b6:	686b      	ldr	r3, [r5, #4]
 80004b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80004bc:	d112      	bne.n	80004e4 <HAL_RCC_OscConfig+0x8c>
 80004be:	6823      	ldr	r3, [r4, #0]
 80004c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80004c4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80004c6:	f7ff fe83 	bl	80001d0 <HAL_GetTick>
 80004ca:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80004cc:	6823      	ldr	r3, [r4, #0]
 80004ce:	0398      	lsls	r0, r3, #14
 80004d0:	d4cb      	bmi.n	800046a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80004d2:	f7ff fe7d 	bl	80001d0 <HAL_GetTick>
 80004d6:	1b80      	subs	r0, r0, r6
 80004d8:	2864      	cmp	r0, #100	; 0x64
 80004da:	d9f7      	bls.n	80004cc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80004dc:	2003      	movs	r0, #3
}
 80004de:	b002      	add	sp, #8
 80004e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80004e4:	b99b      	cbnz	r3, 800050e <HAL_RCC_OscConfig+0xb6>
 80004e6:	6823      	ldr	r3, [r4, #0]
 80004e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004ec:	6023      	str	r3, [r4, #0]
 80004ee:	6823      	ldr	r3, [r4, #0]
 80004f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004f4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80004f6:	f7ff fe6b 	bl	80001d0 <HAL_GetTick>
 80004fa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80004fc:	6823      	ldr	r3, [r4, #0]
 80004fe:	0399      	lsls	r1, r3, #14
 8000500:	d5b3      	bpl.n	800046a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000502:	f7ff fe65 	bl	80001d0 <HAL_GetTick>
 8000506:	1b80      	subs	r0, r0, r6
 8000508:	2864      	cmp	r0, #100	; 0x64
 800050a:	d9f7      	bls.n	80004fc <HAL_RCC_OscConfig+0xa4>
 800050c:	e7e6      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800050e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000512:	6823      	ldr	r3, [r4, #0]
 8000514:	d103      	bne.n	800051e <HAL_RCC_OscConfig+0xc6>
 8000516:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800051a:	6023      	str	r3, [r4, #0]
 800051c:	e7cf      	b.n	80004be <HAL_RCC_OscConfig+0x66>
 800051e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000522:	6023      	str	r3, [r4, #0]
 8000524:	6823      	ldr	r3, [r4, #0]
 8000526:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800052a:	e7cb      	b.n	80004c4 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800052c:	4c67      	ldr	r4, [pc, #412]	; (80006cc <HAL_RCC_OscConfig+0x274>)
 800052e:	6863      	ldr	r3, [r4, #4]
 8000530:	f013 0f0c 	tst.w	r3, #12
 8000534:	d007      	beq.n	8000546 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000536:	6863      	ldr	r3, [r4, #4]
 8000538:	f003 030c 	and.w	r3, r3, #12
 800053c:	2b08      	cmp	r3, #8
 800053e:	d110      	bne.n	8000562 <HAL_RCC_OscConfig+0x10a>
 8000540:	6863      	ldr	r3, [r4, #4]
 8000542:	03da      	lsls	r2, r3, #15
 8000544:	d40d      	bmi.n	8000562 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000546:	6823      	ldr	r3, [r4, #0]
 8000548:	079b      	lsls	r3, r3, #30
 800054a:	d502      	bpl.n	8000552 <HAL_RCC_OscConfig+0xfa>
 800054c:	692b      	ldr	r3, [r5, #16]
 800054e:	2b01      	cmp	r3, #1
 8000550:	d186      	bne.n	8000460 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000552:	6823      	ldr	r3, [r4, #0]
 8000554:	696a      	ldr	r2, [r5, #20]
 8000556:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800055a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800055e:	6023      	str	r3, [r4, #0]
 8000560:	e786      	b.n	8000470 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000562:	692a      	ldr	r2, [r5, #16]
 8000564:	4b5a      	ldr	r3, [pc, #360]	; (80006d0 <HAL_RCC_OscConfig+0x278>)
 8000566:	b16a      	cbz	r2, 8000584 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000568:	2201      	movs	r2, #1
 800056a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800056c:	f7ff fe30 	bl	80001d0 <HAL_GetTick>
 8000570:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000572:	6823      	ldr	r3, [r4, #0]
 8000574:	079f      	lsls	r7, r3, #30
 8000576:	d4ec      	bmi.n	8000552 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000578:	f7ff fe2a 	bl	80001d0 <HAL_GetTick>
 800057c:	1b80      	subs	r0, r0, r6
 800057e:	2802      	cmp	r0, #2
 8000580:	d9f7      	bls.n	8000572 <HAL_RCC_OscConfig+0x11a>
 8000582:	e7ab      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000584:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000586:	f7ff fe23 	bl	80001d0 <HAL_GetTick>
 800058a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800058c:	6823      	ldr	r3, [r4, #0]
 800058e:	0798      	lsls	r0, r3, #30
 8000590:	f57f af6e 	bpl.w	8000470 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000594:	f7ff fe1c 	bl	80001d0 <HAL_GetTick>
 8000598:	1b80      	subs	r0, r0, r6
 800059a:	2802      	cmp	r0, #2
 800059c:	d9f6      	bls.n	800058c <HAL_RCC_OscConfig+0x134>
 800059e:	e79d      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80005a0:	69aa      	ldr	r2, [r5, #24]
 80005a2:	4c4a      	ldr	r4, [pc, #296]	; (80006cc <HAL_RCC_OscConfig+0x274>)
 80005a4:	4b4b      	ldr	r3, [pc, #300]	; (80006d4 <HAL_RCC_OscConfig+0x27c>)
 80005a6:	b1da      	cbz	r2, 80005e0 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80005a8:	2201      	movs	r2, #1
 80005aa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80005ac:	f7ff fe10 	bl	80001d0 <HAL_GetTick>
 80005b0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80005b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80005b4:	079b      	lsls	r3, r3, #30
 80005b6:	d50d      	bpl.n	80005d4 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80005b8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80005bc:	4b46      	ldr	r3, [pc, #280]	; (80006d8 <HAL_RCC_OscConfig+0x280>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80005c4:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80005c6:	bf00      	nop
  }
  while (Delay --);
 80005c8:	9b01      	ldr	r3, [sp, #4]
 80005ca:	1e5a      	subs	r2, r3, #1
 80005cc:	9201      	str	r2, [sp, #4]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d1f9      	bne.n	80005c6 <HAL_RCC_OscConfig+0x16e>
 80005d2:	e751      	b.n	8000478 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80005d4:	f7ff fdfc 	bl	80001d0 <HAL_GetTick>
 80005d8:	1b80      	subs	r0, r0, r6
 80005da:	2802      	cmp	r0, #2
 80005dc:	d9e9      	bls.n	80005b2 <HAL_RCC_OscConfig+0x15a>
 80005de:	e77d      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80005e0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80005e2:	f7ff fdf5 	bl	80001d0 <HAL_GetTick>
 80005e6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80005e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80005ea:	079f      	lsls	r7, r3, #30
 80005ec:	f57f af44 	bpl.w	8000478 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80005f0:	f7ff fdee 	bl	80001d0 <HAL_GetTick>
 80005f4:	1b80      	subs	r0, r0, r6
 80005f6:	2802      	cmp	r0, #2
 80005f8:	d9f6      	bls.n	80005e8 <HAL_RCC_OscConfig+0x190>
 80005fa:	e76f      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80005fc:	4c33      	ldr	r4, [pc, #204]	; (80006cc <HAL_RCC_OscConfig+0x274>)
 80005fe:	69e3      	ldr	r3, [r4, #28]
 8000600:	00d8      	lsls	r0, r3, #3
 8000602:	d424      	bmi.n	800064e <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000604:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000606:	69e3      	ldr	r3, [r4, #28]
 8000608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800060c:	61e3      	str	r3, [r4, #28]
 800060e:	69e3      	ldr	r3, [r4, #28]
 8000610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000614:	9300      	str	r3, [sp, #0]
 8000616:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000618:	4e30      	ldr	r6, [pc, #192]	; (80006dc <HAL_RCC_OscConfig+0x284>)
 800061a:	6833      	ldr	r3, [r6, #0]
 800061c:	05d9      	lsls	r1, r3, #23
 800061e:	d518      	bpl.n	8000652 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000620:	68eb      	ldr	r3, [r5, #12]
 8000622:	2b01      	cmp	r3, #1
 8000624:	d126      	bne.n	8000674 <HAL_RCC_OscConfig+0x21c>
 8000626:	6a23      	ldr	r3, [r4, #32]
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800062e:	f7ff fdcf 	bl	80001d0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000632:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000636:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000638:	6a23      	ldr	r3, [r4, #32]
 800063a:	079b      	lsls	r3, r3, #30
 800063c:	d53f      	bpl.n	80006be <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800063e:	2f00      	cmp	r7, #0
 8000640:	f43f af1e 	beq.w	8000480 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000644:	69e3      	ldr	r3, [r4, #28]
 8000646:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800064a:	61e3      	str	r3, [r4, #28]
 800064c:	e718      	b.n	8000480 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800064e:	2700      	movs	r7, #0
 8000650:	e7e2      	b.n	8000618 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000652:	6833      	ldr	r3, [r6, #0]
 8000654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000658:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800065a:	f7ff fdb9 	bl	80001d0 <HAL_GetTick>
 800065e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000660:	6833      	ldr	r3, [r6, #0]
 8000662:	05da      	lsls	r2, r3, #23
 8000664:	d4dc      	bmi.n	8000620 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000666:	f7ff fdb3 	bl	80001d0 <HAL_GetTick>
 800066a:	eba0 0008 	sub.w	r0, r0, r8
 800066e:	2864      	cmp	r0, #100	; 0x64
 8000670:	d9f6      	bls.n	8000660 <HAL_RCC_OscConfig+0x208>
 8000672:	e733      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000674:	b9ab      	cbnz	r3, 80006a2 <HAL_RCC_OscConfig+0x24a>
 8000676:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000678:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800067c:	f023 0301 	bic.w	r3, r3, #1
 8000680:	6223      	str	r3, [r4, #32]
 8000682:	6a23      	ldr	r3, [r4, #32]
 8000684:	f023 0304 	bic.w	r3, r3, #4
 8000688:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800068a:	f7ff fda1 	bl	80001d0 <HAL_GetTick>
 800068e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000690:	6a23      	ldr	r3, [r4, #32]
 8000692:	0798      	lsls	r0, r3, #30
 8000694:	d5d3      	bpl.n	800063e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000696:	f7ff fd9b 	bl	80001d0 <HAL_GetTick>
 800069a:	1b80      	subs	r0, r0, r6
 800069c:	4540      	cmp	r0, r8
 800069e:	d9f7      	bls.n	8000690 <HAL_RCC_OscConfig+0x238>
 80006a0:	e71c      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006a2:	2b05      	cmp	r3, #5
 80006a4:	6a23      	ldr	r3, [r4, #32]
 80006a6:	d103      	bne.n	80006b0 <HAL_RCC_OscConfig+0x258>
 80006a8:	f043 0304 	orr.w	r3, r3, #4
 80006ac:	6223      	str	r3, [r4, #32]
 80006ae:	e7ba      	b.n	8000626 <HAL_RCC_OscConfig+0x1ce>
 80006b0:	f023 0301 	bic.w	r3, r3, #1
 80006b4:	6223      	str	r3, [r4, #32]
 80006b6:	6a23      	ldr	r3, [r4, #32]
 80006b8:	f023 0304 	bic.w	r3, r3, #4
 80006bc:	e7b6      	b.n	800062c <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006be:	f7ff fd87 	bl	80001d0 <HAL_GetTick>
 80006c2:	eba0 0008 	sub.w	r0, r0, r8
 80006c6:	42b0      	cmp	r0, r6
 80006c8:	d9b6      	bls.n	8000638 <HAL_RCC_OscConfig+0x1e0>
 80006ca:	e707      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
 80006cc:	40021000 	.word	0x40021000
 80006d0:	42420000 	.word	0x42420000
 80006d4:	42420480 	.word	0x42420480
 80006d8:	20000008 	.word	0x20000008
 80006dc:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80006e0:	4b2a      	ldr	r3, [pc, #168]	; (800078c <HAL_RCC_OscConfig+0x334>)
 80006e2:	685a      	ldr	r2, [r3, #4]
 80006e4:	461c      	mov	r4, r3
 80006e6:	f002 020c 	and.w	r2, r2, #12
 80006ea:	2a08      	cmp	r2, #8
 80006ec:	d03d      	beq.n	800076a <HAL_RCC_OscConfig+0x312>
 80006ee:	2300      	movs	r3, #0
 80006f0:	4e27      	ldr	r6, [pc, #156]	; (8000790 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80006f2:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80006f4:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80006f6:	d12b      	bne.n	8000750 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80006f8:	f7ff fd6a 	bl	80001d0 <HAL_GetTick>
 80006fc:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80006fe:	6823      	ldr	r3, [r4, #0]
 8000700:	0199      	lsls	r1, r3, #6
 8000702:	d41f      	bmi.n	8000744 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000704:	6a2b      	ldr	r3, [r5, #32]
 8000706:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800070a:	d105      	bne.n	8000718 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800070c:	6862      	ldr	r2, [r4, #4]
 800070e:	68a9      	ldr	r1, [r5, #8]
 8000710:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000714:	430a      	orrs	r2, r1
 8000716:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000718:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800071a:	6862      	ldr	r2, [r4, #4]
 800071c:	430b      	orrs	r3, r1
 800071e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000722:	4313      	orrs	r3, r2
 8000724:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000726:	2301      	movs	r3, #1
 8000728:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800072a:	f7ff fd51 	bl	80001d0 <HAL_GetTick>
 800072e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000730:	6823      	ldr	r3, [r4, #0]
 8000732:	019a      	lsls	r2, r3, #6
 8000734:	f53f aea8 	bmi.w	8000488 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000738:	f7ff fd4a 	bl	80001d0 <HAL_GetTick>
 800073c:	1b40      	subs	r0, r0, r5
 800073e:	2802      	cmp	r0, #2
 8000740:	d9f6      	bls.n	8000730 <HAL_RCC_OscConfig+0x2d8>
 8000742:	e6cb      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000744:	f7ff fd44 	bl	80001d0 <HAL_GetTick>
 8000748:	1bc0      	subs	r0, r0, r7
 800074a:	2802      	cmp	r0, #2
 800074c:	d9d7      	bls.n	80006fe <HAL_RCC_OscConfig+0x2a6>
 800074e:	e6c5      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000750:	f7ff fd3e 	bl	80001d0 <HAL_GetTick>
 8000754:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000756:	6823      	ldr	r3, [r4, #0]
 8000758:	019b      	lsls	r3, r3, #6
 800075a:	f57f ae95 	bpl.w	8000488 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800075e:	f7ff fd37 	bl	80001d0 <HAL_GetTick>
 8000762:	1b40      	subs	r0, r0, r5
 8000764:	2802      	cmp	r0, #2
 8000766:	d9f6      	bls.n	8000756 <HAL_RCC_OscConfig+0x2fe>
 8000768:	e6b8      	b.n	80004dc <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800076a:	2801      	cmp	r0, #1
 800076c:	f43f aeb7 	beq.w	80004de <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8000770:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000772:	6a2b      	ldr	r3, [r5, #32]
 8000774:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8000778:	429a      	cmp	r2, r3
 800077a:	f47f ae71 	bne.w	8000460 <HAL_RCC_OscConfig+0x8>
 800077e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000780:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8000784:	1ac0      	subs	r0, r0, r3
 8000786:	bf18      	it	ne
 8000788:	2001      	movne	r0, #1
 800078a:	e6a8      	b.n	80004de <HAL_RCC_OscConfig+0x86>
 800078c:	40021000 	.word	0x40021000
 8000790:	42420060 	.word	0x42420060

08000794 <HAL_RCC_GetSysClockFreq>:
{
 8000794:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000796:	4b19      	ldr	r3, [pc, #100]	; (80007fc <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000798:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800079a:	ac02      	add	r4, sp, #8
 800079c:	f103 0510 	add.w	r5, r3, #16
 80007a0:	4622      	mov	r2, r4
 80007a2:	6818      	ldr	r0, [r3, #0]
 80007a4:	6859      	ldr	r1, [r3, #4]
 80007a6:	3308      	adds	r3, #8
 80007a8:	c203      	stmia	r2!, {r0, r1}
 80007aa:	42ab      	cmp	r3, r5
 80007ac:	4614      	mov	r4, r2
 80007ae:	d1f7      	bne.n	80007a0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007b0:	2301      	movs	r3, #1
 80007b2:	f88d 3004 	strb.w	r3, [sp, #4]
 80007b6:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80007b8:	4911      	ldr	r1, [pc, #68]	; (8000800 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007ba:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80007be:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80007c0:	f003 020c 	and.w	r2, r3, #12
 80007c4:	2a08      	cmp	r2, #8
 80007c6:	d117      	bne.n	80007f8 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80007c8:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80007cc:	a806      	add	r0, sp, #24
 80007ce:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80007d0:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80007d2:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80007d6:	d50c      	bpl.n	80007f2 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80007d8:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80007da:	480a      	ldr	r0, [pc, #40]	; (8000804 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80007dc:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80007e0:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80007e2:	aa06      	add	r2, sp, #24
 80007e4:	4413      	add	r3, r2
 80007e6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80007ea:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80007ee:	b007      	add	sp, #28
 80007f0:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80007f2:	4805      	ldr	r0, [pc, #20]	; (8000808 <HAL_RCC_GetSysClockFreq+0x74>)
 80007f4:	4350      	muls	r0, r2
 80007f6:	e7fa      	b.n	80007ee <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80007f8:	4802      	ldr	r0, [pc, #8]	; (8000804 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80007fa:	e7f8      	b.n	80007ee <HAL_RCC_GetSysClockFreq+0x5a>
 80007fc:	08001150 	.word	0x08001150
 8000800:	40021000 	.word	0x40021000
 8000804:	007a1200 	.word	0x007a1200
 8000808:	003d0900 	.word	0x003d0900

0800080c <HAL_RCC_ClockConfig>:
{
 800080c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000810:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000812:	4604      	mov	r4, r0
 8000814:	b910      	cbnz	r0, 800081c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000816:	2001      	movs	r0, #1
 8000818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800081c:	4a45      	ldr	r2, [pc, #276]	; (8000934 <HAL_RCC_ClockConfig+0x128>)
 800081e:	6813      	ldr	r3, [r2, #0]
 8000820:	f003 0307 	and.w	r3, r3, #7
 8000824:	428b      	cmp	r3, r1
 8000826:	d329      	bcc.n	800087c <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000828:	6821      	ldr	r1, [r4, #0]
 800082a:	078e      	lsls	r6, r1, #30
 800082c:	d431      	bmi.n	8000892 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800082e:	07ca      	lsls	r2, r1, #31
 8000830:	d444      	bmi.n	80008bc <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000832:	4a40      	ldr	r2, [pc, #256]	; (8000934 <HAL_RCC_ClockConfig+0x128>)
 8000834:	6813      	ldr	r3, [r2, #0]
 8000836:	f003 0307 	and.w	r3, r3, #7
 800083a:	429d      	cmp	r5, r3
 800083c:	d367      	bcc.n	800090e <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800083e:	6822      	ldr	r2, [r4, #0]
 8000840:	4d3d      	ldr	r5, [pc, #244]	; (8000938 <HAL_RCC_ClockConfig+0x12c>)
 8000842:	f012 0f04 	tst.w	r2, #4
 8000846:	d16e      	bne.n	8000926 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000848:	0713      	lsls	r3, r2, #28
 800084a:	d506      	bpl.n	800085a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800084c:	686b      	ldr	r3, [r5, #4]
 800084e:	6922      	ldr	r2, [r4, #16]
 8000850:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000854:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000858:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800085a:	f7ff ff9b 	bl	8000794 <HAL_RCC_GetSysClockFreq>
 800085e:	686b      	ldr	r3, [r5, #4]
 8000860:	4a36      	ldr	r2, [pc, #216]	; (800093c <HAL_RCC_ClockConfig+0x130>)
 8000862:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000866:	5cd3      	ldrb	r3, [r2, r3]
 8000868:	40d8      	lsrs	r0, r3
 800086a:	4b35      	ldr	r3, [pc, #212]	; (8000940 <HAL_RCC_ClockConfig+0x134>)
 800086c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800086e:	4b35      	ldr	r3, [pc, #212]	; (8000944 <HAL_RCC_ClockConfig+0x138>)
 8000870:	6818      	ldr	r0, [r3, #0]
 8000872:	f7ff fc6b 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000876:	2000      	movs	r0, #0
 8000878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800087c:	6813      	ldr	r3, [r2, #0]
 800087e:	f023 0307 	bic.w	r3, r3, #7
 8000882:	430b      	orrs	r3, r1
 8000884:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000886:	6813      	ldr	r3, [r2, #0]
 8000888:	f003 0307 	and.w	r3, r3, #7
 800088c:	4299      	cmp	r1, r3
 800088e:	d1c2      	bne.n	8000816 <HAL_RCC_ClockConfig+0xa>
 8000890:	e7ca      	b.n	8000828 <HAL_RCC_ClockConfig+0x1c>
 8000892:	4b29      	ldr	r3, [pc, #164]	; (8000938 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000894:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000898:	bf1e      	ittt	ne
 800089a:	685a      	ldrne	r2, [r3, #4]
 800089c:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80008a0:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80008a2:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80008a4:	bf42      	ittt	mi
 80008a6:	685a      	ldrmi	r2, [r3, #4]
 80008a8:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80008ac:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80008ae:	685a      	ldr	r2, [r3, #4]
 80008b0:	68a0      	ldr	r0, [r4, #8]
 80008b2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80008b6:	4302      	orrs	r2, r0
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	e7b8      	b.n	800082e <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008bc:	6862      	ldr	r2, [r4, #4]
 80008be:	4e1e      	ldr	r6, [pc, #120]	; (8000938 <HAL_RCC_ClockConfig+0x12c>)
 80008c0:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008c2:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008c4:	d11b      	bne.n	80008fe <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008c6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008ca:	d0a4      	beq.n	8000816 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008cc:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80008ce:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008d2:	f023 0303 	bic.w	r3, r3, #3
 80008d6:	4313      	orrs	r3, r2
 80008d8:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80008da:	f7ff fc79 	bl	80001d0 <HAL_GetTick>
 80008de:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80008e0:	6873      	ldr	r3, [r6, #4]
 80008e2:	6862      	ldr	r2, [r4, #4]
 80008e4:	f003 030c 	and.w	r3, r3, #12
 80008e8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80008ec:	d0a1      	beq.n	8000832 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80008ee:	f7ff fc6f 	bl	80001d0 <HAL_GetTick>
 80008f2:	1bc0      	subs	r0, r0, r7
 80008f4:	4540      	cmp	r0, r8
 80008f6:	d9f3      	bls.n	80008e0 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 80008f8:	2003      	movs	r0, #3
}
 80008fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80008fe:	2a02      	cmp	r2, #2
 8000900:	d102      	bne.n	8000908 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000902:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000906:	e7e0      	b.n	80008ca <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000908:	f013 0f02 	tst.w	r3, #2
 800090c:	e7dd      	b.n	80008ca <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800090e:	6813      	ldr	r3, [r2, #0]
 8000910:	f023 0307 	bic.w	r3, r3, #7
 8000914:	432b      	orrs	r3, r5
 8000916:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000918:	6813      	ldr	r3, [r2, #0]
 800091a:	f003 0307 	and.w	r3, r3, #7
 800091e:	429d      	cmp	r5, r3
 8000920:	f47f af79 	bne.w	8000816 <HAL_RCC_ClockConfig+0xa>
 8000924:	e78b      	b.n	800083e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000926:	686b      	ldr	r3, [r5, #4]
 8000928:	68e1      	ldr	r1, [r4, #12]
 800092a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800092e:	430b      	orrs	r3, r1
 8000930:	606b      	str	r3, [r5, #4]
 8000932:	e789      	b.n	8000848 <HAL_RCC_ClockConfig+0x3c>
 8000934:	40022000 	.word	0x40022000
 8000938:	40021000 	.word	0x40021000
 800093c:	08001160 	.word	0x08001160
 8000940:	20000008 	.word	0x20000008
 8000944:	20000004 	.word	0x20000004

08000948 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000948:	6a03      	ldr	r3, [r0, #32]
{
 800094a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800094c:	f023 0301 	bic.w	r3, r3, #1
 8000950:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000952:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000954:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000956:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000958:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800095a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800095e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000960:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8000962:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8000966:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000968:	4d0a      	ldr	r5, [pc, #40]	; (8000994 <TIM_OC1_SetConfig+0x4c>)
 800096a:	42a8      	cmp	r0, r5
 800096c:	d10b      	bne.n	8000986 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800096e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8000970:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8000974:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000976:	698e      	ldr	r6, [r1, #24]
 8000978:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800097a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800097e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8000980:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8000984:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000986:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000988:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800098a:	684a      	ldr	r2, [r1, #4]
 800098c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800098e:	6203      	str	r3, [r0, #32]
 8000990:	bd70      	pop	{r4, r5, r6, pc}
 8000992:	bf00      	nop
 8000994:	40012c00 	.word	0x40012c00

08000998 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000998:	6a03      	ldr	r3, [r0, #32]
{
 800099a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800099c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80009a0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80009a2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80009a4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80009a6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80009a8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80009aa:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80009ae:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80009b0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80009b2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80009b6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80009ba:	4d0b      	ldr	r5, [pc, #44]	; (80009e8 <TIM_OC3_SetConfig+0x50>)
 80009bc:	42a8      	cmp	r0, r5
 80009be:	d10d      	bne.n	80009dc <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80009c0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80009c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80009c6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80009ca:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80009cc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80009ce:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80009d2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80009d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80009d8:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80009dc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80009de:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80009e0:	684a      	ldr	r2, [r1, #4]
 80009e2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80009e4:	6203      	str	r3, [r0, #32]
 80009e6:	bd70      	pop	{r4, r5, r6, pc}
 80009e8:	40012c00 	.word	0x40012c00

080009ec <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80009ec:	6a03      	ldr	r3, [r0, #32]
{
 80009ee:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80009f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80009f4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80009f6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80009f8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80009fa:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80009fc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80009fe:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000a02:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000a06:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8000a08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000a0c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000a10:	4d06      	ldr	r5, [pc, #24]	; (8000a2c <TIM_OC4_SetConfig+0x40>)
 8000a12:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000a14:	bf02      	ittt	eq
 8000a16:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000a18:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000a1c:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000a20:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000a22:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000a24:	684a      	ldr	r2, [r1, #4]
 8000a26:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000a28:	6203      	str	r3, [r0, #32]
 8000a2a:	bd30      	pop	{r4, r5, pc}
 8000a2c:	40012c00 	.word	0x40012c00

08000a30 <HAL_TIM_PWM_MspInit>:
 8000a30:	4770      	bx	lr
	...

08000a34 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000a34:	4a1a      	ldr	r2, [pc, #104]	; (8000aa0 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8000a36:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000a38:	4290      	cmp	r0, r2
 8000a3a:	d00a      	beq.n	8000a52 <TIM_Base_SetConfig+0x1e>
 8000a3c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000a40:	d007      	beq.n	8000a52 <TIM_Base_SetConfig+0x1e>
 8000a42:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000a46:	4290      	cmp	r0, r2
 8000a48:	d003      	beq.n	8000a52 <TIM_Base_SetConfig+0x1e>
 8000a4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000a4e:	4290      	cmp	r0, r2
 8000a50:	d115      	bne.n	8000a7e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8000a52:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000a54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000a58:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000a5a:	4a11      	ldr	r2, [pc, #68]	; (8000aa0 <TIM_Base_SetConfig+0x6c>)
 8000a5c:	4290      	cmp	r0, r2
 8000a5e:	d00a      	beq.n	8000a76 <TIM_Base_SetConfig+0x42>
 8000a60:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000a64:	d007      	beq.n	8000a76 <TIM_Base_SetConfig+0x42>
 8000a66:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000a6a:	4290      	cmp	r0, r2
 8000a6c:	d003      	beq.n	8000a76 <TIM_Base_SetConfig+0x42>
 8000a6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000a72:	4290      	cmp	r0, r2
 8000a74:	d103      	bne.n	8000a7e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000a76:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000a7c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000a7e:	694a      	ldr	r2, [r1, #20]
 8000a80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000a84:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8000a86:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000a88:	688b      	ldr	r3, [r1, #8]
 8000a8a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8000a8c:	680b      	ldr	r3, [r1, #0]
 8000a8e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000a90:	4b03      	ldr	r3, [pc, #12]	; (8000aa0 <TIM_Base_SetConfig+0x6c>)
 8000a92:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8000a94:	bf04      	itt	eq
 8000a96:	690b      	ldreq	r3, [r1, #16]
 8000a98:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	6143      	str	r3, [r0, #20]
 8000a9e:	4770      	bx	lr
 8000aa0:	40012c00 	.word	0x40012c00

08000aa4 <HAL_TIM_Base_Init>:
{
 8000aa4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8000aa6:	4604      	mov	r4, r0
 8000aa8:	b1a0      	cbz	r0, 8000ad4 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000aaa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000aae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ab2:	b91b      	cbnz	r3, 8000abc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000ab4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000ab8:	f000 fa86 	bl	8000fc8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000abc:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000abe:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000ac0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000ac4:	1d21      	adds	r1, r4, #4
 8000ac6:	f7ff ffb5 	bl	8000a34 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000aca:	2301      	movs	r3, #1
  return HAL_OK;
 8000acc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000ace:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000ad2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000ad4:	2001      	movs	r0, #1
}
 8000ad6:	bd10      	pop	{r4, pc}

08000ad8 <HAL_TIM_PWM_Init>:
{
 8000ad8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8000ada:	4604      	mov	r4, r0
 8000adc:	b1a0      	cbz	r0, 8000b08 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000ade:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000ae2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ae6:	b91b      	cbnz	r3, 8000af0 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000ae8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8000aec:	f7ff ffa0 	bl	8000a30 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000af0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000af2:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000af4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000af8:	1d21      	adds	r1, r4, #4
 8000afa:	f7ff ff9b 	bl	8000a34 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000afe:	2301      	movs	r3, #1
  return HAL_OK;
 8000b00:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000b02:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000b06:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000b08:	2001      	movs	r0, #1
}
 8000b0a:	bd10      	pop	{r4, pc}

08000b0c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000b0c:	6a03      	ldr	r3, [r0, #32]
{
 8000b0e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000b10:	f023 0310 	bic.w	r3, r3, #16
 8000b14:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000b16:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8000b18:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8000b1a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000b1c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000b1e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000b22:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000b26:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8000b28:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000b2c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8000b30:	4d0b      	ldr	r5, [pc, #44]	; (8000b60 <TIM_OC2_SetConfig+0x54>)
 8000b32:	42a8      	cmp	r0, r5
 8000b34:	d10d      	bne.n	8000b52 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000b36:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8000b38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000b3c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000b40:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8000b42:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000b44:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000b48:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8000b4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000b4e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8000b52:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000b54:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8000b56:	684a      	ldr	r2, [r1, #4]
 8000b58:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8000b5a:	6203      	str	r3, [r0, #32]
 8000b5c:	bd70      	pop	{r4, r5, r6, pc}
 8000b5e:	bf00      	nop
 8000b60:	40012c00 	.word	0x40012c00

08000b64 <HAL_TIM_PWM_ConfigChannel>:
{
 8000b64:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8000b66:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000b6a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	f04f 0002 	mov.w	r0, #2
 8000b72:	d025      	beq.n	8000bc0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8000b74:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000b76:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8000b7a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8000b7e:	2a0c      	cmp	r2, #12
 8000b80:	d818      	bhi.n	8000bb4 <HAL_TIM_PWM_ConfigChannel+0x50>
 8000b82:	e8df f002 	tbb	[pc, r2]
 8000b86:	1707      	.short	0x1707
 8000b88:	171e1717 	.word	0x171e1717
 8000b8c:	172f1717 	.word	0x172f1717
 8000b90:	1717      	.short	0x1717
 8000b92:	40          	.byte	0x40
 8000b93:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000b94:	6820      	ldr	r0, [r4, #0]
 8000b96:	f7ff fed7 	bl	8000948 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000b9a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000b9c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000b9e:	699a      	ldr	r2, [r3, #24]
 8000ba0:	f042 0208 	orr.w	r2, r2, #8
 8000ba4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8000ba6:	699a      	ldr	r2, [r3, #24]
 8000ba8:	f022 0204 	bic.w	r2, r2, #4
 8000bac:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000bae:	699a      	ldr	r2, [r3, #24]
 8000bb0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000bb2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8000bb4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000bb6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000bb8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8000bbc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8000bc0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8000bc2:	6820      	ldr	r0, [r4, #0]
 8000bc4:	f7ff ffa2 	bl	8000b0c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000bc8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000bca:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000bcc:	699a      	ldr	r2, [r3, #24]
 8000bce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000bd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8000bd4:	699a      	ldr	r2, [r3, #24]
 8000bd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000bda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000bdc:	699a      	ldr	r2, [r3, #24]
 8000bde:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000be2:	e7e6      	b.n	8000bb2 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8000be4:	6820      	ldr	r0, [r4, #0]
 8000be6:	f7ff fed7 	bl	8000998 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000bea:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000bec:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000bee:	69da      	ldr	r2, [r3, #28]
 8000bf0:	f042 0208 	orr.w	r2, r2, #8
 8000bf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8000bf6:	69da      	ldr	r2, [r3, #28]
 8000bf8:	f022 0204 	bic.w	r2, r2, #4
 8000bfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000bfe:	69da      	ldr	r2, [r3, #28]
 8000c00:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8000c02:	61da      	str	r2, [r3, #28]
      break;
 8000c04:	e7d6      	b.n	8000bb4 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8000c06:	6820      	ldr	r0, [r4, #0]
 8000c08:	f7ff fef0 	bl	80009ec <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8000c0c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8000c0e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8000c10:	69da      	ldr	r2, [r3, #28]
 8000c12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000c16:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8000c18:	69da      	ldr	r2, [r3, #28]
 8000c1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000c1e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8000c20:	69da      	ldr	r2, [r3, #28]
 8000c22:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000c26:	e7ec      	b.n	8000c02 <HAL_TIM_PWM_ConfigChannel+0x9e>

08000c28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8000c28:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8000c2a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000c2c:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c2e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000c32:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8000c36:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000c38:	6083      	str	r3, [r0, #8]
 8000c3a:	bd10      	pop	{r4, pc}

08000c3c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8000c3c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000c40:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8000c42:	2b01      	cmp	r3, #1
{
 8000c44:	4604      	mov	r4, r0
 8000c46:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8000c4a:	d019      	beq.n	8000c80 <HAL_TIM_ConfigClockSource+0x44>
 8000c4c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000c4e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8000c52:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8000c54:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8000c58:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000c5e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8000c62:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8000c64:	680b      	ldr	r3, [r1, #0]
 8000c66:	2b40      	cmp	r3, #64	; 0x40
 8000c68:	d065      	beq.n	8000d36 <HAL_TIM_ConfigClockSource+0xfa>
 8000c6a:	d815      	bhi.n	8000c98 <HAL_TIM_ConfigClockSource+0x5c>
 8000c6c:	2b10      	cmp	r3, #16
 8000c6e:	d00c      	beq.n	8000c8a <HAL_TIM_ConfigClockSource+0x4e>
 8000c70:	d807      	bhi.n	8000c82 <HAL_TIM_ConfigClockSource+0x46>
 8000c72:	b153      	cbz	r3, 8000c8a <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8000c74:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000c76:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000c78:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8000c7c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8000c80:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8000c82:	2b20      	cmp	r3, #32
 8000c84:	d001      	beq.n	8000c8a <HAL_TIM_ConfigClockSource+0x4e>
 8000c86:	2b30      	cmp	r3, #48	; 0x30
 8000c88:	d1f4      	bne.n	8000c74 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8000c8a:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000c8c:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8000c90:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000c94:	4313      	orrs	r3, r2
 8000c96:	e01a      	b.n	8000cce <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8000c98:	2b60      	cmp	r3, #96	; 0x60
 8000c9a:	d034      	beq.n	8000d06 <HAL_TIM_ConfigClockSource+0xca>
 8000c9c:	d819      	bhi.n	8000cd2 <HAL_TIM_ConfigClockSource+0x96>
 8000c9e:	2b50      	cmp	r3, #80	; 0x50
 8000ca0:	d1e8      	bne.n	8000c74 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000ca2:	684a      	ldr	r2, [r1, #4]
 8000ca4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000ca6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ca8:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000caa:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000cae:	f025 0501 	bic.w	r5, r5, #1
 8000cb2:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000cb4:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8000cb6:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000cb8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000cbc:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000cc0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000cc2:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8000cc4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000cc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000cca:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8000cce:	6083      	str	r3, [r0, #8]
 8000cd0:	e7d0      	b.n	8000c74 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8000cd2:	2b70      	cmp	r3, #112	; 0x70
 8000cd4:	d00c      	beq.n	8000cf0 <HAL_TIM_ConfigClockSource+0xb4>
 8000cd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000cda:	d1cb      	bne.n	8000c74 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8000cdc:	68cb      	ldr	r3, [r1, #12]
 8000cde:	684a      	ldr	r2, [r1, #4]
 8000ce0:	6889      	ldr	r1, [r1, #8]
 8000ce2:	f7ff ffa1 	bl	8000c28 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000ce6:	6822      	ldr	r2, [r4, #0]
 8000ce8:	6893      	ldr	r3, [r2, #8]
 8000cea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cee:	e008      	b.n	8000d02 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8000cf0:	68cb      	ldr	r3, [r1, #12]
 8000cf2:	684a      	ldr	r2, [r1, #4]
 8000cf4:	6889      	ldr	r1, [r1, #8]
 8000cf6:	f7ff ff97 	bl	8000c28 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8000cfa:	6822      	ldr	r2, [r4, #0]
 8000cfc:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000cfe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000d02:	6093      	str	r3, [r2, #8]
      break;
 8000d04:	e7b6      	b.n	8000c74 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000d06:	684d      	ldr	r5, [r1, #4]
 8000d08:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000d0a:	6a01      	ldr	r1, [r0, #32]
 8000d0c:	f021 0110 	bic.w	r1, r1, #16
 8000d10:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000d12:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8000d14:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000d16:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000d1a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8000d1e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000d22:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8000d26:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8000d28:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8000d2a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000d2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000d30:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8000d34:	e7cb      	b.n	8000cce <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000d36:	684a      	ldr	r2, [r1, #4]
 8000d38:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000d3a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d3c:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000d3e:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d42:	f025 0501 	bic.w	r5, r5, #1
 8000d46:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000d48:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8000d4a:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000d4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000d50:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000d54:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000d56:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8000d58:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000d5e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8000d62:	e7b4      	b.n	8000cce <HAL_TIM_ConfigClockSource+0x92>

08000d64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8000d64:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8000d66:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8000d68:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8000d6a:	f001 011f 	and.w	r1, r1, #31
 8000d6e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8000d70:	ea23 0304 	bic.w	r3, r3, r4
 8000d74:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8000d76:	6a03      	ldr	r3, [r0, #32]
 8000d78:	408a      	lsls	r2, r1
 8000d7a:	431a      	orrs	r2, r3
 8000d7c:	6202      	str	r2, [r0, #32]
 8000d7e:	bd10      	pop	{r4, pc}

08000d80 <HAL_TIM_PWM_Start>:
{
 8000d80:	b510      	push	{r4, lr}
 8000d82:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8000d84:	2201      	movs	r2, #1
 8000d86:	6800      	ldr	r0, [r0, #0]
 8000d88:	f7ff ffec 	bl	8000d64 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000d8c:	6823      	ldr	r3, [r4, #0]
 8000d8e:	4a09      	ldr	r2, [pc, #36]	; (8000db4 <HAL_TIM_PWM_Start+0x34>)
}
 8000d90:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000d92:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8000d94:	bf02      	ittt	eq
 8000d96:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8000d98:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8000d9c:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000d9e:	689a      	ldr	r2, [r3, #8]
 8000da0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000da4:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8000da6:	bf1e      	ittt	ne
 8000da8:	681a      	ldrne	r2, [r3, #0]
 8000daa:	f042 0201 	orrne.w	r2, r2, #1
 8000dae:	601a      	strne	r2, [r3, #0]
}
 8000db0:	bd10      	pop	{r4, pc}
 8000db2:	bf00      	nop
 8000db4:	40012c00 	.word	0x40012c00

08000db8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8000db8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000dbc:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	f04f 0302 	mov.w	r3, #2
 8000dc4:	d014      	beq.n	8000df0 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8000dc6:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000dc8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8000dcc:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8000dce:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8000dd0:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8000dd2:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8000dd4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8000dd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8000ddc:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8000dde:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8000de0:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8000de2:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8000de4:	2301      	movs	r3, #1
 8000de6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8000dea:	2300      	movs	r3, #0
 8000dec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000df0:	4618      	mov	r0, r3

  return HAL_OK;
}
 8000df2:	bd30      	pop	{r4, r5, pc}

08000df4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000df4:	b510      	push	{r4, lr}
 8000df6:	b090      	sub	sp, #64	; 0x40
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000df8:	2228      	movs	r2, #40	; 0x28
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	a806      	add	r0, sp, #24
 8000dfe:	f000 f993 	bl	8001128 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000e02:	2100      	movs	r1, #0
 8000e04:	2214      	movs	r2, #20
 8000e06:	a801      	add	r0, sp, #4
 8000e08:	f000 f98e 	bl	8001128 <memset>

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e10:	2201      	movs	r2, #1
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e12:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e14:	9307      	str	r3, [sp, #28]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e16:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e18:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000e1c:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e1e:	9206      	str	r2, [sp, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e20:	920a      	str	r2, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e22:	930f      	str	r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e24:	940d      	str	r4, [sp, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000e26:	f7ff fb17 	bl	8000458 <HAL_RCC_OscConfig>
		Error_Handler();
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000e2a:	230f      	movs	r3, #15
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000e30:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e32:	2300      	movs	r3, #0
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000e34:	4621      	mov	r1, r4
 8000e36:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e38:	9402      	str	r4, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e3a:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e3c:	9204      	str	r2, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e3e:	9305      	str	r3, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000e40:	f7ff fce4 	bl	800080c <HAL_RCC_ClockConfig>
		Error_Handler();
	}
}
 8000e44:	b010      	add	sp, #64	; 0x40
 8000e46:	bd10      	pop	{r4, pc}

08000e48 <main>:
	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000e48:	2500      	movs	r5, #0
int main(void) {
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b090      	sub	sp, #64	; 0x40
	HAL_Init();
 8000e4e:	f7ff f9a1 	bl	8000194 <HAL_Init>
	SystemClock_Config();
 8000e52:	f7ff ffcf 	bl	8000df4 <SystemClock_Config>
 * @retval None
 */
static void MX_GPIO_Init(void) {

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8000e56:	4b46      	ldr	r3, [pc, #280]	; (8000f70 <main+0x128>)
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000e58:	2100      	movs	r1, #0
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8000e5a:	699a      	ldr	r2, [r3, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000e5c:	a805      	add	r0, sp, #20
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8000e5e:	f042 0220 	orr.w	r2, r2, #32
 8000e62:	619a      	str	r2, [r3, #24]
 8000e64:	699a      	ldr	r2, [r3, #24]
	htim2.Instance = TIM2;
 8000e66:	4c43      	ldr	r4, [pc, #268]	; (8000f74 <main+0x12c>)
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8000e68:	f002 0220 	and.w	r2, r2, #32
 8000e6c:	9201      	str	r2, [sp, #4]
 8000e6e:	9a01      	ldr	r2, [sp, #4]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8000e70:	699a      	ldr	r2, [r3, #24]
	htim2.Instance = TIM2;
 8000e72:	f04f 4880 	mov.w	r8, #1073741824	; 0x40000000
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8000e76:	f042 0204 	orr.w	r2, r2, #4
 8000e7a:	619a      	str	r2, [r3, #24]
 8000e7c:	699b      	ldr	r3, [r3, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000e7e:	2210      	movs	r2, #16
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8000e80:	f003 0304 	and.w	r3, r3, #4
 8000e84:	9302      	str	r3, [sp, #8]
 8000e86:	9b02      	ldr	r3, [sp, #8]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000e88:	f000 f94e 	bl	8001128 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000e8c:	221c      	movs	r2, #28
 8000e8e:	4629      	mov	r1, r5
 8000e90:	a809      	add	r0, sp, #36	; 0x24
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000e92:	9503      	str	r5, [sp, #12]
 8000e94:	9504      	str	r5, [sp, #16]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000e96:	f000 f947 	bl	8001128 <memset>
	htim2.Init.Prescaler = 69; //
 8000e9a:	2345      	movs	r3, #69	; 0x45
 8000e9c:	6063      	str	r3, [r4, #4]
	htim2.Init.Period = 1023; //      
 8000e9e:	f240 33ff 	movw	r3, #1023	; 0x3ff
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000ea2:	4620      	mov	r0, r4
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ea4:	60a5      	str	r5, [r4, #8]
	htim2.Init.Period = 1023; //      
 8000ea6:	60e3      	str	r3, [r4, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ea8:	6125      	str	r5, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eaa:	61a5      	str	r5, [r4, #24]
	htim2.Instance = TIM2;
 8000eac:	f8c4 8000 	str.w	r8, [r4]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000eb0:	f7ff fdf8 	bl	8000aa4 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000eb8:	a905      	add	r1, sp, #20
 8000eba:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ebc:	9305      	str	r3, [sp, #20]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000ebe:	f7ff febd 	bl	8000c3c <HAL_TIM_ConfigClockSource>
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8000ec2:	4620      	mov	r0, r4
 8000ec4:	f7ff fe08 	bl	8000ad8 <HAL_TIM_PWM_Init>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000ec8:	a903      	add	r1, sp, #12
 8000eca:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ecc:	9503      	str	r5, [sp, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ece:	9504      	str	r5, [sp, #16]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000ed0:	f7ff ff72 	bl	8000db8 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ed4:	2360      	movs	r3, #96	; 0x60
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8000ed6:	2204      	movs	r2, #4
 8000ed8:	a909      	add	r1, sp, #36	; 0x24
 8000eda:	4620      	mov	r0, r4
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000edc:	9309      	str	r3, [sp, #36]	; 0x24
	sConfigOC.Pulse = 0; // 
 8000ede:	950a      	str	r5, [sp, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ee0:	950b      	str	r5, [sp, #44]	; 0x2c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ee2:	950d      	str	r5, [sp, #52]	; 0x34
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8000ee4:	f7ff fe3e 	bl	8000b64 <HAL_TIM_PWM_ConfigChannel>
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8000ee8:	2208      	movs	r2, #8
 8000eea:	a909      	add	r1, sp, #36	; 0x24
 8000eec:	4620      	mov	r0, r4
	sConfigOC.Pulse = 0; //  
 8000eee:	950a      	str	r5, [sp, #40]	; 0x28
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8000ef0:	f7ff fe38 	bl	8000b64 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim2);
 8000ef4:	4620      	mov	r0, r4
 8000ef6:	f000 f879 	bl	8000fec <HAL_TIM_MspPostInit>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000efa:	2104      	movs	r1, #4
 8000efc:	4620      	mov	r0, r4
 8000efe:	f7ff ff3f 	bl	8000d80 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000f02:	2108      	movs	r1, #8
 8000f04:	4620      	mov	r0, r4
 8000f06:	f7ff ff3b 	bl	8000d80 <HAL_TIM_PWM_Start>
	T = HAL_GetTick();
 8000f0a:	f7ff f961 	bl	80001d0 <HAL_GetTick>
	flag = 1;
 8000f0e:	2301      	movs	r3, #1
				TIM2->CCR2 = i; // analogWrite(TIM_CHANNEL_2, i);
 8000f10:	4644      	mov	r4, r8
	T = HAL_GetTick();
 8000f12:	4f19      	ldr	r7, [pc, #100]	; (8000f78 <main+0x130>)
	flag = 1;
 8000f14:	4d19      	ldr	r5, [pc, #100]	; (8000f7c <main+0x134>)
 8000f16:	4e1a      	ldr	r6, [pc, #104]	; (8000f80 <main+0x138>)
	T = HAL_GetTick();
 8000f18:	6038      	str	r0, [r7, #0]
	flag = 1;
 8000f1a:	702b      	strb	r3, [r5, #0]
				TIM2->CCR3 = 1023 - i; //analogWrite(TIM_CHANNEL_3, 255- i);
 8000f1c:	f240 38ff 	movw	r8, #1023	; 0x3ff
		if (HAL_GetTick() - T >= 1) {
 8000f20:	f7ff f956 	bl	80001d0 <HAL_GetTick>
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	4298      	cmp	r0, r3
 8000f28:	d0fa      	beq.n	8000f20 <main+0xd8>
			T = HAL_GetTick();
 8000f2a:	f7ff f951 	bl	80001d0 <HAL_GetTick>
			if (flag) {
 8000f2e:	782b      	ldrb	r3, [r5, #0]
			T = HAL_GetTick();
 8000f30:	6038      	str	r0, [r7, #0]
			if (flag) {
 8000f32:	b16b      	cbz	r3, 8000f50 <main+0x108>
				TIM2->CCR2 = i; // analogWrite(TIM_CHANNEL_2, i);
 8000f34:	8833      	ldrh	r3, [r6, #0]
 8000f36:	63a3      	str	r3, [r4, #56]	; 0x38
				TIM2->CCR3 = 1023 - i; //analogWrite(TIM_CHANNEL_3, 255- i);
 8000f38:	eba8 0203 	sub.w	r2, r8, r3
				i++;
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	b29b      	uxth	r3, r3
				if (i == 1023) {
 8000f40:	4543      	cmp	r3, r8
				TIM2->CCR3 = 1023 - i; //analogWrite(TIM_CHANNEL_3, 255- i);
 8000f42:	63e2      	str	r2, [r4, #60]	; 0x3c
				if (i == 1023) {
 8000f44:	d001      	beq.n	8000f4a <main+0x102>
				i++;
 8000f46:	8033      	strh	r3, [r6, #0]
 8000f48:	e7ea      	b.n	8000f20 <main+0xd8>
					i = 0;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	8033      	strh	r3, [r6, #0]
					flag = 0;
 8000f4e:	702b      	strb	r3, [r5, #0]
				TIM2->CCR2 = 1023 - i;
 8000f50:	f240 32ff 	movw	r2, #1023	; 0x3ff
				TIM2->CCR3 = i;
 8000f54:	8833      	ldrh	r3, [r6, #0]
 8000f56:	63e3      	str	r3, [r4, #60]	; 0x3c
				TIM2->CCR2 = 1023 - i;
 8000f58:	1ad1      	subs	r1, r2, r3
				i++;
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	b29b      	uxth	r3, r3
				if (i == 1023) {
 8000f5e:	4293      	cmp	r3, r2
				TIM2->CCR2 = 1023 - i;
 8000f60:	63a1      	str	r1, [r4, #56]	; 0x38
				i++;
 8000f62:	8033      	strh	r3, [r6, #0]
				if (i == 1023) {
 8000f64:	d1da      	bne.n	8000f1c <main+0xd4>
					i = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	8033      	strh	r3, [r6, #0]
					flag = 1;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	702b      	strb	r3, [r5, #0]
 8000f6e:	e7d5      	b.n	8000f1c <main+0xd4>
 8000f70:	40021000 	.word	0x40021000
 8000f74:	20000038 	.word	0x20000038
 8000f78:	20000034 	.word	0x20000034
 8000f7c:	20000030 	.word	0x20000030
 8000f80:	20000028 	.word	0x20000028

08000f84 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f84:	4b0e      	ldr	r3, [pc, #56]	; (8000fc0 <HAL_MspInit+0x3c>)
{
 8000f86:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f88:	699a      	ldr	r2, [r3, #24]
 8000f8a:	f042 0201 	orr.w	r2, r2, #1
 8000f8e:	619a      	str	r2, [r3, #24]
 8000f90:	699a      	ldr	r2, [r3, #24]
 8000f92:	f002 0201 	and.w	r2, r2, #1
 8000f96:	9200      	str	r2, [sp, #0]
 8000f98:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f9a:	69da      	ldr	r2, [r3, #28]
 8000f9c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000fa0:	61da      	str	r2, [r3, #28]
 8000fa2:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000fa4:	4a07      	ldr	r2, [pc, #28]	; (8000fc4 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000faa:	9301      	str	r3, [sp, #4]
 8000fac:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000fae:	6853      	ldr	r3, [r2, #4]
 8000fb0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000fb4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000fb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fba:	b002      	add	sp, #8
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	40010000 	.word	0x40010000

08000fc8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8000fc8:	6803      	ldr	r3, [r0, #0]
{
 8000fca:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM2)
 8000fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000fd0:	d10a      	bne.n	8000fe8 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fd2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000fd6:	69da      	ldr	r2, [r3, #28]
 8000fd8:	f042 0201 	orr.w	r2, r2, #1
 8000fdc:	61da      	str	r2, [r3, #28]
 8000fde:	69db      	ldr	r3, [r3, #28]
 8000fe0:	f003 0301 	and.w	r3, r3, #1
 8000fe4:	9301      	str	r3, [sp, #4]
 8000fe6:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000fe8:	b002      	add	sp, #8
 8000fea:	4770      	bx	lr

08000fec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fec:	b510      	push	{r4, lr}
 8000fee:	4604      	mov	r4, r0
 8000ff0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff2:	2210      	movs	r2, #16
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	a802      	add	r0, sp, #8
 8000ff8:	f000 f896 	bl	8001128 <memset>
  if(htim->Instance==TIM2)
 8000ffc:	6823      	ldr	r3, [r4, #0]
 8000ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001002:	d113      	bne.n	800102c <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001004:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001008:	699a      	ldr	r2, [r3, #24]
    PA2     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100a:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100c:	f042 0204 	orr.w	r2, r2, #4
 8001010:	619a      	str	r2, [r3, #24]
 8001012:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001014:	4806      	ldr	r0, [pc, #24]	; (8001030 <HAL_TIM_MspPostInit+0x44>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001016:	f003 0304 	and.w	r3, r3, #4
 800101a:	9301      	str	r3, [sp, #4]
 800101c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800101e:	2306      	movs	r3, #6
 8001020:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001022:	2302      	movs	r3, #2
 8001024:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001028:	f7ff f934 	bl	8000294 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800102c:	b006      	add	sp, #24
 800102e:	bd10      	pop	{r4, pc}
 8001030:	40010800 	.word	0x40010800

08001034 <NMI_Handler>:
 8001034:	4770      	bx	lr

08001036 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001036:	e7fe      	b.n	8001036 <HardFault_Handler>

08001038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001038:	e7fe      	b.n	8001038 <MemManage_Handler>

0800103a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800103a:	e7fe      	b.n	800103a <BusFault_Handler>

0800103c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800103c:	e7fe      	b.n	800103c <UsageFault_Handler>

0800103e <SVC_Handler>:
 800103e:	4770      	bx	lr

08001040 <DebugMon_Handler>:
 8001040:	4770      	bx	lr

08001042 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001042:	4770      	bx	lr

08001044 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001044:	f7ff b8b8 	b.w	80001b8 <HAL_IncTick>

08001048 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001048:	4b0f      	ldr	r3, [pc, #60]	; (8001088 <SystemInit+0x40>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	f042 0201 	orr.w	r2, r2, #1
 8001050:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001052:	6859      	ldr	r1, [r3, #4]
 8001054:	4a0d      	ldr	r2, [pc, #52]	; (800108c <SystemInit+0x44>)
 8001056:	400a      	ands	r2, r1
 8001058:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001060:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001064:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800106c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800106e:	685a      	ldr	r2, [r3, #4]
 8001070:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001074:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001076:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800107a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800107c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001080:	4b03      	ldr	r3, [pc, #12]	; (8001090 <SystemInit+0x48>)
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000
 800108c:	f8ff0000 	.word	0xf8ff0000
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001094:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001096:	e003      	b.n	80010a0 <LoopCopyDataInit>

08001098 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001098:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800109a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800109c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800109e:	3104      	adds	r1, #4

080010a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80010a0:	480a      	ldr	r0, [pc, #40]	; (80010cc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80010a2:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80010a4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80010a6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80010a8:	d3f6      	bcc.n	8001098 <CopyDataInit>
  ldr r2, =_sbss
 80010aa:	4a0a      	ldr	r2, [pc, #40]	; (80010d4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80010ac:	e002      	b.n	80010b4 <LoopFillZerobss>

080010ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80010ae:	2300      	movs	r3, #0
  str r3, [r2], #4
 80010b0:	f842 3b04 	str.w	r3, [r2], #4

080010b4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80010b6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80010b8:	d3f9      	bcc.n	80010ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80010ba:	f7ff ffc5 	bl	8001048 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010be:	f000 f80f 	bl	80010e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010c2:	f7ff fec1 	bl	8000e48 <main>
  bx lr
 80010c6:	4770      	bx	lr
  ldr r3, =_sidata
 80010c8:	08001178 	.word	0x08001178
  ldr r0, =_sdata
 80010cc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80010d0:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80010d4:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80010d8:	20000078 	.word	0x20000078

080010dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010dc:	e7fe      	b.n	80010dc <ADC1_2_IRQHandler>
	...

080010e0 <__libc_init_array>:
 80010e0:	b570      	push	{r4, r5, r6, lr}
 80010e2:	2500      	movs	r5, #0
 80010e4:	4e0c      	ldr	r6, [pc, #48]	; (8001118 <__libc_init_array+0x38>)
 80010e6:	4c0d      	ldr	r4, [pc, #52]	; (800111c <__libc_init_array+0x3c>)
 80010e8:	1ba4      	subs	r4, r4, r6
 80010ea:	10a4      	asrs	r4, r4, #2
 80010ec:	42a5      	cmp	r5, r4
 80010ee:	d109      	bne.n	8001104 <__libc_init_array+0x24>
 80010f0:	f000 f822 	bl	8001138 <_init>
 80010f4:	2500      	movs	r5, #0
 80010f6:	4e0a      	ldr	r6, [pc, #40]	; (8001120 <__libc_init_array+0x40>)
 80010f8:	4c0a      	ldr	r4, [pc, #40]	; (8001124 <__libc_init_array+0x44>)
 80010fa:	1ba4      	subs	r4, r4, r6
 80010fc:	10a4      	asrs	r4, r4, #2
 80010fe:	42a5      	cmp	r5, r4
 8001100:	d105      	bne.n	800110e <__libc_init_array+0x2e>
 8001102:	bd70      	pop	{r4, r5, r6, pc}
 8001104:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001108:	4798      	blx	r3
 800110a:	3501      	adds	r5, #1
 800110c:	e7ee      	b.n	80010ec <__libc_init_array+0xc>
 800110e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001112:	4798      	blx	r3
 8001114:	3501      	adds	r5, #1
 8001116:	e7f2      	b.n	80010fe <__libc_init_array+0x1e>
 8001118:	08001170 	.word	0x08001170
 800111c:	08001170 	.word	0x08001170
 8001120:	08001170 	.word	0x08001170
 8001124:	08001174 	.word	0x08001174

08001128 <memset>:
 8001128:	4603      	mov	r3, r0
 800112a:	4402      	add	r2, r0
 800112c:	4293      	cmp	r3, r2
 800112e:	d100      	bne.n	8001132 <memset+0xa>
 8001130:	4770      	bx	lr
 8001132:	f803 1b01 	strb.w	r1, [r3], #1
 8001136:	e7f9      	b.n	800112c <memset+0x4>

08001138 <_init>:
 8001138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800113a:	bf00      	nop
 800113c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800113e:	bc08      	pop	{r3}
 8001140:	469e      	mov	lr, r3
 8001142:	4770      	bx	lr

08001144 <_fini>:
 8001144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001146:	bf00      	nop
 8001148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800114a:	bc08      	pop	{r3}
 800114c:	469e      	mov	lr, r3
 800114e:	4770      	bx	lr
