#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002f948a0 .scope module, "openmips" "openmips" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
L_0000000002f63b60 .functor BUFZ 32, v0000000004b49d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000000002f9de98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004b49620_0 .net "clk", 0 0, o0000000002f9de98;  0 drivers
v0000000004b48c20_0 .net "ex_aluop_i", 7 0, v0000000002fec1a0_0;  1 drivers
v0000000004b49260_0 .net "ex_alusel_i", 2 0, v0000000002fec740_0;  1 drivers
v0000000004b49da0_0 .net "ex_reg1_i", 31 0, v0000000002fed280_0;  1 drivers
v0000000004b49ee0_0 .net "ex_reg2_i", 31 0, v0000000002fec600_0;  1 drivers
v0000000004b48680_0 .net "ex_wd_i", 4 0, v0000000002fed3c0_0;  1 drivers
v0000000004b49e40_0 .net "ex_wd_o", 4 0, v0000000002f9aa80_0;  1 drivers
v0000000004b49300_0 .net "ex_wdata_o", 31 0, v0000000002f9a940_0;  1 drivers
v0000000004b48900_0 .net "ex_wreg_i", 0 0, v0000000002fecf60_0;  1 drivers
v0000000004b48860_0 .net "ex_wreg_o", 0 0, v0000000002f9ab20_0;  1 drivers
v0000000004b48fe0_0 .net "id_aluop_o", 7 0, v0000000002f9a4e0_0;  1 drivers
v0000000004b496c0_0 .net "id_alusel_o", 2 0, v0000000002fed8c0_0;  1 drivers
v0000000004b49940_0 .net "id_inst_i", 31 0, v0000000002fec4c0_0;  1 drivers
v0000000004b49a80_0 .net "id_pc_i", 31 0, v0000000002fed000_0;  1 drivers
v0000000004b49f80_0 .net "id_reg1_o", 31 0, v0000000002fedd20_0;  1 drivers
v0000000004b48720_0 .net "id_reg2_o", 31 0, v0000000002feca60_0;  1 drivers
v0000000004b49760_0 .net "id_wd_o", 4 0, v0000000002fec6a0_0;  1 drivers
v0000000004b49b20_0 .net "id_wreg_o", 0 0, v0000000002fed1e0_0;  1 drivers
v0000000004b487c0_0 .net "mem_wd_i", 4 0, v0000000002f9ada0_0;  1 drivers
v0000000004b49800_0 .net "mem_wd_o", 4 0, v0000000002fedf00_0;  1 drivers
v0000000004b49080_0 .net "mem_wdata_i", 31 0, v0000000002f9a620_0;  1 drivers
v0000000004b493a0_0 .net "mem_wdata_o", 31 0, v0000000002fec2e0_0;  1 drivers
v0000000004b498a0_0 .net "mem_wreg_i", 0 0, v0000000002f9a440_0;  1 drivers
v0000000004b49c60_0 .net "mem_wreg_o", 0 0, v0000000002fecc40_0;  1 drivers
v0000000004b480e0_0 .net "pc", 31 0, v0000000004b49d00_0;  1 drivers
v0000000004b48180_0 .net "reg1_addr", 4 0, v0000000002fec420_0;  1 drivers
v0000000004b48220_0 .net "reg1_data", 31 0, v0000000004b48e00_0;  1 drivers
v0000000004b48360_0 .net "reg1_read", 0 0, v0000000002fece20_0;  1 drivers
v0000000004b48400_0 .net "reg2_addr", 4 0, v0000000002fed6e0_0;  1 drivers
v0000000004b4d610_0 .net "reg2_data", 31 0, v0000000004b49440_0;  1 drivers
v0000000004b4d9d0_0 .net "reg2_read", 0 0, v0000000002fed960_0;  1 drivers
v0000000004b4dcf0_0 .net "rom_addr_o", 31 0, L_0000000002f63b60;  1 drivers
v0000000004b4d570_0 .net "rom_ce_o", 0 0, v0000000004b48d60_0;  1 drivers
o0000000002f9ea08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000004b4df70_0 .net "rom_data_i", 31 0, o0000000002f9ea08;  0 drivers
o0000000002f9db68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004b4dd90_0 .net "rst", 0 0, o0000000002f9db68;  0 drivers
v0000000004b4e650_0 .net "wb_wd_i", 4 0, v0000000004b48cc0_0;  1 drivers
v0000000004b4d6b0_0 .net "wb_wdata_i", 31 0, v0000000004b482c0_0;  1 drivers
v0000000004b4dbb0_0 .net "wb_wreg_i", 0 0, v0000000004b49580_0;  1 drivers
S_0000000002f5f090 .scope module, "ex0" "ex" 2 117, 3 3 0, S_0000000002f948a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 8 "aluop_i"
    .port_info 2 /INPUT 3 "alusel_i"
    .port_info 3 /INPUT 32 "reg1_i"
    .port_info 4 /INPUT 32 "reg2_i"
    .port_info 5 /INPUT 5 "wd_i"
    .port_info 6 /INPUT 1 "wreg_i"
    .port_info 7 /OUTPUT 5 "wd_o"
    .port_info 8 /OUTPUT 1 "wreg_o"
    .port_info 9 /OUTPUT 32 "wdata_o"
    .port_info 10 /OUTPUT 32 "logicout"
v0000000002f9ac60_0 .net "aluop_i", 7 0, v0000000002fec1a0_0;  alias, 1 drivers
v0000000002f9a300_0 .net "alusel_i", 2 0, v0000000002fec740_0;  alias, 1 drivers
v0000000002f9a800_0 .var "logicout", 31 0;
v0000000002f9a8a0_0 .net "reg1_i", 31 0, v0000000002fed280_0;  alias, 1 drivers
v0000000002f9a580_0 .net "reg2_i", 31 0, v0000000002fec600_0;  alias, 1 drivers
v0000000002f9b020_0 .net "rst", 0 0, o0000000002f9db68;  alias, 0 drivers
v0000000002f9a6c0_0 .net "wd_i", 4 0, v0000000002fed3c0_0;  alias, 1 drivers
v0000000002f9aa80_0 .var "wd_o", 4 0;
v0000000002f9a940_0 .var "wdata_o", 31 0;
v0000000002f9a260_0 .net "wreg_i", 0 0, v0000000002fecf60_0;  alias, 1 drivers
v0000000002f9ab20_0 .var "wreg_o", 0 0;
E_0000000002f965c0 .event edge, v0000000002f9a6c0_0, v0000000002f9a260_0, v0000000002f9a300_0, v0000000002f9a800_0;
E_0000000002f95c00 .event edge, v0000000002f9b020_0, v0000000002f9ac60_0, v0000000002f9a8a0_0, v0000000002f9a580_0;
S_0000000002f5f2d0 .scope module, "ex_mem0" "ex_mem" 2 127, 4 3 0, S_0000000002f948a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "ex_wd"
    .port_info 3 /INPUT 1 "ex_wreg"
    .port_info 4 /INPUT 32 "ex_wdata"
    .port_info 5 /OUTPUT 5 "mem_wd"
    .port_info 6 /OUTPUT 1 "mem_wreg"
    .port_info 7 /OUTPUT 32 "mem_wdata"
v0000000002f9a3a0_0 .net "clk", 0 0, o0000000002f9de98;  alias, 0 drivers
v0000000002f9abc0_0 .net "ex_wd", 4 0, v0000000002f9aa80_0;  alias, 1 drivers
v0000000002f9aee0_0 .net "ex_wdata", 31 0, v0000000002f9a940_0;  alias, 1 drivers
v0000000002f9ad00_0 .net "ex_wreg", 0 0, v0000000002f9ab20_0;  alias, 1 drivers
v0000000002f9ada0_0 .var "mem_wd", 4 0;
v0000000002f9a620_0 .var "mem_wdata", 31 0;
v0000000002f9a440_0 .var "mem_wreg", 0 0;
v0000000002f9ae40_0 .net "rst", 0 0, o0000000002f9db68;  alias, 0 drivers
E_0000000002f96600 .event posedge, v0000000002f9a3a0_0;
S_0000000003057950 .scope module, "id0" "id" 2 82, 5 3 0, S_0000000002f948a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 32 "reg1_data_i"
    .port_info 4 /INPUT 32 "reg2_data_i"
    .port_info 5 /OUTPUT 1 "reg1_read_o"
    .port_info 6 /OUTPUT 1 "reg2_read_o"
    .port_info 7 /OUTPUT 5 "reg1_addr_o"
    .port_info 8 /OUTPUT 5 "reg2_addr_o"
    .port_info 9 /OUTPUT 8 "aluop_o"
    .port_info 10 /OUTPUT 3 "alusel_o"
    .port_info 11 /OUTPUT 32 "reg1_o"
    .port_info 12 /OUTPUT 32 "reg2_o"
    .port_info 13 /OUTPUT 5 "wd_o"
    .port_info 14 /OUTPUT 1 "wreg_o"
v0000000002f9a4e0_0 .var "aluop_o", 7 0;
v0000000002fed8c0_0 .var "alusel_o", 2 0;
v0000000002fed640_0 .var "imm", 31 0;
v0000000002fec240_0 .net "inst_i", 31 0, v0000000002fec4c0_0;  alias, 1 drivers
v0000000002fecba0_0 .var "instvalid", 0 0;
v0000000002fec380_0 .net "op", 5 0, L_0000000004b4e5b0;  1 drivers
v0000000002fec920_0 .net "op2", 4 0, L_0000000004b4da70;  1 drivers
v0000000002fed0a0_0 .net "op3", 5 0, L_0000000004b4d1b0;  1 drivers
v0000000002feda00_0 .net "op4", 4 0, L_0000000004b4d7f0;  1 drivers
v0000000002fec100_0 .net "pc_i", 31 0, v0000000002fed000_0;  alias, 1 drivers
v0000000002fec420_0 .var "reg1_addr_o", 4 0;
v0000000002fed320_0 .net "reg1_data_i", 31 0, v0000000004b48e00_0;  alias, 1 drivers
v0000000002fedd20_0 .var "reg1_o", 31 0;
v0000000002fece20_0 .var "reg1_read_o", 0 0;
v0000000002fed6e0_0 .var "reg2_addr_o", 4 0;
v0000000002fedaa0_0 .net "reg2_data_i", 31 0, v0000000004b49440_0;  alias, 1 drivers
v0000000002feca60_0 .var "reg2_o", 31 0;
v0000000002fed960_0 .var "reg2_read_o", 0 0;
v0000000002fed140_0 .net "rst", 0 0, o0000000002f9db68;  alias, 0 drivers
v0000000002fec6a0_0 .var "wd_o", 4 0;
v0000000002fed1e0_0 .var "wreg_o", 0 0;
E_0000000002f96700 .event edge, v0000000002f9b020_0, v0000000002fed960_0, v0000000002fedaa0_0, v0000000002fed640_0;
E_0000000002f95f00 .event edge, v0000000002f9b020_0, v0000000002fece20_0, v0000000002fed320_0, v0000000002fed640_0;
E_0000000002f962c0 .event edge, v0000000002f9b020_0, v0000000002fec240_0, v0000000002fec380_0;
L_0000000004b4e5b0 .part v0000000002fec4c0_0, 26, 6;
L_0000000004b4da70 .part v0000000002fec4c0_0, 6, 5;
L_0000000004b4d1b0 .part v0000000002fec4c0_0, 0, 6;
L_0000000004b4d7f0 .part v0000000002fec4c0_0, 16, 5;
S_0000000002f69910 .scope module, "id_ex0" "id_ex" 2 105, 6 3 0, S_0000000002f948a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "id_aluop"
    .port_info 3 /INPUT 3 "id_alusel"
    .port_info 4 /INPUT 32 "id_reg1"
    .port_info 5 /INPUT 32 "id_reg2"
    .port_info 6 /INPUT 5 "id_wd"
    .port_info 7 /INPUT 1 "id_wreg"
    .port_info 8 /OUTPUT 8 "ex_aluop"
    .port_info 9 /OUTPUT 3 "ex_alusel"
    .port_info 10 /OUTPUT 32 "ex_reg1"
    .port_info 11 /OUTPUT 32 "ex_reg2"
    .port_info 12 /OUTPUT 5 "ex_wd"
    .port_info 13 /OUTPUT 1 "ex_wreg"
v0000000002fecec0_0 .net "clk", 0 0, o0000000002f9de98;  alias, 0 drivers
v0000000002fec1a0_0 .var "ex_aluop", 7 0;
v0000000002fec740_0 .var "ex_alusel", 2 0;
v0000000002fed280_0 .var "ex_reg1", 31 0;
v0000000002fec600_0 .var "ex_reg2", 31 0;
v0000000002fed3c0_0 .var "ex_wd", 4 0;
v0000000002fecf60_0 .var "ex_wreg", 0 0;
v0000000002fedb40_0 .net "id_aluop", 7 0, v0000000002f9a4e0_0;  alias, 1 drivers
v0000000002fec880_0 .net "id_alusel", 2 0, v0000000002fed8c0_0;  alias, 1 drivers
v0000000002fec7e0_0 .net "id_reg1", 31 0, v0000000002fedd20_0;  alias, 1 drivers
v0000000002fedbe0_0 .net "id_reg2", 31 0, v0000000002feca60_0;  alias, 1 drivers
v0000000002fedc80_0 .net "id_wd", 4 0, v0000000002fec6a0_0;  alias, 1 drivers
v0000000002feddc0_0 .net "id_wreg", 0 0, v0000000002fed1e0_0;  alias, 1 drivers
v0000000002fede60_0 .net "rst", 0 0, o0000000002f9db68;  alias, 0 drivers
S_0000000002f69b80 .scope module, "if_id0" "if_id" 2 76, 7 3 0, S_0000000002f948a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "if_pc"
    .port_info 3 /INPUT 32 "if_inst"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_inst"
v0000000002fed5a0_0 .net "clk", 0 0, o0000000002f9de98;  alias, 0 drivers
v0000000002fec4c0_0 .var "id_inst", 31 0;
v0000000002fed000_0 .var "id_pc", 31 0;
v0000000002fed460_0 .net "if_inst", 31 0, o0000000002f9ea08;  alias, 0 drivers
v0000000002fed500_0 .net "if_pc", 31 0, v0000000004b49d00_0;  alias, 1 drivers
v0000000002fed780_0 .net "rst", 0 0, o0000000002f9db68;  alias, 0 drivers
S_0000000002f5a050 .scope module, "mem0" "mem" 2 133, 8 3 0, S_0000000002f948a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "wd_i"
    .port_info 2 /INPUT 1 "wreg_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /OUTPUT 5 "wd_o"
    .port_info 5 /OUTPUT 1 "wreg_o"
    .port_info 6 /OUTPUT 32 "wdata_o"
v0000000002fecb00_0 .net "rst", 0 0, o0000000002f9db68;  alias, 0 drivers
v0000000002fed820_0 .net "wd_i", 4 0, v0000000002f9ada0_0;  alias, 1 drivers
v0000000002fedf00_0 .var "wd_o", 4 0;
v0000000002fec060_0 .net "wdata_i", 31 0, v0000000002f9a620_0;  alias, 1 drivers
v0000000002fec2e0_0 .var "wdata_o", 31 0;
v0000000002fecd80_0 .net "wreg_i", 0 0, v0000000002f9a440_0;  alias, 1 drivers
v0000000002fecc40_0 .var "wreg_o", 0 0;
E_0000000002f96040 .event edge, v0000000002f9b020_0, v0000000002f9ada0_0, v0000000002f9a440_0, v0000000002f9a620_0;
S_0000000002f5a1d0 .scope module, "mem_wb0" "mem_wb" 2 139, 9 3 0, S_0000000002f948a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "mem_wd"
    .port_info 3 /INPUT 1 "mem_wreg"
    .port_info 4 /INPUT 32 "mem_wdata"
    .port_info 5 /OUTPUT 5 "wb_wd"
    .port_info 6 /OUTPUT 1 "wb_wreg"
    .port_info 7 /OUTPUT 32 "wb_wdata"
v0000000002fec560_0 .net "clk", 0 0, o0000000002f9de98;  alias, 0 drivers
v0000000002fec9c0_0 .net "mem_wd", 4 0, v0000000002fedf00_0;  alias, 1 drivers
v0000000002fecce0_0 .net "mem_wdata", 31 0, v0000000002fec2e0_0;  alias, 1 drivers
v0000000004b494e0_0 .net "mem_wreg", 0 0, v0000000002fecc40_0;  alias, 1 drivers
v0000000004b489a0_0 .net "rst", 0 0, o0000000002f9db68;  alias, 0 drivers
v0000000004b48cc0_0 .var "wb_wd", 4 0;
v0000000004b482c0_0 .var "wb_wdata", 31 0;
v0000000004b49580_0 .var "wb_wreg", 0 0;
S_0000000002f59440 .scope module, "pc_reg0" "pc_reg" 2 70, 10 3 0, S_0000000002f948a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0000000004b48d60_0 .var "ce", 0 0;
v0000000004b484a0_0 .net "clk", 0 0, o0000000002f9de98;  alias, 0 drivers
v0000000004b49d00_0 .var "pc", 31 0;
v0000000004b48ea0_0 .net "rst", 0 0, o0000000002f9db68;  alias, 0 drivers
S_0000000002f595c0 .scope module, "regfile0" "regfile" 2 96, 11 3 0, S_0000000002f948a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "waddr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /INPUT 1 "re1"
    .port_info 6 /INPUT 5 "raddr1"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /INPUT 1 "re2"
    .port_info 9 /INPUT 5 "raddr2"
    .port_info 10 /OUTPUT 32 "rdata2"
v0000000004b48540_0 .net "clk", 0 0, o0000000002f9de98;  alias, 0 drivers
v0000000004b48ae0_0 .net "raddr1", 4 0, v0000000002fec420_0;  alias, 1 drivers
v0000000004b48f40_0 .net "raddr2", 4 0, v0000000002fed6e0_0;  alias, 1 drivers
v0000000004b48e00_0 .var "rdata1", 31 0;
v0000000004b49440_0 .var "rdata2", 31 0;
v0000000004b485e0_0 .net "re1", 0 0, v0000000002fece20_0;  alias, 1 drivers
v0000000004b499e0_0 .net "re2", 0 0, v0000000002fed960_0;  alias, 1 drivers
v0000000004b49bc0 .array "regs", 31 0, 31 0;
v0000000004b48b80_0 .net "rst", 0 0, o0000000002f9db68;  alias, 0 drivers
v0000000004b49120_0 .net "waddr", 4 0, v0000000004b48cc0_0;  alias, 1 drivers
v0000000004b491c0_0 .net "wdata", 31 0, v0000000004b482c0_0;  alias, 1 drivers
v0000000004b48a40_0 .net "we", 0 0, v0000000004b49580_0;  alias, 1 drivers
E_0000000002f96540/0 .event edge, v0000000002f9b020_0, v0000000002fed6e0_0, v0000000004b48cc0_0, v0000000004b49580_0;
v0000000004b49bc0_0 .array/port v0000000004b49bc0, 0;
v0000000004b49bc0_1 .array/port v0000000004b49bc0, 1;
E_0000000002f96540/1 .event edge, v0000000002fed960_0, v0000000004b482c0_0, v0000000004b49bc0_0, v0000000004b49bc0_1;
v0000000004b49bc0_2 .array/port v0000000004b49bc0, 2;
v0000000004b49bc0_3 .array/port v0000000004b49bc0, 3;
v0000000004b49bc0_4 .array/port v0000000004b49bc0, 4;
v0000000004b49bc0_5 .array/port v0000000004b49bc0, 5;
E_0000000002f96540/2 .event edge, v0000000004b49bc0_2, v0000000004b49bc0_3, v0000000004b49bc0_4, v0000000004b49bc0_5;
v0000000004b49bc0_6 .array/port v0000000004b49bc0, 6;
v0000000004b49bc0_7 .array/port v0000000004b49bc0, 7;
v0000000004b49bc0_8 .array/port v0000000004b49bc0, 8;
v0000000004b49bc0_9 .array/port v0000000004b49bc0, 9;
E_0000000002f96540/3 .event edge, v0000000004b49bc0_6, v0000000004b49bc0_7, v0000000004b49bc0_8, v0000000004b49bc0_9;
v0000000004b49bc0_10 .array/port v0000000004b49bc0, 10;
v0000000004b49bc0_11 .array/port v0000000004b49bc0, 11;
v0000000004b49bc0_12 .array/port v0000000004b49bc0, 12;
v0000000004b49bc0_13 .array/port v0000000004b49bc0, 13;
E_0000000002f96540/4 .event edge, v0000000004b49bc0_10, v0000000004b49bc0_11, v0000000004b49bc0_12, v0000000004b49bc0_13;
v0000000004b49bc0_14 .array/port v0000000004b49bc0, 14;
v0000000004b49bc0_15 .array/port v0000000004b49bc0, 15;
v0000000004b49bc0_16 .array/port v0000000004b49bc0, 16;
v0000000004b49bc0_17 .array/port v0000000004b49bc0, 17;
E_0000000002f96540/5 .event edge, v0000000004b49bc0_14, v0000000004b49bc0_15, v0000000004b49bc0_16, v0000000004b49bc0_17;
v0000000004b49bc0_18 .array/port v0000000004b49bc0, 18;
v0000000004b49bc0_19 .array/port v0000000004b49bc0, 19;
v0000000004b49bc0_20 .array/port v0000000004b49bc0, 20;
v0000000004b49bc0_21 .array/port v0000000004b49bc0, 21;
E_0000000002f96540/6 .event edge, v0000000004b49bc0_18, v0000000004b49bc0_19, v0000000004b49bc0_20, v0000000004b49bc0_21;
v0000000004b49bc0_22 .array/port v0000000004b49bc0, 22;
v0000000004b49bc0_23 .array/port v0000000004b49bc0, 23;
v0000000004b49bc0_24 .array/port v0000000004b49bc0, 24;
v0000000004b49bc0_25 .array/port v0000000004b49bc0, 25;
E_0000000002f96540/7 .event edge, v0000000004b49bc0_22, v0000000004b49bc0_23, v0000000004b49bc0_24, v0000000004b49bc0_25;
v0000000004b49bc0_26 .array/port v0000000004b49bc0, 26;
v0000000004b49bc0_27 .array/port v0000000004b49bc0, 27;
v0000000004b49bc0_28 .array/port v0000000004b49bc0, 28;
v0000000004b49bc0_29 .array/port v0000000004b49bc0, 29;
E_0000000002f96540/8 .event edge, v0000000004b49bc0_26, v0000000004b49bc0_27, v0000000004b49bc0_28, v0000000004b49bc0_29;
v0000000004b49bc0_30 .array/port v0000000004b49bc0, 30;
v0000000004b49bc0_31 .array/port v0000000004b49bc0, 31;
E_0000000002f96540/9 .event edge, v0000000004b49bc0_30, v0000000004b49bc0_31;
E_0000000002f96540 .event/or E_0000000002f96540/0, E_0000000002f96540/1, E_0000000002f96540/2, E_0000000002f96540/3, E_0000000002f96540/4, E_0000000002f96540/5, E_0000000002f96540/6, E_0000000002f96540/7, E_0000000002f96540/8, E_0000000002f96540/9;
E_0000000002f96900/0 .event edge, v0000000002f9b020_0, v0000000002fec420_0, v0000000004b48cc0_0, v0000000004b49580_0;
E_0000000002f96900/1 .event edge, v0000000002fece20_0, v0000000004b482c0_0, v0000000004b49bc0_0, v0000000004b49bc0_1;
E_0000000002f96900/2 .event edge, v0000000004b49bc0_2, v0000000004b49bc0_3, v0000000004b49bc0_4, v0000000004b49bc0_5;
E_0000000002f96900/3 .event edge, v0000000004b49bc0_6, v0000000004b49bc0_7, v0000000004b49bc0_8, v0000000004b49bc0_9;
E_0000000002f96900/4 .event edge, v0000000004b49bc0_10, v0000000004b49bc0_11, v0000000004b49bc0_12, v0000000004b49bc0_13;
E_0000000002f96900/5 .event edge, v0000000004b49bc0_14, v0000000004b49bc0_15, v0000000004b49bc0_16, v0000000004b49bc0_17;
E_0000000002f96900/6 .event edge, v0000000004b49bc0_18, v0000000004b49bc0_19, v0000000004b49bc0_20, v0000000004b49bc0_21;
E_0000000002f96900/7 .event edge, v0000000004b49bc0_22, v0000000004b49bc0_23, v0000000004b49bc0_24, v0000000004b49bc0_25;
E_0000000002f96900/8 .event edge, v0000000004b49bc0_26, v0000000004b49bc0_27, v0000000004b49bc0_28, v0000000004b49bc0_29;
E_0000000002f96900/9 .event edge, v0000000004b49bc0_30, v0000000004b49bc0_31;
E_0000000002f96900 .event/or E_0000000002f96900/0, E_0000000002f96900/1, E_0000000002f96900/2, E_0000000002f96900/3, E_0000000002f96900/4, E_0000000002f96900/5, E_0000000002f96900/6, E_0000000002f96900/7, E_0000000002f96900/8, E_0000000002f96900/9;
    .scope S_0000000002f59440;
T_0 ;
    %wait E_0000000002f96600;
    %load/vec4 v0000000004b48ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004b48d60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004b48d60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002f59440;
T_1 ;
    %wait E_0000000002f96600;
    %load/vec4 v0000000004b48d60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000004b49d00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000004b49d00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000000004b49d00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002f69b80;
T_2 ;
    %wait E_0000000002f96600;
    %load/vec4 v0000000002fed780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fed000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fec4c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000002fed500_0;
    %assign/vec4 v0000000002fed000_0, 0;
    %load/vec4 v0000000002fed460_0;
    %assign/vec4 v0000000002fec4c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000003057950;
T_3 ;
    %wait E_0000000002f962c0;
    %load/vec4 v0000000002fed140_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002f9a4e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002fed8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002fec6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fed1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fecba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fece20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fed960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002fec420_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002fed6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fed640_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002f9a4e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002fed8c0_0, 0;
    %load/vec4 v0000000002fec240_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000000002fec6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fed1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fecba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fece20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fed960_0, 0;
    %load/vec4 v0000000002fec240_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000002fec420_0, 0;
    %load/vec4 v0000000002fec240_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002fed6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fed640_0, 0;
    %load/vec4 v0000000002fec380_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002fed1e0_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0000000002f9a4e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002fed8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002fece20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fed960_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000002fec240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002fed640_0, 0;
    %load/vec4 v0000000002fec240_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002fec6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fecba0_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000003057950;
T_4 ;
    %wait E_0000000002f95f00;
    %load/vec4 v0000000002fed140_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fedd20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002fece20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000002fed320_0;
    %assign/vec4 v0000000002fedd20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000002fece20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000000002fed640_0;
    %assign/vec4 v0000000002fedd20_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fedd20_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000003057950;
T_5 ;
    %wait E_0000000002f96700;
    %load/vec4 v0000000002fed140_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002feca60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002fed960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000000002fedaa0_0;
    %assign/vec4 v0000000002feca60_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000002fed960_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0000000002fed640_0;
    %assign/vec4 v0000000002feca60_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002feca60_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000002f595c0;
T_6 ;
    %wait E_0000000002f96600;
    %load/vec4 v0000000004b48b80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000000004b48a40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000004b49120_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000004b491c0_0;
    %load/vec4 v0000000004b49120_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004b49bc0, 0, 4;
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002f595c0;
T_7 ;
    %wait E_0000000002f96900;
    %load/vec4 v0000000004b48b80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000004b48e00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000004b48ae0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000004b48e00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000000004b48ae0_0;
    %load/vec4 v0000000004b49120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000004b48a40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000004b485e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000000004b491c0_0;
    %assign/vec4 v0000000004b48e00_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000000004b485e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0000000004b48ae0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000004b49bc0, 4;
    %assign/vec4 v0000000004b48e00_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000004b48e00_0, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002f595c0;
T_8 ;
    %wait E_0000000002f96540;
    %load/vec4 v0000000004b48b80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000004b49440_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000004b48f40_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000004b49440_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000000004b48f40_0;
    %load/vec4 v0000000004b49120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000004b48a40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000004b499e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0000000004b491c0_0;
    %assign/vec4 v0000000004b49440_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000000004b499e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0000000004b48f40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000004b49bc0, 4;
    %assign/vec4 v0000000004b49440_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000004b49440_0, 0;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000002f69910;
T_9 ;
    %wait E_0000000002f96600;
    %load/vec4 v0000000002fede60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002fec1a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002fec740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fed280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fec600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002fed3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fecf60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000002fedb40_0;
    %assign/vec4 v0000000002fec1a0_0, 0;
    %load/vec4 v0000000002fec880_0;
    %assign/vec4 v0000000002fec740_0, 0;
    %load/vec4 v0000000002fec7e0_0;
    %assign/vec4 v0000000002fed280_0, 0;
    %load/vec4 v0000000002fedbe0_0;
    %assign/vec4 v0000000002fec600_0, 0;
    %load/vec4 v0000000002fedc80_0;
    %assign/vec4 v0000000002fed3c0_0, 0;
    %load/vec4 v0000000002feddc0_0;
    %assign/vec4 v0000000002fecf60_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000002f5f090;
T_10 ;
    %wait E_0000000002f95c00;
    %load/vec4 v0000000002f9b020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002f9a800_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000002f9ac60_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002f9a800_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000000002f9a8a0_0;
    %load/vec4 v0000000002f9a580_0;
    %or;
    %assign/vec4 v0000000002f9a800_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000002f5f090;
T_11 ;
    %wait E_0000000002f965c0;
    %load/vec4 v0000000002f9a6c0_0;
    %assign/vec4 v0000000002f9aa80_0, 0;
    %load/vec4 v0000000002f9a260_0;
    %assign/vec4 v0000000002f9ab20_0, 0;
    %load/vec4 v0000000002f9a300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002f9a940_0, 0;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000002f9a800_0;
    %assign/vec4 v0000000002f9a940_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000002f5f2d0;
T_12 ;
    %wait E_0000000002f96600;
    %load/vec4 v0000000002f9ae40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002f9ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002f9a440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002f9a620_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000002f9abc0_0;
    %assign/vec4 v0000000002f9ada0_0, 0;
    %load/vec4 v0000000002f9ad00_0;
    %assign/vec4 v0000000002f9a440_0, 0;
    %load/vec4 v0000000002f9aee0_0;
    %assign/vec4 v0000000002f9a620_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000002f5a050;
T_13 ;
    %wait E_0000000002f96040;
    %load/vec4 v0000000002fecb00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002fedf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fecc40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fec2e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000002fed820_0;
    %assign/vec4 v0000000002fedf00_0, 0;
    %load/vec4 v0000000002fecd80_0;
    %assign/vec4 v0000000002fecc40_0, 0;
    %load/vec4 v0000000002fec060_0;
    %assign/vec4 v0000000002fec2e0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000002f5a1d0;
T_14 ;
    %wait E_0000000002f96600;
    %load/vec4 v0000000004b489a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000004b48cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004b49580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000004b482c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000002fec9c0_0;
    %assign/vec4 v0000000004b48cc0_0, 0;
    %load/vec4 v0000000004b494e0_0;
    %assign/vec4 v0000000004b49580_0, 0;
    %load/vec4 v0000000002fecce0_0;
    %assign/vec4 v0000000004b482c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "openmips.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc_reg.v";
    "./regfile.v";
