`include "config.inc"
`include "global.inc"

`include "ae350_config.vh"
`include "ae350_const.vh"

`ifdef AE350_AXI_SUPPORT
	`include "atcbmc300_config.vh"
	`include "atcbmc300_const.vh"
        `ifdef PLATFORM_TRACE_TO_SMEM
	`include "atcdbgtrmux300_config.vh"
	`include "atcdbgtrmux300_const.vh"
        `endif //PLATFORM_TRACE_TO_SMEM
`endif

`ifdef AE350_AHB_SUPPORT
	`include "atcbmc200_config.vh"
	`include "atcbmc200_const.vh"
`endif

`ifdef NDS_NHART
`ifdef NDS_IO_L2C
	`ifdef NDS_IO_L2C_IO_COHERENCE
		`define AE350_L2_M4_SUPPORT
	`endif	// NDS_IO_L2C_IO_COHERENCE
`endif	// NDS_IO_L2C 
`endif	// NDS_NHART 

`ifdef AE350_AXI_SUPPORT
	`ifdef AE350_L2_M4_SUPPORT
		`ifdef AE350_MAC_SUPPORT
			`define AE350_L2M4_MSTMUX_SUPPORT
		`elsif AE350_DMA_SUPPORT
			`define AE350_L2M4_MSTMUX_SUPPORT
		`endif
	`endif
`endif // AE350_AXI_SUPPORT

`ifdef AE350_L2M4_MSTMUX_SUPPORT
	`include "atcmstmux300_config.vh"
	`include "atcmstmux300_const.vh"
`endif

`ifdef AE350_DMA_SUPPORT
`ifdef AE350_AXI_SUPPORT
    `define AE350_DMA_AXI_SUPPORT
    `include "atcdmac300_config.vh"
    `include "atcdmac300_const.vh"
`endif // AE350_AXI_SUPPORT
`endif

// VPERL_BEGIN
// &MODULE("ae350_bus_connector");
//
// push(@INC, "$PVC_LOCALDIR/andes_ip/ae350/top/hdl");
// require "ae350_params.pm";
//
// #-----------------------------------------------------------------------------
// # BUS matrix configuration 
// #-----------------------------------------------------------------------------
// $BUS_MST_CPU				= 0;
// $BUS_MST_CPU_X2_I			= 1;
// $BUS_MST_CPU_X2_D			= 2;
// $BUS_MST_DMAC0			= 3;
// $BUS_MST_DMAC1			= 4;
// $BUS_MST_MSTMUX			= 5; # Not used
// $BUS_MST_MAC				= 5;
// $BUS_MST_ACE				= 6; # Not used now
// $BUS_MST_DEBUG			= 7;	
// $BUS_MST_LCDC			= 8;
//
// $BUS_SLV_HBMC			= 1;
// $BUS_SLV_RAM				= 2;
// $BUS_SLV_CPUSLV			= 3;
// $BUS_SLV_ROM				= 4;
// $BUS_SLV_L2_M4			= 6; # Not be used now
// $BUS_SLV_DUMMY_BMC			= 15;
//
// $MSTMUX_MST_DMAC0			= 1;
// $MSTMUX_MST_MAC_LCDC			= 3; # Not be used
// $MSTMUX_MST_MAC			= 3;
// $MSTMUX_SLV_L2M4			= 6;
//
// #--------------------------------------
// #	BUS IO
// #--------------------------------------
//
// &IFDEF("AE350_AXI_SUPPORT");
// &FORCE("input", "aclk");
// &FORCE("input", "aresetn");
//
// &IFDEF("NDS_IO_BIU_X2");
// #------ IO for axi cpu_subsystem I ------
// &FORCE("input",  "cpu_i_araddr[ADDR_MSB:0]");
// &FORCE("input",  "cpu_i_arburst[1:0]");
// &FORCE("input",  "cpu_i_arcache[3:0]");
// &FORCE("input",  "cpu_i_arid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "cpu_i_arlen[7:0]");
// &FORCE("input",  "cpu_i_arlock");
// &FORCE("input",  "cpu_i_arprot[2:0]");
// &FORCE("output", "cpu_i_arready");
// &FORCE("input",  "cpu_i_arsize[2:0]");
// &FORCE("input",  "cpu_i_arvalid");
//
// &FORCE("input",  "cpu_i_awaddr[ADDR_MSB:0]");
// &FORCE("input",  "cpu_i_awburst[1:0]");
// &FORCE("input",  "cpu_i_awcache[3:0]");
// &FORCE("input",  "cpu_i_awid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "cpu_i_awlen[7:0]");
// &FORCE("input",  "cpu_i_awlock"); 
// &FORCE("input",  "cpu_i_awprot[2:0]");
// &FORCE("output", "cpu_i_awready");     
// &FORCE("input",  "cpu_i_awsize[2:0]");
// &FORCE("input",  "cpu_i_awvalid");
//
// &FORCE("output", "cpu_i_bid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "cpu_i_bready");
// &FORCE("output", "cpu_i_bresp[1:0]");
// &FORCE("output", "cpu_i_bvalid");
//
// &FORCE("output", "cpu_i_rdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("output", "cpu_i_rid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("output", "cpu_i_rlast");
// &FORCE("input",  "cpu_i_rready");
// &FORCE("output", "cpu_i_rresp[1:0]");
// &FORCE("output", "cpu_i_rvalid");
//
// &FORCE("input",  "cpu_i_wdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("input",  "cpu_i_wlast");
// &FORCE("output", "cpu_i_wready");
// &FORCE("input",  "cpu_i_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
// &FORCE("input",  "cpu_i_wvalid");
// #------ IO for axi cpu_subsystem D ------
// &FORCE("input",  "cpu_d_araddr[ADDR_MSB:0]");
// &FORCE("input",  "cpu_d_arburst[1:0]");
// &FORCE("input",  "cpu_d_arcache[3:0]");
// &FORCE("input",  "cpu_d_arid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "cpu_d_arlen[7:0]");
// &FORCE("input",  "cpu_d_arlock");
// &FORCE("input",  "cpu_d_arprot[2:0]");
// &FORCE("output", "cpu_d_arready");
// &FORCE("input",  "cpu_d_arsize[2:0]");
// &FORCE("input",  "cpu_d_arvalid");
//
// &FORCE("input",  "cpu_d_awaddr[ADDR_MSB:0]");
// &FORCE("input",  "cpu_d_awburst[1:0]");
// &FORCE("input",  "cpu_d_awcache[3:0]");
// &FORCE("input",  "cpu_d_awid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "cpu_d_awlen[7:0]");
// &FORCE("input",  "cpu_d_awlock"); 
// &FORCE("input",  "cpu_d_awprot[2:0]");
// &FORCE("output", "cpu_d_awready");     
// &FORCE("input",  "cpu_d_awsize[2:0]");
// &FORCE("input",  "cpu_d_awvalid");
//
// &FORCE("output", "cpu_d_bid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "cpu_d_bready");
// &FORCE("output", "cpu_d_bresp[1:0]");
// &FORCE("output", "cpu_d_bvalid");
//
// &FORCE("output", "cpu_d_rdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("output", "cpu_d_rid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("output", "cpu_d_rlast");
// &FORCE("input",  "cpu_d_rready");
// &FORCE("output", "cpu_d_rresp[1:0]");
// &FORCE("output", "cpu_d_rvalid");
//
// &FORCE("input",  "cpu_d_wdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("input",  "cpu_d_wlast");
// &FORCE("output", "cpu_d_wready");
// &FORCE("input",  "cpu_d_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
// &FORCE("input",  "cpu_d_wvalid");
// &ELSE("NDS_IO_BIU_X2");
// #------ IO for axi cpu_subsystem ------
// &FORCE("input",  "cpu_araddr[ADDR_MSB:0]");
// &FORCE("input",  "cpu_arburst[1:0]");
// &FORCE("input",  "cpu_arcache[3:0]");
// &FORCE("input",  "cpu_arid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "cpu_arlen[7:0]");
// &FORCE("input",  "cpu_arlock");
// &FORCE("input",  "cpu_arprot[2:0]");
// &FORCE("output", "cpu_arready");
// &FORCE("input",  "cpu_arsize[2:0]");
// &FORCE("input",  "cpu_arvalid");
//
// &FORCE("input",  "cpu_awaddr[ADDR_MSB:0]");
// &FORCE("input",  "cpu_awburst[1:0]");
// &FORCE("input",  "cpu_awcache[3:0]");
// &FORCE("input",  "cpu_awid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "cpu_awlen[7:0]");
// &FORCE("input",  "cpu_awlock"); 
// &FORCE("input",  "cpu_awprot[2:0]");
// &FORCE("output", "cpu_awready");     
// &FORCE("input",  "cpu_awsize[2:0]");
// &FORCE("input",  "cpu_awvalid");
//
// &FORCE("output", "cpu_bid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "cpu_bready");
// &FORCE("output", "cpu_bresp[1:0]");
// &FORCE("output", "cpu_bvalid");
//
// &FORCE("output", "cpu_rdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("output", "cpu_rid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("output", "cpu_rlast");
// &FORCE("input",  "cpu_rready");
// &FORCE("output", "cpu_rresp[1:0]");
// &FORCE("output", "cpu_rvalid");
//
// &FORCE("input",  "cpu_wdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("input",  "cpu_wlast");
// &FORCE("output", "cpu_wready");
// &FORCE("input",  "cpu_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
// &FORCE("input",  "cpu_wvalid");
// &ENDIF("NDS_IO_BIU_X2");
//
// &ENDIF("AE350_AXI_SUPPORT");
// &IFDEF("AE350_DMA_AXI_SUPPORT");
// #------ IO for axi dmac0 ------
// &FORCE("input",  "dmac0_araddr[ADDR_MSB:0]");
// &FORCE("input",  "dmac0_arburst[1:0]");
// &FORCE("input",  "dmac0_arcache[3:0]");
// &FORCE("input",  "dmac0_arid[(DMAC_ID_WIDTH-1):0]");
// &FORCE("input",  "dmac0_arlen[7:0]");
// &FORCE("input",  "dmac0_arlock");
// &FORCE("input",  "dmac0_arprot[2:0]");
// &FORCE("output", "dmac0_arready");
// &FORCE("input",  "dmac0_arsize[2:0]");
// &FORCE("input",  "dmac0_arvalid");
//
// &FORCE("input",  "dmac0_awaddr[ADDR_MSB:0]");
// &FORCE("input",  "dmac0_awburst[1:0]");
// &FORCE("input",  "dmac0_awcache[3:0]");
// &FORCE("input",  "dmac0_awid[(DMAC_ID_WIDTH-1):0]");
// &FORCE("input",  "dmac0_awlen[7:0]");
// &FORCE("input",  "dmac0_awlock"); 
// &FORCE("input",  "dmac0_awprot[2:0]");
// &FORCE("output", "dmac0_awready");     
// &FORCE("input",  "dmac0_awsize[2:0]");
// &FORCE("input",  "dmac0_awvalid");
//
// &FORCE("output", "dmac0_bid[(DMAC_ID_WIDTH-1):0]");
// &FORCE("input",  "dmac0_bready");
// &FORCE("output", "dmac0_bresp[1:0]");
// &FORCE("output", "dmac0_bvalid");
//
// &FORCE("output", "dmac0_rdata[(DMAC_DATA_WIDTH-1):0]");
// &FORCE("output", "dmac0_rid[(DMAC_ID_WIDTH-1):0]");
// &FORCE("output", "dmac0_rlast");
// &FORCE("input",  "dmac0_rready");
// &FORCE("output", "dmac0_rresp[1:0]");
// &FORCE("output", "dmac0_rvalid");
//
// &FORCE("input",  "dmac0_wdata[(DMAC_DATA_WIDTH-1):0]");
// &FORCE("input",  "dmac0_wlast");
// &FORCE("output", "dmac0_wready");
// &FORCE("input",  "dmac0_wstrb[(DMAC_WSTRB_WIDTH-1):0]");
// &FORCE("input",  "dmac0_wvalid");
//
// #------ IO for axi dmac1 ------
// &IFDEF("ATCDMAC300_DUAL_MASTER_IF_SUPPORT");
// &FORCE("input",  "dmac1_araddr[ADDR_MSB:0]");
// &FORCE("input",  "dmac1_arburst[1:0]");
// &FORCE("input",  "dmac1_arcache[3:0]");
// &FORCE("input",  "dmac1_arid[(DMAC_ID_WIDTH-1):0]");
// &FORCE("input",  "dmac1_arlen[7:0]");
// &FORCE("input",  "dmac1_arlock");
// &FORCE("input",  "dmac1_arprot[2:0]");
// &FORCE("output", "dmac1_arready");
// &FORCE("input",  "dmac1_arsize[2:0]");
// &FORCE("input",  "dmac1_arvalid");
//
// &FORCE("input",  "dmac1_awaddr[ADDR_MSB:0]");
// &FORCE("input",  "dmac1_awburst[1:0]");
// &FORCE("input",  "dmac1_awcache[3:0]");
// &FORCE("input",  "dmac1_awid[(DMAC_ID_WIDTH-1):0]");
// &FORCE("input",  "dmac1_awlen[7:0]");
// &FORCE("input",  "dmac1_awlock"); 
// &FORCE("input",  "dmac1_awprot[2:0]");
// &FORCE("output", "dmac1_awready");     
// &FORCE("input",  "dmac1_awsize[2:0]");
// &FORCE("input",  "dmac1_awvalid");
//
// &FORCE("output", "dmac1_bid[(DMAC_ID_WIDTH-1):0]");
// &FORCE("input",  "dmac1_bready");
// &FORCE("output", "dmac1_bresp[1:0]");
// &FORCE("output", "dmac1_bvalid");
//
// &FORCE("output", "dmac1_rdata[(DMAC_DATA_WIDTH-1):0]");
// &FORCE("output", "dmac1_rid[(DMAC_ID_WIDTH-1):0]");
// &FORCE("output", "dmac1_rlast");
// &FORCE("input",  "dmac1_rready");
// &FORCE("output", "dmac1_rresp[1:0]");
// &FORCE("output", "dmac1_rvalid");
//
// &FORCE("input",  "dmac1_wdata[(DMAC_DATA_WIDTH-1):0]");
// &FORCE("input",  "dmac1_wlast");
// &FORCE("output", "dmac1_wready");
// &FORCE("input",  "dmac1_wstrb[(DMAC_WSTRB_WIDTH-1):0]");
// &FORCE("input",  "dmac1_wvalid");
// &ENDIF("ATCDMAC300_DUAL_MASTER_IF_SUPPORT");
//
// &ENDIF("AE350_DMA_AXI_SUPPORT");
// &IFDEF("AE350_AXI_SUPPORT");
// #------ IO for axi ram_subsystem ------
// &FORCE("output", "ram_araddr[ADDR_MSB:0]");
// &FORCE("output", "ram_arburst[1:0]");
// &FORCE("output", "ram_arcache[3:0]");
// &FORCE("output", "ram_arid[CPUSUB_BIU_ID_MSB+4:0]");
// &FORCE("output", "ram_arlen[7:0]");
// &FORCE("output", "ram_arlock");
// &FORCE("output", "ram_arprot[2:0]");
// &FORCE("input",  "ram_arready");
// &FORCE("output", "ram_arsize[2:0]");
// &FORCE("output", "ram_arvalid");
//
// &FORCE("output", "ram_awaddr[ADDR_MSB:0]");
// &FORCE("output", "ram_awburst[1:0]");
// &FORCE("output", "ram_awcache[3:0]");
// &FORCE("output", "ram_awid[CPUSUB_BIU_ID_MSB+4:0]");
// &FORCE("output", "ram_awlen[7:0]");
// &FORCE("output", "ram_awlock"); 
// &FORCE("output", "ram_awprot[2:0]");
// &FORCE("input",  "ram_awready");     
// &FORCE("output", "ram_awsize[2:0]");
// &FORCE("output", "ram_awvalid");     
//
// &FORCE("input",  "ram_bid[CPUSUB_BIU_ID_MSB+4:0]");
// &FORCE("output", "ram_bready");
// &FORCE("input",  "ram_bresp[1:0]");
// &FORCE("input",  "ram_bvalid");
//
// &FORCE("input",  "ram_rdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("input",  "ram_rid[CPUSUB_BIU_ID_MSB+4:0]");
// &FORCE("input",  "ram_rlast");
// &FORCE("output", "ram_rready");
// &FORCE("input",  "ram_rresp[1:0]");
// &FORCE("input",  "ram_rvalid");
//
// &FORCE("output", "ram_wdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("output", "ram_wlast");
// &FORCE("input",  "ram_wready");
// &FORCE("output", "ram_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
// &FORCE("output", "ram_wvalid");
//
// #------ IO for axi cpuslv ------
// &IFDEF("NDS_IO_SLAVEPORT");
// &FORCE("output", "cpuslv_araddr[ADDR_MSB:0]");
// &FORCE("output", "cpuslv_arburst[1:0]");
// &FORCE("output", "cpuslv_arcache[3:0]");
// &FORCE("output", "cpuslv_arid[CPUSUB_BIU_ID_MSB+4:0]");
// &FORCE("output", "cpuslv_arlen[7:0]");
// &FORCE("output", "cpuslv_arlock");
// &FORCE("output", "cpuslv_arprot[2:0]");
// &FORCE("input",  "cpuslv_arready");
// &FORCE("output", "cpuslv_arsize[2:0]");
// &FORCE("output", "cpuslv_arvalid");
//
// &FORCE("output", "cpuslv_awaddr[ADDR_MSB:0]");
// &FORCE("output", "cpuslv_awburst[1:0]");
// &FORCE("output", "cpuslv_awcache[3:0]");
// &FORCE("output", "cpuslv_awid[CPUSUB_BIU_ID_MSB+4:0]");
// &FORCE("output", "cpuslv_awlen[7:0]");
// &FORCE("output", "cpuslv_awlock"); 
// &FORCE("output", "cpuslv_awprot[2:0]");
// &FORCE("input",  "cpuslv_awready");     
// &FORCE("output", "cpuslv_awsize[2:0]");
// &FORCE("output", "cpuslv_awvalid");     
//
// &FORCE("input",  "cpuslv_bid[CPUSUB_BIU_ID_MSB+4:0]");
// &FORCE("output", "cpuslv_bready");
// &FORCE("input",  "cpuslv_bresp[1:0]");
// &FORCE("input",  "cpuslv_bvalid");
//
// &FORCE("input",  "cpuslv_rdata[(SLVPORT_DATA_WIDTH-1):0]");
// &FORCE("input",  "cpuslv_rid[CPUSUB_BIU_ID_MSB+4:0]");
// &FORCE("input",  "cpuslv_rlast");
// &FORCE("output", "cpuslv_rready");
// &FORCE("input",  "cpuslv_rresp[1:0]");
// &FORCE("input",  "cpuslv_rvalid");
//
// &FORCE("output", "cpuslv_wdata[(SLVPORT_DATA_WIDTH-1):0]");
// &FORCE("output", "cpuslv_wlast");
// &FORCE("input",  "cpuslv_wready");
// &FORCE("output", "cpuslv_wstrb[((SLVPORT_DATA_WIDTH/8)-1):0]");
// &FORCE("output", "cpuslv_wvalid");
// &ENDIF("NDS_IO_SLAVEPORT");
//
// &IFDEF("PLATFORM_DEBUG_SUBSYSTEM");
// &IFDEF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// #------ IO for axi debug_subsystem bus access------
// &FORCE("input",  "dm_sys_araddr[ADDR_MSB:0]");
// &FORCE("input",  "dm_sys_arburst[1:0]");
// &FORCE("input",  "dm_sys_arcache[3:0]");
// &FORCE("input",  "dm_sys_arid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "dm_sys_arlen[7:0]");
// &FORCE("input",  "dm_sys_arlock");
// &FORCE("input",  "dm_sys_arprot[2:0]");
// &FORCE("output", "dm_sys_arready");
// &FORCE("input",  "dm_sys_arsize[2:0]");
// &FORCE("input",  "dm_sys_arvalid");
//
// &FORCE("input",  "dm_sys_awaddr[ADDR_MSB:0]");
// &FORCE("input",  "dm_sys_awburst[1:0]");
// &FORCE("input",  "dm_sys_awcache[3:0]");
// &FORCE("input",  "dm_sys_awid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "dm_sys_awlen[7:0]");
// &FORCE("input",  "dm_sys_awlock"); 
// &FORCE("input",  "dm_sys_awprot[2:0]");
// &FORCE("output", "dm_sys_awready");     
// &FORCE("input",  "dm_sys_awsize[2:0]");
// &FORCE("input",  "dm_sys_awvalid");
//
// &FORCE("output", "dm_sys_bid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",  "dm_sys_bready");
// &FORCE("output", "dm_sys_bresp[1:0]");
// &FORCE("output", "dm_sys_bvalid");
//
// &FORCE("output", "dm_sys_rdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("output", "dm_sys_rid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("output", "dm_sys_rlast");
// &FORCE("input",  "dm_sys_rready");
// &FORCE("output", "dm_sys_rresp[1:0]");
// &FORCE("output", "dm_sys_rvalid");
//
// &FORCE("input",  "dm_sys_wdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("input",  "dm_sys_wlast");
// &FORCE("output", "dm_sys_wready");
// &FORCE("input",  "dm_sys_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
// &FORCE("input",  "dm_sys_wvalid");
// &ENDIF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &ENDIF("PLATFORM_DEBUG_SUBSYSTEM");
//
// #------- IO for trace buffer system memory access -------
// &IFDEF("PLATFORM_DEBUG_SUBSYSTEM");
// &IFDEF("NDS_IO_TRACE_INSTR");
// &FORCE("input",	"tbuf_sys_araddr[(BIU_ADDR_WIDTH-1):0]");
// &FORCE("input",	"tbuf_sys_arburst[1:0]");
// &FORCE("input",	"tbuf_sys_arcache[3:0]");
// &FORCE("input",	"tbuf_sys_arid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",	"tbuf_sys_arlen[7:0]");
// &FORCE("input",	"tbuf_sys_arlock");
// &FORCE("input",	"tbuf_sys_arprot[2:0]");
// &FORCE("output",	"tbuf_sys_arready");
// &FORCE("input",	"tbuf_sys_arsize[2:0]");
// &FORCE("input",	"tbuf_sys_arvalid");
// &FORCE("input",	"tbuf_sys_awaddr[(BIU_ADDR_WIDTH-1):0]");
// &FORCE("input",	"tbuf_sys_awburst[1:0]");
// &FORCE("input",	"tbuf_sys_awcache[3:0]");
// &FORCE("input",	"tbuf_sys_awid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",	"tbuf_sys_awlen[7:0]");
// &FORCE("input",	"tbuf_sys_awlock");
// &FORCE("input",	"tbuf_sys_awprot[2:0]");
// &FORCE("output",	"tbuf_sys_awready");
// &FORCE("input",	"tbuf_sys_awsize[2:0]");
// &FORCE("input",	"tbuf_sys_awvalid");
// &FORCE("output",	"tbuf_sys_bid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("input",	"tbuf_sys_bready");
// &FORCE("output",	"tbuf_sys_bresp[1:0]");
// &FORCE("output",	"tbuf_sys_bvalid");
// &FORCE("output",	"tbuf_sys_rdata[(CPUSUB_BIU_DATA_WIDTH-1):0]");
// &FORCE("output",	"tbuf_sys_rid[CPUSUB_BIU_ID_MSB:0]");
// &FORCE("output",	"tbuf_sys_rlast");
// &FORCE("input",	"tbuf_sys_rready");
// &FORCE("output",	"tbuf_sys_rresp[1:0]");
// &FORCE("output",	"tbuf_sys_rvalid");
// &FORCE("input",	"tbuf_sys_wdata[(CPUSUB_BIU_DATA_WIDTH-1):0]");
// &FORCE("input",	"tbuf_sys_wlast");
// &FORCE("output",	"tbuf_sys_wready");
// &FORCE("input",	"tbuf_sys_wstrb[((CPUSUB_BIU_DATA_WIDTH/8)-1):0]");
// &FORCE("input",	"tbuf_sys_wvalid");
// &ENDIF("NDS_IO_TRACE_INSTR");
// &ENDIF("PLATFORM_DEBUG_SUBSYSTEM");
//
// &ENDIF("AE350_AXI_SUPPORT");
//
//
// &IFDEF("NDS_NHART");
//      &IFDEF("NDS_IO_L2C");
//      	&IFDEF("NDS_IO_L2C_IO_COHERENCE");
// &FORCE("output", "m4_araddr[ADDR_MSB:0]");
// &FORCE("output", "m4_arburst[1:0]");
// &FORCE("output", "m4_arcache[3:0]");
// &FORCE("output", "m4_arid[CPUCORE_BIU_ID_MSB:0]");
// &FORCE("output", "m4_arlen[7:0]");
// &FORCE("output", "m4_arlock");
// &FORCE("output", "m4_arprot[2:0]");
// &FORCE("input",  "m4_arready");
// &FORCE("output", "m4_arsize[2:0]");
// &FORCE("output", "m4_arvalid");
//
// &FORCE("output", "m4_awaddr[ADDR_MSB:0]");
// &FORCE("output", "m4_awburst[1:0]");
// &FORCE("output", "m4_awcache[3:0]");
// &FORCE("output", "m4_awid[CPUCORE_BIU_ID_MSB:0]");
// &FORCE("output", "m4_awlen[7:0]");
// &FORCE("output", "m4_awlock"); 
// &FORCE("output", "m4_awprot[2:0]");
// &FORCE("input",  "m4_awready");     
// &FORCE("output", "m4_awsize[2:0]");
// &FORCE("output", "m4_awvalid");     
//
// &FORCE("input",  "m4_bid[CPUCORE_BIU_ID_MSB:0]");
// &FORCE("output", "m4_bready");
// &FORCE("input",  "m4_bresp[1:0]");
// &FORCE("input",  "m4_bvalid");
//
// &FORCE("input",  "m4_rdata[CPUCORE_BIU_DATA_MSB:0]");
// &FORCE("input",  "m4_rid[CPUCORE_BIU_ID_MSB:0]");
// &FORCE("input",  "m4_rlast");
// &FORCE("output", "m4_rready");
// &FORCE("input",  "m4_rresp[1:0]");
// &FORCE("input",  "m4_rvalid");
//
// &FORCE("output", "m4_wdata[CPUCORE_BIU_DATA_MSB:0]");
// &FORCE("output", "m4_wlast");
// &FORCE("input",  "m4_wready");
// &FORCE("output", "m4_wstrb[CPUCORE_BIU_WSTRB_MSB:0]");
// &FORCE("output", "m4_wvalid");
//      	&ENDIF("NDS_IO_L2C_IO_COHERENCE");
//      &ENDIF("NDS_IO_L2C");
// &ENDIF("NDS_NHART");
//
// #---------- AHB IO ----------#
// &IFDEF("AE350_AHB_SUPPORT");
// &FORCE("input", "hclk");
// &FORCE("input", "hresetn");
//
// #------ IO for ahb cpu_subsystem ------
// &IFDEF("NDS_IO_BIU_X2");
// 	# ----- CORE I -----#
//	&FORCE("input",  "cpu_i_haddr[ADDR_MSB:0]");
//	&FORCE("input",  "cpu_i_hburst[2:0]");
//	&FORCE("input",  "cpu_i_hprot[3:0]");
//	&FORCE("input",  "cpu_i_hsize[2:0]");
//	&FORCE("input",  "cpu_i_htrans[1:0]");
//	&FORCE("input",  "cpu_i_hwdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("input",  "cpu_i_hwrite");
//	&FORCE("output", "cpu_i_hrdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("output", "cpu_i_hready");
//	&FORCE("output", "cpu_i_hresp[1:0]");
// 	# ----- CORE I -----#
//	&FORCE("input",  "cpu_d_haddr[ADDR_MSB:0]");
//	&FORCE("input",  "cpu_d_hburst[2:0]");
//	&FORCE("input",  "cpu_d_hprot[3:0]");
//	&FORCE("input",  "cpu_d_hsize[2:0]");
//	&FORCE("input",  "cpu_d_htrans[1:0]");
//	&FORCE("input",  "cpu_d_hwdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("input",  "cpu_d_hwrite");
//	&FORCE("output", "cpu_d_hrdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("output", "cpu_d_hready");
//	&FORCE("output", "cpu_d_hresp[1:0]");
// &ELSE("NDS_IO_BIU_X2");
//	&FORCE("input",  "cpu_haddr[ADDR_MSB:0]");
//	&FORCE("input",  "cpu_hburst[2:0]");
//	&FORCE("input",  "cpu_hprot[3:0]");
//	&FORCE("input",  "cpu_hsize[2:0]");
//	&FORCE("input",  "cpu_htrans[1:0]");
//	&FORCE("input",  "cpu_hwdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("input",  "cpu_hwrite");
//	&FORCE("output", "cpu_hrdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("output", "cpu_hready");
//	&FORCE("output", "cpu_hresp[1:0]");
// &ENDIF("NDS_IO_BIU_X2");
//
// &ENDIF("AE350_AHB_SUPPORT");
// &IFDEF("AE350_DMA_AHB_SUPPORT");
// #------ IO for ahb dmac ------
// &FORCE("wire",   "dmac_haddr_ext[ADDR_MSB:0]");
// &FORCE("input",  "dmac_haddr[31:0]");
// &FORCE("input",  "dmac_hburst[2:0]");
// &FORCE("input",  "dmac_hprot[3:0]");
// &FORCE("input",  "dmac_hsize[2:0]");
// &FORCE("input",  "dmac_htrans[1:0]");
// &FORCE("input",  "dmac_hwdata[(DMAC_DATA_WIDTH-1):0]");
// &FORCE("input",  "dmac_hwrite");
// &FORCE("output", "dmac_hrdata[(DMAC_DATA_WIDTH-1):0]");
// &FORCE("output", "dmac_hready");
// &FORCE("output", "dmac_hresp[1:0]");
// &ENDIF("AE350_DMA_AHB_SUPPORT");
// &IFDEF("AE350_AHB_SUPPORT");
//
// #------ IO for ahb cpuslv ------
// &IFDEF("NDS_IO_SLAVEPORT");
// &FORCE("output", "cpuslv_haddr[ADDR_MSB:0]");
// &FORCE("output", "cpuslv_hburst[2:0]");
// &FORCE("output", "cpuslv_hprot[3:0]");
// &FORCE("output", "cpuslv_hsize[2:0]");
// &FORCE("output", "cpuslv_htrans[1:0]");
// &FORCE("output", "cpuslv_hwdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("output", "cpuslv_hwrite");
// &FORCE("output", "cpuslv_hready");
// &FORCE("output", "cpuslv_hsel");
// &FORCE("input",  "cpuslv_hrdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("input",  "cpuslv_hreadyout");
// &FORCE("input",  "cpuslv_hresp[1:0]");
// &ENDIF("NDS_IO_SLAVEPORT");
//
// #------ IO for ahb ram_subsystem ------
//     &FORCE("output", "ram_haddr[ADDR_MSB:0]");
//     &FORCE("output", "ram_hburst[2:0]");
//     &FORCE("output", "ram_hprot[3:0]");
//     &FORCE("output", "ram_hsize[2:0]");
//     &FORCE("output", "ram_htrans[1:0]");
//     &FORCE("output", "ram_hwdata[CPUSUB_BIU_DATA_MSB:0]");
//     &FORCE("output", "ram_hwrite");
//     &FORCE("output", "ram_hready");
//     &FORCE("output", "ram_hsel");
//     &FORCE("input",  "ram_hrdata[CPUSUB_BIU_DATA_MSB:0]");
//     &FORCE("input",  "ram_hreadyout");
//     &FORCE("input",  "ram_hresp[1:0]");
//
// #------ IO for ahb debug_subsystem bus access ------
// &IFDEF("PLATFORM_DEBUG_SUBSYSTEM");
// &IFDEF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &FORCE("input",  "dm_sys_haddr[ADDR_MSB:0]");
// &FORCE("input",  "dm_sys_hburst[2:0]");
// &FORCE("input",  "dm_sys_hprot[3:0]");
// &FORCE("input",  "dm_sys_hsize[2:0]");
// &FORCE("input",  "dm_sys_htrans[1:0]");
// &FORCE("input",  "dm_sys_hwdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("input",  "dm_sys_hwrite");
// &FORCE("output", "dm_sys_hrdata[CPUSUB_BIU_DATA_MSB:0]");
// &FORCE("output", "dm_sys_hready");
// &FORCE("output", "dm_sys_hresp[1:0]");
// &ENDIF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &ENDIF("PLATFORM_DEBUG_SUBSYSTEM");

//
// &ENDIF("AE350_AHB_SUPPORT");
//
// #------ IO for ROM (defualt ahb) ------
// &FORCE("output", "rom_haddr[ADDR_MSB:0]");
// &FORCE("output", "rom_hburst[2:0]");
// &FORCE("output", "rom_hprot[3:0]");
// &FORCE("output", "rom_hsize[2:0]");
// &FORCE("output", "rom_htrans[1:0]");
// &FORCE("output", "rom_hwdata[31:0]");
// &FORCE("output", "rom_hwrite");
// &FORCE("output", "rom_hready");
// &FORCE("output", "rom_hsel");
// &FORCE("input",  "rom_hrdata[31:0]");
// &FORCE("input",  "rom_hreadyout");
// &FORCE("input",  "rom_hresp");
//
// #------ IO for HBMC (defualt ahb) ------
// &FORCE("output", "hbmc_haddr[ADDR_MSB:0]");
// &FORCE("output", "hbmc_hburst[2:0]");
// &FORCE("output", "hbmc_hprot[3:0]");
// &FORCE("output", "hbmc_hsize[2:0]");
// &FORCE("output", "hbmc_htrans[1:0]");
// &FORCE("output", "hbmc_hwdata[31:0]");
// &FORCE("output", "hbmc_hwrite");
// &FORCE("output", "hbmc_hready");
// &FORCE("output", "hbmc_hsel");
// &FORCE("input",  "hbmc_hrdata[31:0]");
// &FORCE("input",  "hbmc_hreadyout");
// &FORCE("input",  "hbmc_hresp[1:0]");
//
// #------ IO for MAC (defualt ahb master) ------
// &IFDEF("AE350_MAC_SUPPORT");
// &FORCE("input",  "mac_haddr[31:0]");
// &FORCE("input",  "mac_hburst[2:0]");
// &FORCE("input",  "mac_hprot[3:0]");
// &FORCE("input",  "mac_hsize[2:0]");
// &FORCE("input",  "mac_htrans[1:0]");
// &FORCE("input",  "mac_hwdata[31:0]");
// &FORCE("input",  "mac_hwrite");
// &FORCE("output", "mac_hrdata[31:0]");
// &FORCE("output", "mac_hreadyout");
// &FORCE("output", "mac_hresp[1:0]");
// &ENDIF("AE350_MAC_SUPPORT");
//
// #------ IO for LCDC (defualt ahb master) ------
// &IFDEF("AE350_LCDC_SUPPORT");
// &FORCE("input",  "lcdc_haddr[31:0]");
// &FORCE("input",  "lcdc_hburst[2:0]");
// &FORCE("input",  "lcdc_hprot[3:0]");
// &FORCE("input",  "lcdc_hsize[2:0]");
// &FORCE("input",  "lcdc_htrans[1:0]");
// &FORCE("input",  "lcdc_hwdata[31:0]");
// &FORCE("input",  "lcdc_hwrite");
// &FORCE("output", "lcdc_hrdata[31:0]");
// &FORCE("output", "lcdc_hreadyout");
// &FORCE("output", "lcdc_hresp[1:0]");
// &ENDIF("AE350_LCDC_SUPPORT");
//
// #--------------------------------------
// #	connection: IO assignment 
// #--------------------------------------
//: `ifdef NDS_IO_AHB
//:	`ifdef AE350_DMA_AHB_SUPPORT
//:		 generate
//:		 if (ADDR_WIDTH > 32) begin: gen_dmac_haddr_zero_extension
//:		 	assign dmac_haddr_ext = {{(ADDR_WIDTH-32){1'b0}}, dmac_haddr};
//:		 end
//:		 else begin: gen_dmac_haddr_noext
//:		 	assign dmac_haddr_ext = dmac_haddr[ADDR_MSB:0];
//:		 end
//:		 endgenerate
//:		 assign dmac_sys_haddr  = dmac_haddr_ext;
//:		 assign dmac_sys_hburst = dmac_hburst;
//:		 assign dmac_sys_hprot  = dmac_hprot;
//:		 assign dmac_sys_hsize  = dmac_hsize;
//:		 assign dmac_sys_htrans = dmac_htrans;
//:		 assign dmac_sys_hwdata = dmac_hwdata;
//:		 assign dmac_sys_hwrite = dmac_hwrite;
//:		 assign dmac_hrdata = dmac_sys_hrdata;
//:		 assign dmac_hready = dmac_sys_hready;
//:		 assign dmac_hresp  = dmac_sys_hresp;
//:	`endif // AE350_DMA_AHB_SUPPORT
//: `else 
//:	generate
//:	if (CPUSUB_BIU_DATA_WIDTH > 32) begin: gen_x2h_sizedn_connection
//:		// generate x2h_hbmc_axi with sizedn
//:		assign x2h_hbmc_arid    = sys2hbmc_arid;
//:		assign x2h_hbmc_awid    = sys2hbmc_awid;
//:
//:		// generate x2h_rom_axi with sizedn
//:		assign x2h_rom_arid    = sys2rom_arid;
//:		assign x2h_rom_awid    = sys2rom_awid;
//:	end
//:	else begin: gen_x2h_sys_connection
//:		// generate x2h_hbmc_axi without sizedn
//:		assign x2h_hbmc_araddr  = sys2hbmc_araddr;
//:		assign x2h_hbmc_arburst = sys2hbmc_arburst;
//:		assign x2h_hbmc_arcache = sys2hbmc_arcache;
//:		assign x2h_hbmc_arid    = sys2hbmc_arid;
//:		assign x2h_hbmc_arlen   = sys2hbmc_arlen;
//:		assign x2h_hbmc_arlock  = sys2hbmc_arlock;
//:		assign x2h_hbmc_arprot  = sys2hbmc_arprot;
//:		assign x2h_hbmc_arsize  = sys2hbmc_arsize;
//:		assign x2h_hbmc_arvalid = sys2hbmc_arvalid;
//:		assign sys2hbmc_arready = x2h_hbmc_arready;
//:	
//:		assign x2h_hbmc_awaddr  = sys2hbmc_awaddr;
//:		assign x2h_hbmc_awburst = sys2hbmc_awburst;
//:		assign x2h_hbmc_awcache = sys2hbmc_awcache;
//:		assign x2h_hbmc_awid    = sys2hbmc_awid;
//:		assign x2h_hbmc_awlen   = sys2hbmc_awlen;
//:		assign x2h_hbmc_awlock  = sys2hbmc_awlock;
//:		assign x2h_hbmc_awprot  = sys2hbmc_awprot;
//:		assign x2h_hbmc_awsize  = sys2hbmc_awsize;
//:		assign x2h_hbmc_awvalid = sys2hbmc_awvalid;
//:		assign sys2hbmc_awready = x2h_hbmc_awready;
//:	
//:		assign sys2hbmc_bid    = x2h_hbmc_bid;
//:		assign sys2hbmc_bresp  = x2h_hbmc_bresp;
//:		assign sys2hbmc_bvalid = x2h_hbmc_bvalid;
//:		assign x2h_hbmc_bready = sys2hbmc_bready;
//:	
//:		assign sys2hbmc_rdata  = x2h_hbmc_rdata;
//:		assign sys2hbmc_rid    = x2h_hbmc_rid;
//:		assign sys2hbmc_rlast  = x2h_hbmc_rlast;
//:		assign sys2hbmc_rresp  = x2h_hbmc_rresp;
//:		assign sys2hbmc_rvalid = x2h_hbmc_rvalid;
//:		assign x2h_hbmc_rready = sys2hbmc_rready;
//:	
//:		assign x2h_hbmc_wdata  = sys2hbmc_wdata;
//:		assign x2h_hbmc_wlast  = sys2hbmc_wlast;
//:		assign x2h_hbmc_wstrb  = sys2hbmc_wstrb;
//:		assign x2h_hbmc_wvalid = sys2hbmc_wvalid;
//:		assign sys2hbmc_wready = x2h_hbmc_wready;
//:	
//:		// generate x2h_rom_axi without sizedn
//:		assign x2h_rom_araddr  = sys2rom_araddr;
//:		assign x2h_rom_arburst = sys2rom_arburst;
//:		assign x2h_rom_arcache = sys2rom_arcache;
//:		assign x2h_rom_arid    = sys2rom_arid;
//:		assign x2h_rom_arlen   = sys2rom_arlen;
//:		assign x2h_rom_arlock  = sys2rom_arlock;
//:		assign x2h_rom_arprot  = sys2rom_arprot;
//:		assign x2h_rom_arsize  = sys2rom_arsize;
//:		assign x2h_rom_arvalid = sys2rom_arvalid;
//:		assign sys2rom_arready = x2h_rom_arready;
//:	
//:		assign x2h_rom_awaddr  = sys2rom_awaddr;
//:		assign x2h_rom_awburst = sys2rom_awburst;
//:		assign x2h_rom_awcache = sys2rom_awcache;
//:		assign x2h_rom_awid    = sys2rom_awid;
//:		assign x2h_rom_awlen   = sys2rom_awlen;
//:		assign x2h_rom_awlock  = sys2rom_awlock;
//:		assign x2h_rom_awprot  = sys2rom_awprot;
//:		assign x2h_rom_awsize  = sys2rom_awsize;
//:		assign x2h_rom_awvalid = sys2rom_awvalid;
//:		assign sys2rom_awready = x2h_rom_awready;
//:	
//:		assign sys2rom_bid    = x2h_rom_bid;
//:		assign sys2rom_bresp  = x2h_rom_bresp;
//:		assign sys2rom_bvalid = x2h_rom_bvalid;
//:		assign x2h_rom_bready = sys2rom_bready;
//:	
//:		assign sys2rom_rdata  = x2h_rom_rdata;
//:		assign sys2rom_rid    = x2h_rom_rid;
//:		assign sys2rom_rlast  = x2h_rom_rlast;
//:		assign sys2rom_rresp  = x2h_rom_rresp;
//:		assign sys2rom_rvalid = x2h_rom_rvalid;
//:		assign x2h_rom_rready = sys2rom_rready;
//:	
//:		assign x2h_rom_wdata  = sys2rom_wdata;
//:		assign x2h_rom_wlast  = sys2rom_wlast;
//:		assign x2h_rom_wstrb  = sys2rom_wstrb;
//:		assign x2h_rom_wvalid = sys2rom_wvalid;
//:		assign sys2rom_wready = x2h_rom_wready;
//:	end
//:	endgenerate
//:
//:	// generate dmac0/1 IO connection
//:	`ifdef AE350_DMA_AXI_SUPPORT
//:		assign dmac0_sys_araddr  = dmac0_araddr; 
//:		assign dmac0_sys_arburst = dmac0_arburst;
//:		assign dmac0_sys_arcache = dmac0_arcache;
//:		assign dmac0_sys_arid    = dmac0_arid;
//:		assign dmac0_sys_arlen   = dmac0_arlen;
//:		assign dmac0_sys_arlock  = dmac0_arlock;
//:		assign dmac0_sys_arprot  = dmac0_arprot;
//:		assign dmac0_sys_arsize  = dmac0_arsize;
//:		assign dmac0_sys_arvalid = dmac0_arvalid;
//:		assign dmac0_arready = dmac0_sys_arready;
//:		
//:		assign dmac0_sys_awaddr  = dmac0_awaddr;
//:		assign dmac0_sys_awburst = dmac0_awburst;
//:		assign dmac0_sys_awcache = dmac0_awcache;
//:		assign dmac0_sys_awid    = dmac0_awid;
//:		assign dmac0_sys_awlen   = dmac0_awlen;
//:		assign dmac0_sys_awlock  = dmac0_awlock;
//:		assign dmac0_sys_awprot  = dmac0_awprot;
//:		assign dmac0_sys_awsize  = dmac0_awsize;
//:		assign dmac0_sys_awvalid = dmac0_awvalid;
//:		assign dmac0_awready = dmac0_sys_awready;
//:		
//:		assign dmac0_bid    = dmac0_sys_bid;
//:		assign dmac0_bresp  = dmac0_sys_bresp;
//:		assign dmac0_bvalid = dmac0_sys_bvalid;
//:		assign dmac0_sys_bready = dmac0_bready;
//:		
//:		assign dmac0_rdata  = dmac0_sys_rdata;
//:		assign dmac0_rid    = dmac0_sys_rid;
//:		assign dmac0_rlast  = dmac0_sys_rlast;
//:		assign dmac0_rresp  = dmac0_sys_rresp;
//:		assign dmac0_rvalid = dmac0_sys_rvalid;
//:		assign dmac0_sys_rready = dmac0_rready;
//:		
//:		assign dmac0_sys_wdata  = dmac0_wdata;
//:		assign dmac0_sys_wlast  = dmac0_wlast;
//:		assign dmac0_sys_wstrb  = dmac0_wstrb;
//:		assign dmac0_sys_wvalid = dmac0_wvalid;
//:		assign dmac0_wready = dmac0_sys_wready;
//
//:		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
//:			assign dmac1_sys_araddr  = dmac1_araddr;
//:			assign dmac1_sys_arburst = dmac1_arburst;
//:			assign dmac1_sys_arcache = dmac1_arcache;
//:			assign dmac1_sys_arid    = dmac1_arid;
//:			assign dmac1_sys_arlen   = dmac1_arlen;
//:			assign dmac1_sys_arlock  = dmac1_arlock;
//:			assign dmac1_sys_arprot  = dmac1_arprot;
//:			assign dmac1_sys_arsize  = dmac1_arsize;
//:			assign dmac1_sys_arvalid = dmac1_arvalid;
//:			assign dmac1_arready = dmac1_sys_arready;
//:			
//:			assign dmac1_sys_awaddr  = dmac1_awaddr;
//:			assign dmac1_sys_awburst = dmac1_awburst;
//:			assign dmac1_sys_awcache = dmac1_awcache;
//:			assign dmac1_sys_awid    = dmac1_awid;
//:			assign dmac1_sys_awlen   = dmac1_awlen;
//:			assign dmac1_sys_awlock  = dmac1_awlock;
//:			assign dmac1_sys_awprot  = dmac1_awprot;
//:			assign dmac1_sys_awsize  = dmac1_awsize;
//:			assign dmac1_sys_awvalid = dmac1_awvalid;
//:			assign dmac1_awready = dmac1_sys_awready;
//:			
//:			assign dmac1_bid    = dmac1_sys_bid;
//:			assign dmac1_bresp  = dmac1_sys_bresp;
//:			assign dmac1_bvalid = dmac1_sys_bvalid;
//:			assign dmac1_sys_bready = dmac1_bready;
//:			
//:			assign dmac1_rdata  = dmac1_sys_rdata;
//:			assign dmac1_rid    = dmac1_sys_rid;
//:			assign dmac1_rlast  = dmac1_sys_rlast;
//:			assign dmac1_rresp  = dmac1_sys_rresp;
//:			assign dmac1_rvalid = dmac1_sys_rvalid;
//:			assign dmac1_sys_rready = dmac1_rready;
//:			
//:			assign dmac1_sys_wdata  = dmac1_wdata;
//:			assign dmac1_sys_wlast  = dmac1_wlast;
//:			assign dmac1_sys_wstrb  = dmac1_wstrb;
//:			assign dmac1_sys_wvalid = dmac1_wvalid;
//:			assign dmac1_wready = dmac1_sys_wready;
//:		`endif // ATCDMAC300_DUAL_MASTER_IF_SUPPORT
//:	`endif	//AE350_DMA_AXI_SUPPORT
//: `endif // NDS_IO_AHB
//:
//: // generate L2_M4 IO port
//:`ifdef AE350_L2_M4_SUPPORT
//:	`ifdef AE350_L2M4_MSTMUX_SUPPORT
//:		// m4 IO
//:		assign m4_araddr =  mstmux_m4_araddr;
//:		assign m4_arburst = mstmux_m4_arburst;
//:		assign m4_arcache = mstmux_m4_arcache;
//:		# CPUCORE_BIU_ID_WIDTH can be either 4 or 5. So map either mstmux_m4_arid[6:4] or [7:4].
//:		assign m4_arid    = {mstmux_m4_arid[1],mstmux_m4_arid[CPUCORE_BIU_ID_WIDTH+2:4]}; // mstmux_m4_arid[1]: mstmux mst id, mstmux_m4_arid[6:4]: dmac/lcdc's id
//:		assign m4_arlen   = mstmux_m4_arlen;
//:		assign m4_arlock  = mstmux_m4_arlock;
//:		assign m4_arprot  = mstmux_m4_arprot;
//:		assign m4_arsize  = mstmux_m4_arsize;
//:		assign m4_arvalid = mstmux_m4_arvalid;
//:		assign mstmux_m4_arready  = m4_arready;
//:	
//:		assign m4_awaddr =  mstmux_m4_awaddr;
//:		assign m4_awburst = mstmux_m4_awburst;
//:		assign m4_awcache = mstmux_m4_awcache;
//:		assign m4_awid    = {mstmux_m4_awid[1],mstmux_m4_awid[CPUCORE_BIU_ID_WIDTH+2:4]}; // mstmux_m4_awid[1]: mstmux mst id, mstmux_m4_awid[6:4]: dmac/lcdc's id
//:		assign m4_awlen   = mstmux_m4_awlen;
//:		assign m4_awlock  = mstmux_m4_awlock;
//:		assign m4_awprot  = mstmux_m4_awprot;
//:		assign m4_awsize  = mstmux_m4_awsize;
//:		assign m4_awvalid = mstmux_m4_awvalid;
//:		assign mstmux_m4_awready  = m4_awready;
//:	
//:		assign mstmux_m4_bid = {1'b0,m4_bid[CPUCORE_BIU_ID_WIDTH-2:0],2'b0,m4_bid[3],1'b1}; // m4_bid[3]: mstmux mst id, m4_bid[2:0]: dmac/lcdc's id
//:		assign mstmux_m4_bresp    = m4_bresp;
//:		assign mstmux_m4_bvalid   = m4_bvalid;
//:		assign m4_bready  = mstmux_m4_bready;
//:	
//:		assign mstmux_m4_rdata    = m4_rdata;
//:		assign mstmux_m4_rid = {1'b0,m4_rid[CPUCORE_BIU_ID_WIDTH-2:0],2'b0,m4_rid[3],1'b1}; // m4_rid[3]: mstmux mst id, m4_rid[2:0]: dmac/lcdc's id
//:		assign mstmux_m4_rlast    = m4_rlast;
//:		assign mstmux_m4_rresp    = m4_rresp;
//:		assign mstmux_m4_rvalid   = m4_rvalid;
//:		assign m4_rready  = mstmux_m4_rready;
//:	
//:		assign m4_wdata   = mstmux_m4_wdata;
//:		assign m4_wlast   = mstmux_m4_wlast;
//:		assign m4_wstrb   = mstmux_m4_wstrb;
//:		assign m4_wvalid  = mstmux_m4_wvalid;
//:		assign mstmux_m4_wready   = m4_wready;
//:		// mac_mstmux AXI
//:		`ifdef AE350_MAC_SUPPORT
//:			assign mac_mstmux_araddr    = mac_sys_araddr;
//:			assign mac_mstmux_arburst   = mac_sys_arburst;
//:			assign mac_mstmux_arcache   = mac_sys_arcache;
//:			assign mac_mstmux_arid      = mac_sys_arid;
//:			assign mac_mstmux_arlen     = mac_sys_arlen;
//:			assign mac_mstmux_arlock    = mac_sys_arlock;
//:			assign mac_mstmux_arprot    = mac_sys_arprot;
//:			assign mac_mstmux_arsize    = mac_sys_arsize;
//:			assign mac_mstmux_arvalid   = mac_sys_arvalid;
//:			assign mac_sys_arready = mac_mstmux_arready;
//:			
//:			assign mac_mstmux_awaddr    = mac_sys_awaddr;
//:			assign mac_mstmux_awburst   = mac_sys_awburst;
//:			assign mac_mstmux_awcache   = mac_sys_awcache;
//:			assign mac_mstmux_awid      = mac_sys_awid;
//:			assign mac_mstmux_awlen     = mac_sys_awlen;
//:			assign mac_mstmux_awlock    = mac_sys_awlock;
//:			assign mac_mstmux_awprot    = mac_sys_awprot;
//:			assign mac_mstmux_awsize    = mac_sys_awsize;
//:			assign mac_mstmux_awvalid   = mac_sys_awvalid;
//:			assign mac_sys_awready = mac_mstmux_awready;
//:			
//:			assign mac_sys_bid    = mac_mstmux_bid;
//:			assign mac_sys_bresp  = mac_mstmux_bresp;
//:			assign mac_sys_bvalid = mac_mstmux_bvalid;
//:			assign mac_mstmux_bready   = mac_sys_bready;
//:			
//:			assign mac_sys_rdata  = mac_mstmux_rdata;
//:			assign mac_sys_rid    = mac_mstmux_rid;
//:			assign mac_sys_rlast  = mac_mstmux_rlast;
//:			assign mac_sys_rresp  = mac_mstmux_rresp;
//:			assign mac_sys_rvalid = mac_mstmux_rvalid;
//:			assign mac_mstmux_rready   = mac_sys_rready;
//:			
//:			assign mac_mstmux_wdata  = mac_sys_wdata;
//:			assign mac_mstmux_wlast  = mac_sys_wlast;
//:			assign mac_mstmux_wstrb  = mac_sys_wstrb;
//:			assign mac_mstmux_wvalid = mac_sys_wvalid;
//:			assign mac_sys_wready = mac_mstmux_wready;
//:		`endif // AE350_MAC_SUPPORT
//:
//:		// dmac0_mstmux AXI
//:		`ifdef AE350_DMA_AXI_SUPPORT
//:			assign dmac0_mstmux_araddr  = dmac0_sys_araddr;
//:			assign dmac0_mstmux_arburst = dmac0_sys_arburst;
//:			assign dmac0_mstmux_arcache = dmac0_sys_arcache;
//:			assign dmac0_mstmux_arid    = dmac0_sys_arid;
//:			assign dmac0_mstmux_arlen   = dmac0_sys_arlen;
//:			assign dmac0_mstmux_arlock  = dmac0_sys_arlock;
//:			assign dmac0_mstmux_arprot  = dmac0_sys_arprot;
//:			assign dmac0_mstmux_arsize  = dmac0_sys_arsize;
//:			assign dmac0_mstmux_arvalid = dmac0_sys_arvalid;
//:			assign dmac0_sys_arready = dmac0_mstmux_arready;
//:			
//:			assign dmac0_mstmux_awaddr  = dmac0_sys_awaddr;
//:			assign dmac0_mstmux_awburst = dmac0_sys_awburst;
//:			assign dmac0_mstmux_awcache = dmac0_sys_awcache;
//:			assign dmac0_mstmux_awid    = dmac0_sys_awid;
//:			assign dmac0_mstmux_awlen   = dmac0_sys_awlen;
//:			assign dmac0_mstmux_awlock  = dmac0_sys_awlock;
//:			assign dmac0_mstmux_awprot  = dmac0_sys_awprot;
//:			assign dmac0_mstmux_awsize  = dmac0_sys_awsize;
//:			assign dmac0_mstmux_awvalid = dmac0_sys_awvalid;
//:			assign dmac0_sys_awready = dmac0_mstmux_awready;
//:			
//:			assign dmac0_sys_bid    = dmac0_mstmux_bid;
//:			assign dmac0_sys_bresp  = dmac0_mstmux_bresp;
//:			assign dmac0_sys_bvalid = dmac0_mstmux_bvalid;
//:			assign dmac0_mstmux_bready = dmac0_sys_bready;
//:			
//:			assign dmac0_sys_rdata  = dmac0_mstmux_rdata;
//:			assign dmac0_sys_rid    = dmac0_mstmux_rid;
//:			assign dmac0_sys_rlast  = dmac0_mstmux_rlast;
//:			assign dmac0_sys_rresp  = dmac0_mstmux_rresp;
//:			assign dmac0_sys_rvalid = dmac0_mstmux_rvalid;
//:			assign dmac0_mstmux_rready = dmac0_sys_rready;
//:			
//:			assign dmac0_mstmux_wdata  = dmac0_sys_wdata;
//:			assign dmac0_mstmux_wlast  = dmac0_sys_wlast;
//:			assign dmac0_mstmux_wstrb  = dmac0_sys_wstrb;
//:			assign dmac0_mstmux_wvalid = dmac0_sys_wvalid;
//:			assign dmac0_sys_wready = dmac0_mstmux_wready;
//:		`endif // AE350_DMA_AXI_SUPPORT
//:	`else // !AE350_L2M4_MSTMUX_SUPPORT
//:		assign m4_araddr  = {ADDR_WIDTH{1'b0}};
//:		assign m4_arburst = 2'd0;
//:		assign m4_arcache = 4'd0;
//:		assign m4_arid    = {CPUSUB_BIU_ID_WIDTH{1'b0}};
//:		assign m4_arlen   = 8'd0;
//:		assign m4_arlock  = 1'd0;
//:		assign m4_arprot  = 3'd0;
//:		assign m4_arsize  = 3'd0;
//:		assign m4_arvalid = 1'd0;
//:		
//:		assign m4_awaddr  = {ADDR_WIDTH{1'b0}};
//:		assign m4_awburst = 2'd0;
//:		assign m4_awcache = 4'd0;
//:		assign m4_awid    = {CPUSUB_BIU_ID_WIDTH{1'b0}};
//:		assign m4_awlen   = 8'd0;
//:		assign m4_awlock  = 1'd0;
//:		assign m4_awprot  = 3'd0;
//:		assign m4_awsize  = 3'd0;
//:		assign m4_awvalid = 1'd0;
//:		
//:		assign m4_bready = 1'b1;
//:		
//:		assign m4_rready = 1'b1;
//:		
//:		assign m4_wdata  = {CPUCORE_BIU_DATA_WIDTH{1'b0}};
//:		assign m4_wlast  = 1'd0;
//:		assign m4_wstrb  = {CPUCORE_BIU_WSTRB_WIDTH{1'd0}};
//:		assign m4_wvalid = 1'd0;
//:	`endif // AE350_L2M4_MSTMUX_SUPPORT
//:`endif //AE350_L2_M4_SUPPORT
//:
// #------ generate hbmc_AHB IO ------
// &FORCE("wire", "sys2hbmc_haddr[ADDR_MSB:0]");
// &FORCE("wire", "sys2hbmc_hburst");
// &FORCE("wire", "sys2hbmc_hprot");
// &FORCE("wire", "sys2hbmc_hsize");
// &FORCE("wire", "sys2hbmc_htrans");
// &FORCE("wire", "sys2hbmc_hwrite");
// &FORCE("wire", "sys2hbmc_hwdata[ROMHBMC_DATA_MSB:0]");
// &FORCE("wire", "hbmc2sys_hrdata[ROMHBMC_DATA_MSB:0]");
// &FORCE("wire", "sys2hbmc_hready");
// &FORCE("wire", "hbmc2sys_hresp[1:0]");
// &FORCE("wire", "sys2hbmc_hsel");
// &FORCE("wire", "hbmc2sys_hready");
// &IFDEF("PLATFORM_NO_HBMC_SYNCDN");
//   &LOCALPARAM("NO_HBMC_SYNCDN = 1");
// &ELSE("PLATFORM_NO_HBMC_SYNCDN");
//   &LOCALPARAM("NO_HBMC_SYNCDN = 0");
// &ENDIF("PLATFORM_NO_HBMC_SYNCDN");
// &IFDEF("AE350_AHB_SUPPORT");
//   &GENERATE_IF("(CPUSUB_BIU_DATA_WIDTH > 32)", "gen_hbmc_sizedn");
//     #------ generate sizedn for system bus upstream ------
//     &INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcsizedn100/hdl/atcsizedn100.v", "u_hbmc_sizedn", {
//       ADDR_WIDTH	=> "ADDR_WIDTH",
//       US_DATA_WIDTH	=> "CPUSUB_BIU_DATA_WIDTH",
//       DS_DATA_WIDTH	=> "32",
//     });
//     &CONNECT("u_hbmc_sizedn.hclk",	"hclk");
//     &CONNECT("u_hbmc_sizedn.hresetn",	"hresetn");
//     &CONNECT("u_hbmc_sizedn.us_hsel",	"1'b1");
//     &CONNECT("u_hbmc_sizedn.us_haddr",	"sys2hbmc_haddr");
//     &CONNECT("u_hbmc_sizedn.us_hburst",	"sys2hbmc_hburst");
//     &CONNECT("u_hbmc_sizedn.us_hprot",	"sys2hbmc_hprot");
//     &CONNECT("u_hbmc_sizedn.us_hsize",	"sys2hbmc_hsize");
//     &CONNECT("u_hbmc_sizedn.us_htrans",	"sys2hbmc_htrans");
//     &CONNECT("u_hbmc_sizedn.us_hwdata",	"sys2hbmc_hwdata");
//     &CONNECT("u_hbmc_sizedn.us_hwrite",	"sys2hbmc_hwrite");
//     &CONNECT("u_hbmc_sizedn.us_hrdata",	"hbmc2sys_hrdata");
//     &CONNECT("u_hbmc_sizedn.us_hready",	"sys2hbmc_hready");
//     &CONNECT("u_hbmc_sizedn.us_hreadyout",	"hbmc2sys_hready");
//     &CONNECT("u_hbmc_sizedn.us_hresp",	"hbmc2sys_hresp[0]");
//     	
//     &CONNECT("u_hbmc_sizedn.ds_haddr",	"hbmc_haddr");
//     &CONNECT("u_hbmc_sizedn.ds_hburst",	"hbmc_hburst");
//     &CONNECT("u_hbmc_sizedn.ds_hprot",	"hbmc_hprot");
//     &CONNECT("u_hbmc_sizedn.ds_hsize",	"hbmc_hsize");
//     &CONNECT("u_hbmc_sizedn.ds_htrans",	"hbmc_htrans");
//     &CONNECT("u_hbmc_sizedn.ds_hwdata",	"hbmc_hwdata");
//     &CONNECT("u_hbmc_sizedn.ds_hwrite",	"hbmc_hwrite");
//     &CONNECT("u_hbmc_sizedn.ds_hrdata",	"hbmc_hrdata");
//     &CONNECT("u_hbmc_sizedn.ds_hready",	"hbmc_hreadyout");
//     &CONNECT("u_hbmc_sizedn.ds_hresp",	"hbmc_hresp[0]");
//     &CONNECT("u_hbmc_sizedn.bufw_err",	"/* NC */");
//   &ENDGENERATE();
//   &GENERATE_IF("CPUSUB_BIU_DATA_WIDTH == 32 && NO_HBMC_SYNCDN == 0", "gen_hbmc_syncdn");
//     &INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcsyncdn100/hdl/atcsyncdn100.v", "u_hbmc_syncdn", {
//       ADDR_WIDTH		=> "ADDR_WIDTH",
//       DATA_WIDTH		=> "CPUSUB_BIU_DATA_WIDTH",
//       SYNC_BURST		=> 0,
//       BUFF_WRITE		=> 0,
//     });
//     &CONNECT("u_hbmc_syncdn", {
//       hclk			=> "hclk",     
//       hresetn		=> "hresetn",
//       hclk_en		=> "1'b1",
//       us_haddr		=> "sys2hbmc_haddr",
//       us_htrans		=> "sys2hbmc_htrans",
//       us_hwrite		=> "sys2hbmc_hwrite",
//       us_hsize		=> "sys2hbmc_hsize",
//       us_hburst		=> "sys2hbmc_hburst",
//       us_hprot		=> "sys2hbmc_hprot",
//       us_hmastlock		=> "1'b0",
//       us_hwdata		=> "sys2hbmc_hwdata",
//       us_hsel		=> "sys2hbmc_hsel",
//       us_hready		=> "hbmc2sys_hready",
//       us_hreadyout		=> "hbmc2sys_hready",
//       us_hresp		=> "hbmc2sys_hresp[0]",
//       us_hrdata		=> "hbmc2sys_hrdata",
//       bufw_err		=> "/* NC */",
//       ds_haddr		=> "hbmc_haddr",
//       ds_htrans		=> "hbmc_htrans",
//       ds_hwrite		=> "hbmc_hwrite",
//       ds_hsize		=> "hbmc_hsize",
//       ds_hburst		=> "hbmc_hburst",
//       ds_hprot		=> "hbmc_hprot",
//       ds_hmastlock		=> "/* NC */",
//       ds_hwdata		=> "hbmc_hwdata",
//       ds_hready		=> "hbmc_hreadyout",
//       ds_hresp		=> "hbmc_hresp[0]",
//       ds_hrdata		=> "hbmc_hrdata",
//     });
//   &ENDGENERATE();
//
//   &DANGLER("hbmc2sys_hresp_1bit");
// &ENDIF("AE350_AHB_SUPPORT");
//:generate
//:if (SYSTEM_BUS_TYPE == "ahb" && (CPUSUB_BIU_DATA_WIDTH != 32 || NO_HBMC_SYNCDN==0)) begin: gen_connect_hbmc_hresp_ahb_sdn
//:	// When sizedn(CPUSUB_BIU_DATA_WIDTH!=32) or syncdn(NO_HBMC_SYNCDN==0) is used for AHB, connect the following signals.
//:	assign hbmc2sys_hresp[1]	= 1'b0;
//:	assign hbmc_hsel   		= 1'b1;
//:	assign hbmc_hready		= hbmc_hreadyout;
//:end
//:if (SYSTEM_BUS_TYPE == "axi" || (CPUSUB_BIU_DATA_WIDTH == 32 && NO_HBMC_SYNCDN == 1)) begin: gen_connect_hbmc_axi
//:	// For AHB with 32-bit data width, if no syncdn is desired, also connect the sys2hbmc signals to hbmc ones.
//:	assign hbmc_haddr  = sys2hbmc_haddr;
//:	assign hbmc_hburst = sys2hbmc_hburst;
//:	assign hbmc_hprot  = sys2hbmc_hprot;
//:	assign hbmc_hsize  = sys2hbmc_hsize;
//:	assign hbmc_htrans = sys2hbmc_htrans;
//:	assign hbmc_hwrite = sys2hbmc_hwrite;
//:	assign hbmc_hwdata = sys2hbmc_hwdata;
//:	assign hbmc_hready = sys2hbmc_hready;
//:	assign hbmc_hsel   = sys2hbmc_hsel;
//:	assign hbmc2sys_hready	= hbmc_hreadyout;
//:	assign hbmc2sys_hresp	= hbmc_hresp;
//:	assign hbmc2sys_hrdata	= hbmc_hrdata;
//:end
//:endgenerate
//
//:`ifdef AE350_AXI_SUPPORT
//:	assign sys2hbmc_hsel = 1'b1;
//:`endif
//
// #------ generate rom_AHB IO ------
// &FORCE("wire", "sys2rom_haddr[ADDR_MSB:0]");
// &FORCE("wire", "sys2rom_hburst");
// &FORCE("wire", "sys2rom_hprot");
// &FORCE("wire", "sys2rom_hsize");
// &FORCE("wire", "sys2rom_htrans");
// &FORCE("wire", "sys2rom_hwrite");
// &FORCE("wire", "sys2rom_hwdata[ROMHBMC_DATA_MSB:0]");
// &FORCE("wire", "rom2sys_hrdata[ROMHBMC_DATA_MSB:0]");
// &FORCE("wire", "sys2rom_hready");
// &FORCE("wire", "rom2sys_hresp[1:0]");
// &FORCE("wire", "sys2rom_hsel");
// &FORCE("wire", "rom2sys_hready");
// &IFDEF("AE350_AHB_SUPPORT");
// &GENERATE_IF("(CPUSUB_BIU_DATA_WIDTH > 32)", "gen_ahb_rom_sdn");
//	#------ generate sizedn for system bus upstream ------
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcsizedn100/hdl/atcsizedn100.v", "u_ahb_rom_sdn", {
//		ADDR_WIDTH	=> "ADDR_WIDTH",
//		US_DATA_WIDTH	=> "CPUSUB_BIU_DATA_WIDTH",
//		DS_DATA_WIDTH	=> "32",
//	});
//	&CONNECT("u_ahb_rom_sdn.hclk",	"hclk");
//	&CONNECT("u_ahb_rom_sdn.hresetn",	"hresetn");
//	&CONNECT("u_ahb_rom_sdn.us_hsel",	"1'b1");
//	&CONNECT("u_ahb_rom_sdn.us_haddr",	"sys2rom_haddr");
//	&CONNECT("u_ahb_rom_sdn.us_hburst",	"sys2rom_hburst");
//	&CONNECT("u_ahb_rom_sdn.us_hprot",	"sys2rom_hprot");
//	&CONNECT("u_ahb_rom_sdn.us_hsize",	"sys2rom_hsize");
//	&CONNECT("u_ahb_rom_sdn.us_htrans",	"sys2rom_htrans");
//	&CONNECT("u_ahb_rom_sdn.us_hwdata",	"sys2rom_hwdata");
//	&CONNECT("u_ahb_rom_sdn.us_hwrite",	"sys2rom_hwrite");
//	&CONNECT("u_ahb_rom_sdn.us_hrdata",	"rom2sys_hrdata");
//	&CONNECT("u_ahb_rom_sdn.us_hready",	"sys2rom_hready");
//	&CONNECT("u_ahb_rom_sdn.us_hreadyout",	"rom2sys_hready");
//	&CONNECT("u_ahb_rom_sdn.us_hresp",	"rom2sys_hresp[0]");
//		
//	&CONNECT("u_ahb_rom_sdn.ds_haddr",	"rom_haddr");
//	&CONNECT("u_ahb_rom_sdn.ds_hburst",	"rom_hburst");
//	&CONNECT("u_ahb_rom_sdn.ds_hprot",	"rom_hprot");
//	&CONNECT("u_ahb_rom_sdn.ds_hsize",	"rom_hsize");
//	&CONNECT("u_ahb_rom_sdn.ds_htrans",	"rom_htrans");
//	&CONNECT("u_ahb_rom_sdn.ds_hwdata",	"rom_hwdata");
//	&CONNECT("u_ahb_rom_sdn.ds_hwrite",	"rom_hwrite");
//	&CONNECT("u_ahb_rom_sdn.ds_hrdata",	"rom_hrdata");
//	&CONNECT("u_ahb_rom_sdn.ds_hready",	"rom_hreadyout");
//	&CONNECT("u_ahb_rom_sdn.ds_hresp",	"rom_hresp");
//	&CONNECT("u_ahb_rom_sdn.bufw_err",	"/* NC */");
//	&DANGLER("rom2sys_hresp_1bit");
// &ENDGENERATE();
// &ENDIF("AE350_AHB_SUPPORT");
//:`ifdef AE350_AHB_SUPPORT
//:generate
//:if (CPUSUB_BIU_DATA_WIDTH > 32 && SYSTEM_BUS_TYPE == "ahb") begin: gen_connect_rom_hresp_ahb_sdn
//:	assign rom2sys_hresp[1]	= 1'b0;
//:	assign rom_hsel 	= 1'b1;
//:	assign rom_hready	= rom_hreadyout;
//:end
//:endgenerate
//:`endif
//:generate
//:if (CPUSUB_BIU_DATA_WIDTH > 32 && SYSTEM_BUS_TYPE == "ahb") begin: gen_connect_rom_ahb_sdn
//:end
//:else begin: gen_connect_rom_ahb
//:	assign rom_haddr  = sys2rom_haddr;
//:	assign rom_hburst = sys2rom_hburst;
//:	assign rom_hprot  = sys2rom_hprot;
//:	assign rom_hsize  = sys2rom_hsize;
//:	assign rom_htrans = sys2rom_htrans;
//:	assign rom_hwrite = sys2rom_hwrite;
//:	assign rom_hwdata = sys2rom_hwdata;
//:	assign rom_hready = sys2rom_hready;
//:	assign rom_hsel = sys2rom_hsel;
//:	assign rom2sys_hready = rom_hreadyout;
//:	assign rom2sys_hresp  = {1'b0, rom_hresp};
//:	assign rom2sys_hrdata = rom_hrdata;
//:end
//:endgenerate
//: `ifdef AE350_AXI_SUPPORT
//:	assign sys2rom_hready = rom2sys_hready;
//:	assign sys2rom_hsel   = 1'b1;
//: `endif // AE350_AXI_SUPPORT
//
// &IFDEF("AE350_AXI_SUPPORT");
// &GENERATE_IF("(CPUSUB_BIU_DATA_WIDTH > 32)", "gen_sizedn_for_gt32b_bus");
//
//	#------ sizedn for gt-axibus to 32-hbmc ------
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcsizedn300/hdl/atcsizedn300.v", "sizedn_axibus_hbmc", {
//		ID_WIDTH	=> "CPUSUB_BIU_ID_WIDTH+4",
//		ADDR_WIDTH	=> "ADDR_WIDTH",
//		US_DATA_WIDTH	=> "CPUSUB_BIU_DATA_WIDTH",
//		DS_DATA_WIDTH	=> "32",
//	});
//	&CONNECT("sizedn_axibus_hbmc.us_araddr",	"sys2hbmc_araddr[ADDR_MSB:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_arburst",	"sys2hbmc_arburst[1:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_arcache",	"sys2hbmc_arcache[3:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_arid",		"sys2hbmc_arid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_arlen",		"sys2hbmc_arlen[7:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_arlock",	"sys2hbmc_arlock");
//	&CONNECT("sizedn_axibus_hbmc.us_arprot",	"sys2hbmc_arprot[2:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_arsize",	"sys2hbmc_arsize[2:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_arvalid",	"sys2hbmc_arvalid");
//	&CONNECT("sizedn_axibus_hbmc.us_arready",	"sys2hbmc_arready");
//	&CONNECT("sizedn_axibus_hbmc.us_awaddr",	"sys2hbmc_awaddr[ADDR_MSB:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_awburst",	"sys2hbmc_awburst[1:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_awcache",	"sys2hbmc_awcache[3:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_awid",		"sys2hbmc_awid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_awlen",		"sys2hbmc_awlen[7:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_awlock",	"sys2hbmc_awlock");
//	&CONNECT("sizedn_axibus_hbmc.us_awprot",	"sys2hbmc_awprot[2:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_awsize",	"sys2hbmc_awsize[2:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_awvalid",	"sys2hbmc_awvalid");
//	&CONNECT("sizedn_axibus_hbmc.us_awready",	"sys2hbmc_awready");
//	&CONNECT("sizedn_axibus_hbmc.us_wdata",		"sys2hbmc_wdata[CPUSUB_BIU_DATA_MSB:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_wlast",		"sys2hbmc_wlast");
//	&CONNECT("sizedn_axibus_hbmc.us_wstrb",		"sys2hbmc_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_wvalid",	"sys2hbmc_wvalid");
//	&CONNECT("sizedn_axibus_hbmc.us_wready",	"sys2hbmc_wready");
//	&CONNECT("sizedn_axibus_hbmc.us_bready",	"sys2hbmc_bready");
//	&CONNECT("sizedn_axibus_hbmc.us_bid",		"sys2hbmc_bid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_bresp",		"sys2hbmc_bresp");
//	&CONNECT("sizedn_axibus_hbmc.us_bvalid",	"sys2hbmc_bvalid");
//	&CONNECT("sizedn_axibus_hbmc.us_rdata",		"sys2hbmc_rdata[CPUSUB_BIU_DATA_MSB:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_rid",		"sys2hbmc_rid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("sizedn_axibus_hbmc.us_rlast",		"sys2hbmc_rlast");
//	&CONNECT("sizedn_axibus_hbmc.us_rresp",		"sys2hbmc_rresp");
//	&CONNECT("sizedn_axibus_hbmc.us_rvalid",	"sys2hbmc_rvalid");
//	&CONNECT("sizedn_axibus_hbmc.us_rready",	"sys2hbmc_rready");
//
//	&FORCE("wire",	"sys2hbmc_araddr[ADDR_MSB:0]");
//	&FORCE("wire",	"sys2hbmc_arburst[1:0]");
//	&FORCE("wire",	"sys2hbmc_arcache[3:0]");
//	&FORCE("wire",	"sys2hbmc_arid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2hbmc_arlen[7:0]");
//	&FORCE("wire",	"sys2hbmc_arlock");
//	&FORCE("wire",	"sys2hbmc_arprot[2:0]");
//	&FORCE("wire",	"sys2hbmc_arsize[2:0]");
//	&FORCE("wire",	"sys2hbmc_arvalid");
//	&FORCE("wire",	"sys2hbmc_arready");
//	&FORCE("wire",	"sys2hbmc_awaddr[ADDR_MSB:0]");
//	&FORCE("wire",	"sys2hbmc_awburst[1:0]");
//	&FORCE("wire",	"sys2hbmc_awcache[3:0]");
//	&FORCE("wire",	"sys2hbmc_awid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2hbmc_awlen[7:0]");
//	&FORCE("wire",	"sys2hbmc_awlock");
//	&FORCE("wire",	"sys2hbmc_awprot[2:0]");
//	&FORCE("wire",	"sys2hbmc_awsize[2:0]");
//	&FORCE("wire",	"sys2hbmc_awvalid");
//	&FORCE("wire",	"sys2hbmc_awready");
//	&FORCE("wire",	"sys2hbmc_wdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire",	"sys2hbmc_wlast");
//	&FORCE("wire",	"sys2hbmc_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
//	&FORCE("wire",	"sys2hbmc_wvalid");
//	&FORCE("wire",	"sys2hbmc_wready");
//	&FORCE("wire",	"sys2hbmc_bready");
//	&FORCE("wire",	"sys2hbmc_bid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2hbmc_bresp");
//	&FORCE("wire",	"sys2hbmc_bvalid");
//	&FORCE("wire",	"sys2hbmc_rdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire",	"sys2hbmc_rid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2hbmc_rlast");
//	&FORCE("wire",	"sys2hbmc_rresp");
//	&FORCE("wire",	"sys2hbmc_rvalid");
//	&FORCE("wire",	"sys2hbmc_rready");
//		
//	&CONNECT("sizedn_axibus_hbmc.ds_araddr",	"x2h_hbmc_araddr[ADDR_MSB:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_arburst",	"x2h_hbmc_arburst[1:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_arcache",	"x2h_hbmc_arcache[3:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_arlen",		"x2h_hbmc_arlen[7:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_arlock",	"x2h_hbmc_arlock");
//	&CONNECT("sizedn_axibus_hbmc.ds_arprot",	"x2h_hbmc_arprot[2:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_arsize",	"x2h_hbmc_arsize[2:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_arvalid",	"x2h_hbmc_arvalid");
//	&CONNECT("sizedn_axibus_hbmc.ds_arready",	"x2h_hbmc_arready");
//	&CONNECT("sizedn_axibus_hbmc.ds_awaddr",	"x2h_hbmc_awaddr[ADDR_MSB:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_awburst",	"x2h_hbmc_awburst[1:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_awcache",	"x2h_hbmc_awcache[3:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_awlen",		"x2h_hbmc_awlen[7:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_awlock",	"x2h_hbmc_awlock");
//	&CONNECT("sizedn_axibus_hbmc.ds_awprot",	"x2h_hbmc_awprot[2:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_awsize",	"x2h_hbmc_awsize[2:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_awvalid",	"x2h_hbmc_awvalid");
//	&CONNECT("sizedn_axibus_hbmc.ds_awready",	"x2h_hbmc_awready");
//	&CONNECT("sizedn_axibus_hbmc.ds_wdata",		"x2h_hbmc_wdata[31:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_wlast",		"x2h_hbmc_wlast");
//	&CONNECT("sizedn_axibus_hbmc.ds_wstrb",		"x2h_hbmc_wstrb[3:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_wvalid",	"x2h_hbmc_wvalid");
//	&CONNECT("sizedn_axibus_hbmc.ds_wready",	"x2h_hbmc_wready");
//	&CONNECT("sizedn_axibus_hbmc.ds_bresp",		"x2h_hbmc_bresp[1:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_bvalid",	"x2h_hbmc_bvalid");
//	&CONNECT("sizedn_axibus_hbmc.ds_bready",	"x2h_hbmc_bready");
//	&CONNECT("sizedn_axibus_hbmc.ds_rdata",		"x2h_hbmc_rdata[31:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_rlast",		"x2h_hbmc_rlast");
//	&CONNECT("sizedn_axibus_hbmc.ds_rresp",		"x2h_hbmc_rresp[1:0]");
//	&CONNECT("sizedn_axibus_hbmc.ds_rvalid",	"x2h_hbmc_rvalid");
//	&CONNECT("sizedn_axibus_hbmc.ds_rready",	"x2h_hbmc_rready");
//
//	&FORCE("wire",	"x2h_hbmc_araddr[ADDR_MSB]");
//	&FORCE("wire",	"x2h_hbmc_arburst[1:0]");
//	&FORCE("wire",	"x2h_hbmc_arcache[3:0]");
//	&FORCE("wire",	"x2h_hbmc_arlen[7:0]");
//	&FORCE("wire",	"x2h_hbmc_arlock");
//	&FORCE("wire",	"x2h_hbmc_arprot[2:0]");
//	&FORCE("wire",	"x2h_hbmc_arsize[2:0]");
//	&FORCE("wire",	"x2h_hbmc_arvalid");
//	&FORCE("wire",	"x2h_hbmc_arready");
//	&FORCE("wire",	"x2h_hbmc_awaddr[ADDR_MSB:0]");
//	&FORCE("wire",	"x2h_hbmc_awburst[1:0]");
//	&FORCE("wire",	"x2h_hbmc_awcache[3:0]");
//	&FORCE("wire",	"x2h_hbmc_awlen[7:0]");
//	&FORCE("wire",	"x2h_hbmc_awlock");
//	&FORCE("wire",	"x2h_hbmc_awprot[2:0]");
//	&FORCE("wire",	"x2h_hbmc_awsize[2:0]");
//	&FORCE("wire",	"x2h_hbmc_awvalid");
//	&FORCE("wire",	"x2h_hbmc_awready");
//	&FORCE("wire",	"x2h_hbmc_wdata[31:0]");
//	&FORCE("wire",	"x2h_hbmc_wlast");
//	&FORCE("wire",	"x2h_hbmc_wstrb[3:0]");
//	&FORCE("wire",	"x2h_hbmc_wvalid");
//	&FORCE("wire",	"x2h_hbmc_wready");
//	&FORCE("wire",	"x2h_hbmc_bresp[1:0]");
//	&FORCE("wire",	"x2h_hbmc_bvalid");
//	&FORCE("wire",	"x2h_hbmc_bready");
//	&FORCE("wire",	"x2h_hbmc_rdata[31:0]");
//	&FORCE("wire",	"x2h_hbmc_rlast");
//	&FORCE("wire",	"x2h_hbmc_rresp[1:0]");
//	&FORCE("wire",	"x2h_hbmc_rvalid");
//	&FORCE("wire",	"x2h_hbmc_rready");
//	#------ sizedn for gt32b to 32-rom_subsystem ------
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcsizedn300/hdl/atcsizedn300.v", "sizedn_axibus_rom", {
//		ID_WIDTH	=> "CPUSUB_BIU_ID_WIDTH+4",
//		ADDR_WIDTH	=> "ADDR_WIDTH",
//		US_DATA_WIDTH	=> "CPUSUB_BIU_DATA_WIDTH",
//		DS_DATA_WIDTH	=> "32",
//	});
//	&CONNECT("sizedn_axibus_rom.us_araddr",		"sys2rom_araddr[ADDR_MSB:0]");
//	&CONNECT("sizedn_axibus_rom.us_arburst",	"sys2rom_arburst[1:0]");
//	&CONNECT("sizedn_axibus_rom.us_arcache",	"sys2rom_arcache[3:0]");
//	&CONNECT("sizedn_axibus_rom.us_arid",		"sys2rom_arid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("sizedn_axibus_rom.us_arlen",		"sys2rom_arlen[7:0]");
//	&CONNECT("sizedn_axibus_rom.us_arlock",		"sys2rom_arlock");
//	&CONNECT("sizedn_axibus_rom.us_arprot",		"sys2rom_arprot[2:0]");
//	&CONNECT("sizedn_axibus_rom.us_arsize",		"sys2rom_arsize[2:0]");
//	&CONNECT("sizedn_axibus_rom.us_arvalid",	"sys2rom_arvalid");
//	&CONNECT("sizedn_axibus_rom.us_arready",	"sys2rom_arready");
//	&CONNECT("sizedn_axibus_rom.us_awaddr",		"sys2rom_awaddr[ADDR_MSB:0]");
//	&CONNECT("sizedn_axibus_rom.us_awburst",	"sys2rom_awburst[1:0]");
//	&CONNECT("sizedn_axibus_rom.us_awcache",	"sys2rom_awcache[3:0]");
//	&CONNECT("sizedn_axibus_rom.us_awid",		"sys2rom_awid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("sizedn_axibus_rom.us_awlen",		"sys2rom_awlen[7:0]");
//	&CONNECT("sizedn_axibus_rom.us_awlock",		"sys2rom_awlock");
//	&CONNECT("sizedn_axibus_rom.us_awprot",		"sys2rom_awprot[2:0]");
//	&CONNECT("sizedn_axibus_rom.us_awsize",		"sys2rom_awsize[2:0]");
//	&CONNECT("sizedn_axibus_rom.us_awvalid",	"sys2rom_awvalid");
//	&CONNECT("sizedn_axibus_rom.us_awready",	"sys2rom_awready");
//	&CONNECT("sizedn_axibus_rom.us_wdata",		"sys2rom_wdata[CPUSUB_BIU_DATA_MSB:0]");
//	&CONNECT("sizedn_axibus_rom.us_wlast",		"sys2rom_wlast");
//	&CONNECT("sizedn_axibus_rom.us_wstrb",		"sys2rom_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
//	&CONNECT("sizedn_axibus_rom.us_wvalid",		"sys2rom_wvalid");
//	&CONNECT("sizedn_axibus_rom.us_wready",		"sys2rom_wready");
//	&CONNECT("sizedn_axibus_rom.us_bready",		"sys2rom_bready");
//	&CONNECT("sizedn_axibus_rom.us_bid",		"sys2rom_bid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("sizedn_axibus_rom.us_bresp",		"sys2rom_bresp");
//	&CONNECT("sizedn_axibus_rom.us_bvalid",		"sys2rom_bvalid");
//	&CONNECT("sizedn_axibus_rom.us_rdata",		"sys2rom_rdata[CPUSUB_BIU_DATA_MSB:0]");
//	&CONNECT("sizedn_axibus_rom.us_rid",		"sys2rom_rid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("sizedn_axibus_rom.us_rlast",		"sys2rom_rlast");
//	&CONNECT("sizedn_axibus_rom.us_rresp",		"sys2rom_rresp");
//	&CONNECT("sizedn_axibus_rom.us_rvalid",		"sys2rom_rvalid");
//	&CONNECT("sizedn_axibus_rom.us_rready",		"sys2rom_rready");

//	&FORCE("wire",	"sys2rom_araddr[ADDR_MSB:0]");
//	&FORCE("wire",	"sys2rom_arburst[1:0]");
//	&FORCE("wire",	"sys2rom_arcache[3:0]");
//	&FORCE("wire",	"sys2rom_arid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2rom_arlen[7:0]");
//	&FORCE("wire",	"sys2rom_arlock");
//	&FORCE("wire",	"sys2rom_arprot[2:0]");
//	&FORCE("wire",	"sys2rom_arsize[2:0]");
//	&FORCE("wire",	"sys2rom_arvalid");
//	&FORCE("wire",	"sys2rom_arready");
//	&FORCE("wire",	"sys2rom_awaddr[ADDR_MSB:0]");
//	&FORCE("wire",	"sys2rom_awburst[1:0]");
//	&FORCE("wire",	"sys2rom_awcache[3:0]");
//	&FORCE("wire",	"sys2rom_awid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2rom_awlen[7:0]");
//	&FORCE("wire",	"sys2rom_awlock");
//	&FORCE("wire",	"sys2rom_awprot[2:0]");
//	&FORCE("wire",	"sys2rom_awsize[2:0]");
//	&FORCE("wire",	"sys2rom_awvalid");
//	&FORCE("wire",	"sys2rom_awready");
//	&FORCE("wire",	"sys2rom_wdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire",	"sys2rom_wlast");
//	&FORCE("wire",	"sys2rom_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
//	&FORCE("wire",	"sys2rom_wvalid");
//	&FORCE("wire",	"sys2rom_wready");
//	&FORCE("wire",	"sys2rom_bready");
//	&FORCE("wire",	"sys2rom_bid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2rom_bresp");
//	&FORCE("wire",	"sys2rom_bvalid");
//	&FORCE("wire",	"sys2rom_rdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire",	"sys2rom_rid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2rom_rlast");
//	&FORCE("wire",	"sys2rom_rresp");
//	&FORCE("wire",	"sys2rom_rvalid");
//	&FORCE("wire",	"sys2rom_rready");

//	&CONNECT("sizedn_axibus_rom.ds_araddr",		"x2h_rom_araddr[ADDR_MSB:0]");
//	&CONNECT("sizedn_axibus_rom.ds_arburst",	"x2h_rom_arburst[1:0]");
//	&CONNECT("sizedn_axibus_rom.ds_arcache",	"x2h_rom_arcache[3:0]");
//	&CONNECT("sizedn_axibus_rom.ds_arlen",		"x2h_rom_arlen[7:0]");
//	&CONNECT("sizedn_axibus_rom.ds_arlock",		"x2h_rom_arlock");
//	&CONNECT("sizedn_axibus_rom.ds_arprot",		"x2h_rom_arprot[2:0]");
//	&CONNECT("sizedn_axibus_rom.ds_arsize",		"x2h_rom_arsize[2:0]");
//	&CONNECT("sizedn_axibus_rom.ds_arvalid",	"x2h_rom_arvalid");
//	&CONNECT("sizedn_axibus_rom.ds_arready",	"x2h_rom_arready");
//	&CONNECT("sizedn_axibus_rom.ds_awaddr",		"x2h_rom_awaddr[ADDR_MSB:0]");
//	&CONNECT("sizedn_axibus_rom.ds_awburst",	"x2h_rom_awburst[1:0]");
//	&CONNECT("sizedn_axibus_rom.ds_awcache",	"x2h_rom_awcache[3:0]");
//	&CONNECT("sizedn_axibus_rom.ds_awlen",		"x2h_rom_awlen[7:0]");
//	&CONNECT("sizedn_axibus_rom.ds_awlock",		"x2h_rom_awlock");
//	&CONNECT("sizedn_axibus_rom.ds_awprot",		"x2h_rom_awprot[2:0]");
//	&CONNECT("sizedn_axibus_rom.ds_awsize",		"x2h_rom_awsize[2:0]");
//	&CONNECT("sizedn_axibus_rom.ds_awvalid",	"x2h_rom_awvalid");
//	&CONNECT("sizedn_axibus_rom.ds_awready",	"x2h_rom_awready");
//	&CONNECT("sizedn_axibus_rom.ds_wdata",		"x2h_rom_wdata[31:0]");
//	&CONNECT("sizedn_axibus_rom.ds_wlast",		"x2h_rom_wlast");
//	&CONNECT("sizedn_axibus_rom.ds_wstrb",		"x2h_rom_wstrb[3:0]");
//	&CONNECT("sizedn_axibus_rom.ds_wvalid",		"x2h_rom_wvalid");
//	&CONNECT("sizedn_axibus_rom.ds_wready",		"x2h_rom_wready");
//	&CONNECT("sizedn_axibus_rom.ds_bresp",		"x2h_rom_bresp[1:0]");
//	&CONNECT("sizedn_axibus_rom.ds_bvalid",		"x2h_rom_bvalid");
//	&CONNECT("sizedn_axibus_rom.ds_bready",		"x2h_rom_bready");
//	&CONNECT("sizedn_axibus_rom.ds_rdata",		"x2h_rom_rdata[31:0]");
//	&CONNECT("sizedn_axibus_rom.ds_rlast",		"x2h_rom_rlast");
//	&CONNECT("sizedn_axibus_rom.ds_rresp",		"x2h_rom_rresp[1:0]");
//	&CONNECT("sizedn_axibus_rom.ds_rvalid",		"x2h_rom_rvalid");
//	&CONNECT("sizedn_axibus_rom.ds_rready",		"x2h_rom_rready");

//	&FORCE("wire",	"x2h_rom_araddr[ADDR_MSB]");
//	&FORCE("wire",	"x2h_rom_arburst[1:0]");
//	&FORCE("wire",	"x2h_rom_arcache[3:0]");
//	&FORCE("wire",	"x2h_rom_arlen[7:0]");
//	&FORCE("wire",	"x2h_rom_arlock");
//	&FORCE("wire",	"x2h_rom_arprot[2:0]");
//	&FORCE("wire",	"x2h_rom_arsize[2:0]");
//	&FORCE("wire",	"x2h_rom_arvalid");
//	&FORCE("wire",	"x2h_rom_arready");
//	&FORCE("wire",	"x2h_rom_awaddr[ADDR_MSB:0]");
//	&FORCE("wire",	"x2h_rom_awburst[1:0]");
//	&FORCE("wire",	"x2h_rom_awcache[3:0]");
//	&FORCE("wire",	"x2h_rom_awlen[7:0]");
//	&FORCE("wire",	"x2h_rom_awlock");
//	&FORCE("wire",	"x2h_rom_awprot[2:0]");
//	&FORCE("wire",	"x2h_rom_awsize[2:0]");
//	&FORCE("wire",	"x2h_rom_awvalid");
//	&FORCE("wire",	"x2h_rom_awready");
//	&FORCE("wire",	"x2h_rom_wdata[31:0]");
//	&FORCE("wire",	"x2h_rom_wlast");
//	&FORCE("wire",	"x2h_rom_wstrb[3:0]");
//	&FORCE("wire",	"x2h_rom_wvalid");
//	&FORCE("wire",	"x2h_rom_wready");
//	&FORCE("wire",	"x2h_rom_bresp[1:0]");
//	&FORCE("wire",	"x2h_rom_bvalid");
//	&FORCE("wire",	"x2h_rom_bready");
//	&FORCE("wire",	"x2h_rom_rdata[31:0]");
//	&FORCE("wire",	"x2h_rom_rlast");
//	&FORCE("wire",	"x2h_rom_rresp[1:0]");
//	&FORCE("wire",	"x2h_rom_rvalid");
//	&FORCE("wire",	"x2h_rom_rready");

// &ENDGENERATE();
// &ENDIF("AE350_AXI_SUPPORT");
//
// &IFDEF("AE350_MAC_SUPPORT");
// &GENERATE_IF("(CPUSUB_BIU_DATA_WIDTH > 32)", "gen_cpu_mac_sizeup");
//	&FORCE("wire", "mac_sys_haddr[ADDR_MSB:0]");
//	&FORCE("wire", "mac_sys_hburst[2:0]");
//	&FORCE("wire", "mac_sys_hprot[3:0]");
//	&FORCE("wire", "mac_sys_hsize[2:0]");
//	&FORCE("wire", "mac_sys_htrans[1:0]");
//	&FORCE("wire", "mac_sys_hwdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_hwrite");
//	&FORCE("wire", "mac_sys_hrdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_hreadyout");
//	&FORCE("wire", "mac_sys_hresp[1:0]");
//	# For SP or MP without the L2 coherence port, MAC is connected through bridges to BMC
//	# so the data width is that of the CPU subsystem.
//	# For MP with the L2 coherence port, MAC is connected through bridges to M4
//	# so use the data width of the CPU core.
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcsizeup100/hdl/atcsizeup100.v", "sizeup_mac_ahbbus", {
//		US_DATA_WIDTH	=> "32",
//		DS_DATA_WIDTH	=> "DMAC_DATA_WIDTH",
//	});
//	&CONNECT("sizeup_mac_ahbbus.hclk",	"hclk");
//	&CONNECT("sizeup_mac_ahbbus.hresetn",	"hresetn");
//	&CONNECT("sizeup_mac_ahbbus.us_hsel",	"1'b1");
//	&CONNECT("sizeup_mac_ahbbus.us_haddr_5_2",	"mac_haddr[5:2]");
//	&CONNECT("sizeup_mac_ahbbus.us_htrans",	"mac_htrans[1:0]");
//	&CONNECT("sizeup_mac_ahbbus.us_hwdata",	"mac_hwdata[31:0]");
//	&CONNECT("sizeup_mac_ahbbus.us_hwrite",	"mac_hwrite");
//	&CONNECT("sizeup_mac_ahbbus.us_hready",	"mac_hreadyout");
//	&CONNECT("sizeup_mac_ahbbus.us_hrdata",	"mac_hrdata[31:0]");
//	
//	&CONNECT("sizeup_mac_ahbbus.ds_hwdata",	"mac_sys_hwdata");
//	&CONNECT("sizeup_mac_ahbbus.ds_hrdata",	"mac_sys_hrdata");
// &ENDGENERATE();
// &ENDIF("AE350_MAC_SUPPORT");
//:`ifdef AE350_MAC_SUPPORT	
//:		generate 
//:		if (CPUSUB_BIU_DATA_WIDTH > 32) begin: gen_mac_sys_ahb_sizeup
//:		#	assign mac_sys_haddr     = mac_haddr;
//:			assign mac_sys_hburst    = mac_hburst;
//:			assign mac_sys_hprot     = mac_hprot;
//:			assign mac_sys_hsize     = mac_hsize;
//:			assign mac_sys_htrans    = mac_htrans;
//:			assign mac_sys_hwrite    = mac_hwrite;
//:		#	assign mac_sys_hwdata    = mac_sizeup_hwdata;
//:		#	assign mac_sizeup_hrdata    = mac_sys_hrdata;
//:			assign mac_hresp  	 =  mac_sys_hresp; // hresp does not throuth size up
//:			assign mac_hreadyout     = mac_sys_hreadyout;  // hready does not throuth size up
//:		 end
//:		 else begin: gen_mac_sys_ahb
//:		#	assign mac_sys_haddr  = mac_haddr;
//:			assign mac_sys_hburst = mac_hburst;
//:			assign mac_sys_hprot  = mac_hprot;
//:			assign mac_sys_hsize  = mac_hsize;
//:			assign mac_sys_htrans = mac_htrans;
//:			assign mac_sys_hwrite = mac_hwrite;
//:			assign mac_sys_hwdata = mac_hwdata;
//:			assign mac_hrdata     = mac_sys_hrdata;
//:			assign mac_hresp      =  mac_sys_hresp; // hresp does not throuth size up
//:			assign mac_hreadyout     = mac_sys_hreadyout;  // hready does not throuth size up
//:		 end
//: 		 endgenerate
//: generate
//: if (ADDR_WIDTH>32) begin: gen_mac_bus_haddr_gt_32
//:     assign mac_sys_haddr   = {{(ADDR_WIDTH-32){1'b0}},mac_haddr};
//: end
//: else begin: gen_mac_bus_haddr_le_32
//:     assign mac_sys_haddr   = mac_haddr;
//: end
//: endgenerate
//:`endif //AE350_MAC_SUPPORT
//
// &IFDEF("AE350_LCDC_SUPPORT");
// &GENERATE_IF("(CPUSUB_BIU_DATA_WIDTH > 32)", "gen_cpu_lcdc_sizeup");
//	&FORCE("wire", "lcdc_sys_haddr[ADDR_MSB:0]");
//	&FORCE("wire", "lcdc_sys_hburst[2:0]");
//	&FORCE("wire", "lcdc_sys_hprot[3:0]");
//	&FORCE("wire", "lcdc_sys_hsize[2:0]");
//	&FORCE("wire", "lcdc_sys_htrans[1:0]");
//	&FORCE("wire", "lcdc_sys_hwdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire", "lcdc_sys_hwrite");
//	&FORCE("wire", "lcdc_sys_hrdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire", "lcdc_sys_hreadyout");
//	&FORCE("wire", "lcdc_sys_hresp[1:0]");
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcsizeup100/hdl/atcsizeup100.v", "sizeup_lcdc_ahbbus", {
//		US_DATA_WIDTH	=> "32",
//		DS_DATA_WIDTH	=> "CPUSUB_BIU_DATA_WIDTH",
//	});
//	&CONNECT("sizeup_lcdc_ahbbus.hclk",	"hclk");
//	&CONNECT("sizeup_lcdc_ahbbus.hresetn",	"hresetn");
//	&CONNECT("sizeup_lcdc_ahbbus.us_hsel",	"1'b1");
//	&CONNECT("sizeup_lcdc_ahbbus.us_haddr_5_2",	"lcdc_haddr[5:2]");
//	&CONNECT("sizeup_lcdc_ahbbus.us_htrans",	"lcdc_htrans[1:0]");
//	&CONNECT("sizeup_lcdc_ahbbus.us_hwdata",	"lcdc_hwdata[31:0]");
//	&CONNECT("sizeup_lcdc_ahbbus.us_hwrite",	"lcdc_hwrite");
//	&CONNECT("sizeup_lcdc_ahbbus.us_hready",	"lcdc_hreadyout");
//	&CONNECT("sizeup_lcdc_ahbbus.us_hrdata",	"lcdc_hrdata[31:0]");
//	
//	&CONNECT("sizeup_lcdc_ahbbus.ds_hwdata",	"lcdc_sys_hwdata");
//	&CONNECT("sizeup_lcdc_ahbbus.ds_hrdata",	"lcdc_sys_hrdata");
// &ENDGENERATE();
// &ENDIF("AE350_LCDC_SUPPORT");
//:`ifdef AE350_LCDC_SUPPORT	
//:		generate 
//:		if (CPUSUB_BIU_DATA_WIDTH > 32) begin: gen_lcdc_sys_ahb_sizeup
//:		#	assign lcdc_sys_haddr     = lcdc_haddr;
//:			assign lcdc_sys_hburst    = lcdc_hburst;
//:			assign lcdc_sys_hprot     = lcdc_hprot;
//:			assign lcdc_sys_hsize     = lcdc_hsize;
//:			assign lcdc_sys_htrans    = lcdc_htrans;
//:			assign lcdc_sys_hwrite    = lcdc_hwrite;
//:		#	assign lcdc_sys_hwdata    = lcdc_sizeup_hwdata;
//:		#	assign lcdc_sizeup_hrdata    = lcdc_sys_hrdata;
//:			assign lcdc_hresp  = lcdc_sys_hresp; // hresp does not throuth size up
//:			assign lcdc_hreadyout     = lcdc_sys_hreadyout;  // hready does not throuth size up
//:		 end
//:		 else begin: gen_lcdc_sys_ahb
//:		#	assign lcdc_sys_haddr  = lcdc_haddr;
//:			assign lcdc_sys_hburst = lcdc_hburst;
//:			assign lcdc_sys_hprot  = lcdc_hprot;
//:			assign lcdc_sys_hsize  = lcdc_hsize;
//:			assign lcdc_sys_htrans = lcdc_htrans;
//:			assign lcdc_sys_hwrite = lcdc_hwrite;
//:			assign lcdc_sys_hwdata = lcdc_hwdata;
//:			assign lcdc_hrdata    = lcdc_sys_hrdata;
//:			assign lcdc_hresp  = lcdc_sys_hresp; // hresp does not throuth size up
//:			assign lcdc_hreadyout     = lcdc_sys_hreadyout;  // hready does not throuth size up
//:		 end
//:  		 endgenerate
//: generate
//: if (ADDR_WIDTH>32) begin: gen_lcdc_bus_haddr_gt_32
//:     assign lcdc_sys_haddr   = {{(ADDR_WIDTH-32){1'b0}},lcdc_haddr};
//: end
//: else begin: gen_lcdc_bus_haddr_le_32
//:     assign lcdc_sys_haddr   = lcdc_haddr;
//: end
//: endgenerate
//:`endif //AE350_LCDC_SUPPORT
//
// #--------------------------------------
// #	generate L2M4 connection
// #--------------------------------------
// &IFDEF("AE350_L2M4_MSTMUX_SUPPORT");
// &INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcmstmux300/hdl/atcmstmux300.v","u_l2m4_mstmux", {
//		ID_WIDTH	=> "CPUCORE_BIU_ID_WIDTH",
//	});
//	for my $i ( 0, 2, 4 .. 15) {
//	&IFDEF("ATCMSTMUX300_MST${i}_SUPPORT");
//		&CONNECT("u_l2m4_mstmux.us${i}_araddr", "{ADDR_WIDTH{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_arburst", "{2{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_arcache", "{4{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_arid", "{CPUCORE_BIU_ID_WIDTH{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_arlen", "{8{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_arlock", "1'b0");
//		&CONNECT("u_l2m4_mstmux.us${i}_arprot", "{3{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_arready", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_arsize", "{3{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_arvalid", "1'b0");
//		&CONNECT("u_l2m4_mstmux.us${i}_awaddr", "{ADDR_WIDTH{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_awburst", "{2{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_awcache", "{4{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_awid", "{CPUCORE_BIU_ID_WIDTH{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_awlen", "{8{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_awlock", "1'b0");
//		&CONNECT("u_l2m4_mstmux.us${i}_awprot", "{3{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_awready", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_awsize", "{3{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_awvalid", "1'b0");
//		&CONNECT("u_l2m4_mstmux.us${i}_bid", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_bready", "1'b1");
//		&CONNECT("u_l2m4_mstmux.us${i}_bresp", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_bvalid", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_rdata", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_rid", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_rlast", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_rready", "1'b1");
//		&CONNECT("u_l2m4_mstmux.us${i}_rresp", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_rvalid", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_wdata", "{CPUCORE_BIU_DATA_WIDTH{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_wlast", "1'b0");
//		&CONNECT("u_l2m4_mstmux.us${i}_wready", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.us${i}_wstrb", "{CPUCORE_BIU_WSTRB_WIDTH{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.us${i}_wvalid", "1'b0");
//	&ENDIF("ATCMSTMUX300_MST${i}_SUPPORT");
//	}
//
//	for my $i ( 1 .. 5, 7 .. 31) {
//	&IFDEF("ATCMSTMUX300_SLV${i}_SUPPORT");
//		&CONNECT("u_l2m4_mstmux.ds${i}_araddr", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_arburst", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_arcache", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_arid", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_arlen", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_arlock", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_arprot", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_arready", "1'b1");
//		&CONNECT("u_l2m4_mstmux.ds${i}_arsize", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_arvalid", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_awaddr", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_awburst", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_awcache", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_awid", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_awlen", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_awlock", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_awprot", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_awready", "1'b1");
//		&CONNECT("u_l2m4_mstmux.ds${i}_awsize", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_awvalid", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_bid", "{(CPUCORE_BIU_ID_WIDTH+4){1'b0}}");
//		&CONNECT("u_l2m4_mstmux.ds${i}_bready", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_bresp", "{2{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.ds${i}_bvalid", "1'b0");
//		&CONNECT("u_l2m4_mstmux.ds${i}_rdata", "{CPUCORE_BIU_DATA_WIDTH{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.ds${i}_rid", "{(CPUCORE_BIU_ID_WIDTH+4){1'b0}}");
//		&CONNECT("u_l2m4_mstmux.ds${i}_rlast", "1'b0");
//		&CONNECT("u_l2m4_mstmux.ds${i}_rready", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_rresp", "{2{1'b0}}");
//		&CONNECT("u_l2m4_mstmux.ds${i}_rvalid", "1'b0");
//		&CONNECT("u_l2m4_mstmux.ds${i}_wdata", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_wlast", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_wready", "1'b1");
//		&CONNECT("u_l2m4_mstmux.ds${i}_wstrb", "/* NC */");
//		&CONNECT("u_l2m4_mstmux.ds${i}_wvalid", "/* NC */");
//	&ENDIF("ATCMSTMUX300_SLV${i}_SUPPORT");
//	}
//
//
//	&IFDEF("AE350_DMA_AXI_SUPPORT");
//	$dmac0_mstmux = $MSTMUX_MST_DMAC0;
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_araddr",  "dmac0_mstmux_araddr");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_arburst", "dmac0_mstmux_arburst");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_arcache", "dmac0_mstmux_arcache");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_arid",    "dmac0_mstmux_arid");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_arlen",   "dmac0_mstmux_arlen");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_arlock",  "dmac0_mstmux_arlock");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_arprot",  "dmac0_mstmux_arprot");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_arready", "dmac0_mstmux_arready");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_arsize",  "dmac0_mstmux_arsize");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_arvalid", "dmac0_mstmux_arvalid");
//
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_awaddr",  "dmac0_mstmux_awaddr");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_awburst", "dmac0_mstmux_awburst");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_awcache", "dmac0_mstmux_awcache");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_awid",    "dmac0_mstmux_awid");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_awlen",   "dmac0_mstmux_awlen");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_awlock",  "dmac0_mstmux_awlock");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_awprot",  "dmac0_mstmux_awprot");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_awready", "dmac0_mstmux_awready");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_awsize",  "dmac0_mstmux_awsize");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_awvalid", "dmac0_mstmux_awvalid");
//
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_wdata",   "dmac0_mstmux_wdata");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_wstrb",   "dmac0_mstmux_wstrb");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_wlast",   "dmac0_mstmux_wlast");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_wvalid",  "dmac0_mstmux_wvalid");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_wready",  "dmac0_mstmux_wready");
//
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_bid",     "dmac0_mstmux_bid");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_bresp",   "dmac0_mstmux_bresp");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_bvalid",  "dmac0_mstmux_bvalid");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_bready",  "dmac0_mstmux_bready");
//
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_rdata",   "dmac0_mstmux_rdata");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_rresp",   "dmac0_mstmux_rresp");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_rlast",   "dmac0_mstmux_rlast");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_rid",     "dmac0_mstmux_rid");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_rvalid",  "dmac0_mstmux_rvalid");
//	&CONNECT("u_l2m4_mstmux.us${dmac0_mstmux}_rready",  "dmac0_mstmux_rready");
//
//	&FORCE("wire", "dmac0_mstmux_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "dmac0_mstmux_arburst[1:0]");
//	&FORCE("wire", "dmac0_mstmux_arcache[3:0]");
//	&FORCE("wire", "dmac0_mstmux_arid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_mstmux_arlen[7:0]");
//	&FORCE("wire", "dmac0_mstmux_arlock");
//	&FORCE("wire", "dmac0_mstmux_arprot[2:0]");
//	&FORCE("wire", "dmac0_mstmux_arready");
//	&FORCE("wire", "dmac0_mstmux_arsize[2:0]");
//	&FORCE("wire", "dmac0_mstmux_arvalid");
//
//	&FORCE("wire", "dmac0_mstmux_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "dmac0_mstmux_awburst[1:0]");
//	&FORCE("wire", "dmac0_mstmux_awcache[3:0]");
//	&FORCE("wire", "dmac0_mstmux_awid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_mstmux_awlen[7:0]");
//	&FORCE("wire", "dmac0_mstmux_awlock");
//	&FORCE("wire", "dmac0_mstmux_awprot[2:0]");
//	&FORCE("wire", "dmac0_mstmux_awready");
//	&FORCE("wire", "dmac0_mstmux_awsize[2:0]");
//	&FORCE("wire", "dmac0_mstmux_awvalid");
//
//	&FORCE("wire", "dmac0_mstmux_wdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_mstmux_wstrb[(DMAC_WSTRB_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_mstmux_wlast");
//	&FORCE("wire", "dmac0_mstmux_wvalid");
//	&FORCE("wire", "dmac0_mstmux_wready");
//
//	&FORCE("wire", "dmac0_mstmux_bid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_mstmux_bresp[1:0]");
//	&FORCE("wire", "dmac0_mstmux_bvalid");
//	&FORCE("wire", "dmac0_mstmux_bready");
//
//	&FORCE("wire", "dmac0_mstmux_rdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_mstmux_rresp[1:0]");
//	&FORCE("wire", "dmac0_mstmux_rlast");
//	&FORCE("wire", "dmac0_mstmux_rid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_mstmux_rvalid");
//	&FORCE("wire", "dmac0_mstmux_rready");
//	&ENDIF("AE350_DMA_AXI_SUPPORT");
//
//	$mac_mstmux = $MSTMUX_MST_MAC;
//	&IFDEF("AE350_MAC_SUPPORT");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_araddr",  " mac_mstmux_araddr");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_arburst", " mac_mstmux_arburst");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_arcache", " mac_mstmux_arcache");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_arid",    " mac_mstmux_arid");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_arlen",   " mac_mstmux_arlen");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_arlock",  " mac_mstmux_arlock");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_arprot",  " mac_mstmux_arprot");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_arready", " mac_mstmux_arready");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_arsize",  " mac_mstmux_arsize");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_arvalid", " mac_mstmux_arvalid");
//
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_awaddr",  " mac_mstmux_awaddr");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_awburst", " mac_mstmux_awburst");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_awcache", " mac_mstmux_awcache");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_awid",    " mac_mstmux_awid");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_awlen",   " mac_mstmux_awlen");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_awlock",  " mac_mstmux_awlock");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_awprot",  " mac_mstmux_awprot");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_awready", " mac_mstmux_awready");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_awsize",  " mac_mstmux_awsize");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_awvalid", " mac_mstmux_awvalid");
//
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_wdata",   " mac_mstmux_wdata");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_wstrb",   " mac_mstmux_wstrb");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_wlast",   " mac_mstmux_wlast");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_wvalid",  " mac_mstmux_wvalid");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_wready",  " mac_mstmux_wready");
//
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_bid",     " mac_mstmux_bid");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_bresp",   " mac_mstmux_bresp");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_bvalid",  " mac_mstmux_bvalid");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_bready",  " mac_mstmux_bready");
//
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_rdata",   " mac_mstmux_rdata");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_rresp",   " mac_mstmux_rresp");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_rlast",   " mac_mstmux_rlast");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_rid",     " mac_mstmux_rid");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_rvalid",  " mac_mstmux_rvalid");
//	&CONNECT("u_l2m4_mstmux.us${mac_mstmux}_rready",  " mac_mstmux_rready");
//
//	&FORCE("wire", " mac_mstmux_araddr[ADDR_MSB:0]");
//	&FORCE("wire", " mac_mstmux_arburst[1:0]");
//	&FORCE("wire", " mac_mstmux_arcache[3:0]");
//	&FORCE("wire", " mac_mstmux_arid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", " mac_mstmux_arlen[7:0]");
//	&FORCE("wire", " mac_mstmux_arlock");
//	&FORCE("wire", " mac_mstmux_arprot[2:0]");
//	&FORCE("wire", " mac_mstmux_arready");
//	&FORCE("wire", " mac_mstmux_arsize[2:0]");
//	&FORCE("wire", " mac_mstmux_arvalid");
//
//	&FORCE("wire", " mac_mstmux_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", " mac_mstmux_awburst[1:0]");
//	&FORCE("wire", " mac_mstmux_awcache[3:0]");
//	&FORCE("wire", " mac_mstmux_awid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", " mac_mstmux_awlen[7:0]");
//	&FORCE("wire", " mac_mstmux_awlock");
//	&FORCE("wire", " mac_mstmux_awprot[2:0]");
//	&FORCE("wire", " mac_mstmux_awready");
//	&FORCE("wire", " mac_mstmux_awsize[2:0]");
//	&FORCE("wire", " mac_mstmux_awvalid");
//
//	&FORCE("wire", " mac_mstmux_wdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", " mac_mstmux_wstrb[(DMAC_WSTRB_WIDTH-1):0]");
//	&FORCE("wire", " mac_mstmux_wlast");
//	&FORCE("wire", " mac_mstmux_wvalid");
//	&FORCE("wire", " mac_mstmux_wready");
//
//	&FORCE("wire", " mac_mstmux_bid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", " mac_mstmux_bresp[1:0]");
//	&FORCE("wire", " mac_mstmux_bvalid");
//	&FORCE("wire", " mac_mstmux_bready");
//
//	&FORCE("wire", " mac_mstmux_rdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", " mac_mstmux_rresp[1:0]");
//	&FORCE("wire", " mac_mstmux_rlast");
//	&FORCE("wire", " mac_mstmux_rid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", " mac_mstmux_rvalid");
//	&FORCE("wire", " mac_mstmux_rready");
//	&ENDIF("AE350_MAC_SUPPORT");
//
//
//	$l2m4_mstmux = $MSTMUX_SLV_L2M4;
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_araddr",  "mstmux_m4_araddr");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_arburst", "mstmux_m4_arburst");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_arcache", "mstmux_m4_arcache");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_arid",    "mstmux_m4_arid");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_arlen",   "mstmux_m4_arlen");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_arlock",  "mstmux_m4_arlock");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_arprot",  "mstmux_m4_arprot");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_arready", "mstmux_m4_arready");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_arsize",  "mstmux_m4_arsize");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_arvalid", "mstmux_m4_arvalid");
//
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_awaddr",  "mstmux_m4_awaddr");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_awburst", "mstmux_m4_awburst");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_awcache", "mstmux_m4_awcache");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_awid",    "mstmux_m4_awid");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_awlen",   "mstmux_m4_awlen");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_awlock",  "mstmux_m4_awlock");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_awprot",  "mstmux_m4_awprot");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_awready", "mstmux_m4_awready");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_awsize",  "mstmux_m4_awsize");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_awvalid", "mstmux_m4_awvalid");
//
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_wdata",   "mstmux_m4_wdata");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_wstrb",   "mstmux_m4_wstrb");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_wlast",   "mstmux_m4_wlast");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_wvalid",  "mstmux_m4_wvalid");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_wready",  "mstmux_m4_wready");
//
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_bid",     "mstmux_m4_bid");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_bresp",   "mstmux_m4_bresp");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_bvalid",  "mstmux_m4_bvalid");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_bready",  "mstmux_m4_bready");
//
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_rdata",   "mstmux_m4_rdata");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_rresp",   "mstmux_m4_rresp");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_rlast",   "mstmux_m4_rlast");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_rid",     "mstmux_m4_rid");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_rvalid",  "mstmux_m4_rvalid");
//	&CONNECT("u_l2m4_mstmux.ds${l2m4_mstmux}_rready",  "mstmux_m4_rready");
//
//	&FORCE("wire", "mstmux_m4_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "mstmux_m4_arburst[1:0]");
//	&FORCE("wire", "mstmux_m4_arcache[3:0]");
//	&FORCE("wire", "mstmux_m4_arid[(CPUCORE_BIU_ID_WIDTH+4)-1:0]");
//	&FORCE("wire", "mstmux_m4_arlen[7:0]");
//	&FORCE("wire", "mstmux_m4_arlock");
//	&FORCE("wire", "mstmux_m4_arprot[2:0]");
//	&FORCE("wire", "mstmux_m4_arready");
//	&FORCE("wire", "mstmux_m4_arsize[2:0]");
//	&FORCE("wire", "mstmux_m4_arvalid");
//
//	&FORCE("wire", "mstmux_m4_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "mstmux_m4_awburst[1:0]");
//	&FORCE("wire", "mstmux_m4_awcache[3:0]");
//	&FORCE("wire", "mstmux_m4_awid[(CPUCORE_BIU_ID_WIDTH+4)-1:0]");
//	&FORCE("wire", "mstmux_m4_awlen[7:0]");
//	&FORCE("wire", "mstmux_m4_awlock");
//	&FORCE("wire", "mstmux_m4_awprot[2:0]");
//	&FORCE("wire", "mstmux_m4_awready");
//	&FORCE("wire", "mstmux_m4_awsize[2:0]");
//	&FORCE("wire", "mstmux_m4_awvalid");
//
//	&FORCE("wire", "mstmux_m4_wdata[CPUCORE_BIU_DATA_MSB:0]");
//	&FORCE("wire", "mstmux_m4_wstrb[CPUCORE_BIU_WSTRB_MSB:0]");
//	&FORCE("wire", "mstmux_m4_wlast");
//	&FORCE("wire", "mstmux_m4_wvalid");
//	&FORCE("wire", "mstmux_m4_wready");
//
//	&FORCE("wire", "mstmux_m4_bid[(CPUCORE_BIU_ID_WIDTH+4)-1:0]");
//	&FORCE("wire", "mstmux_m4_bresp[1:0]");
//	&FORCE("wire", "mstmux_m4_bvalid");
//	&FORCE("wire", "mstmux_m4_bready");
//
//	&FORCE("wire", "mstmux_m4_rdata[CPUCORE_BIU_DATA_MSB:0]");
//	&FORCE("wire", "mstmux_m4_rresp[1:0]");
//	&FORCE("wire", "mstmux_m4_rlast");
//	&FORCE("wire", "mstmux_m4_rid[(CPUCORE_BIU_ID_WIDTH+4)-1:0]");
//	&FORCE("wire", "mstmux_m4_rvalid");
//	&FORCE("wire", "mstmux_m4_rready");
//
// &ENDIF("AE350_L2M4_MSTMUX_SUPPORT");
//
// #--------------------------------------
// #	generate system bus
// #--------------------------------------
// &IFDEF("AE350_AXI_SUPPORT");
//	#------ instance AXI bus and force bus IO to wire ------
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcbmc300/hdl/atcbmc300.v","u_axi_bmc", {
//		ID_WIDTH   => "CPUSUB_BIU_ID_WIDTH",
//		ADDR_WIDTH => "ADDR_WIDTH",
//		DATA_WIDTH => "CPUSUB_BIU_DATA_WIDTH",
//      }
//	);
// &IFDEF("PLATFORM_DEBUG_SUBSYSTEM");
// &IFDEF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &IFDEF("NDS_IO_TRACE_INSTR");
// &IFDEF("PLATFORM_TRACE_TO_SMEM");
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcdbgtrmux300/hdl/atcdbgtrmux300.v","u_dbgtrmux", {
//		ID_WIDTH   => "CPUSUB_BIU_ID_WIDTH",
//		ADDR_WIDTH => "ADDR_WIDTH",
//		DATA_WIDTH => "CPUSUB_BIU_DATA_WIDTH",
//      }
//	);
//	for my $i (2 .. 15) {
//		&CONNECT("u_dbgtrmux.us${i}_arready" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_awready" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_bid" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_bresp" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_bvalid" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_rdata" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_rid" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_rlast" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_rresp" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_rvalid" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_wready" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_araddr" , "{ADDR_WIDTH{1'b0}}");
//		&CONNECT("u_dbgtrmux.us${i}_arburst" , "2'b0");
//		&CONNECT("u_dbgtrmux.us${i}_arcache" , "4'b0");
//		&CONNECT("u_dbgtrmux.us${i}_arid" , "{(CPUSUB_BIU_ID_WIDTH){1'b0}}");
//		&CONNECT("u_dbgtrmux.us${i}_arlen" , "8'b0");
//		&CONNECT("u_dbgtrmux.us${i}_arlock" , "/* NC */");
//		&CONNECT("u_dbgtrmux.us${i}_arprot" , "3'b0");
//		&CONNECT("u_dbgtrmux.us${i}_arsize" , "3'b0");
//		&CONNECT("u_dbgtrmux.us${i}_arvalid" , "1'b0");
//		&CONNECT("u_dbgtrmux.us${i}_awaddr" , "{ADDR_WIDTH{1'b0}}");
//		&CONNECT("u_dbgtrmux.us${i}_awburst" , "2'b0");
//		&CONNECT("u_dbgtrmux.us${i}_awcache" , "4'b0");
//		&CONNECT("u_dbgtrmux.us${i}_awid" , "{CPUSUB_BIU_ID_WIDTH{1'b0}}");
//		&CONNECT("u_dbgtrmux.us${i}_awlen" , "8'b0");
//		&CONNECT("u_dbgtrmux.us${i}_awlock" , "1'b0");
//		&CONNECT("u_dbgtrmux.us${i}_awprot" , "3'b0");
//		&CONNECT("u_dbgtrmux.us${i}_awsize" , "3'b0");
//		&CONNECT("u_dbgtrmux.us${i}_awvalid" , "1'b0");
//		&CONNECT("u_dbgtrmux.us${i}_bready" , "1'b1");
//		&CONNECT("u_dbgtrmux.us${i}_rready" , "1'b1");
//		&CONNECT("u_dbgtrmux.us${i}_wdata" , "{CPUSUB_BIU_DATA_WIDTH{1'b0}}");
//		&CONNECT("u_dbgtrmux.us${i}_wlast" , "1'b0");
//		&CONNECT("u_dbgtrmux.us${i}_wstrb" , "{CPUSUB_BIU_WSTRB_WIDTH{1'b0}}");
//		&CONNECT("u_dbgtrmux.us${i}_wvalid" , "1'b0");
//	}
//	for my $i ( 2 .. 31) {
//		&CONNECT("u_dbgtrmux.ds${i}_araddr" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_arburst" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_arcache" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_arid" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_arlen" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_arlock" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_arprot" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_arsize" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_arvalid" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_awaddr" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_awburst" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_awcache" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_awid" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_awlen" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_awlock" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_awprot" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_awsize" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_awvalid" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_bready" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_rready" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_wdata" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_wlast" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_wstrb" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_wvalid" , "/* NC */");
//		&CONNECT("u_dbgtrmux.ds${i}_arready" , "1'b1");
//		&CONNECT("u_dbgtrmux.ds${i}_awready" , "1'b1");
//		&CONNECT("u_dbgtrmux.ds${i}_bid" , "{(CPUSUB_BIU_ID_WIDTH+4){1'b0}}");
//		&CONNECT("u_dbgtrmux.ds${i}_bresp" , "2'b0");
//		&CONNECT("u_dbgtrmux.ds${i}_bvalid" , "1'b0");
//		&CONNECT("u_dbgtrmux.ds${i}_rdata" , "{(CPUSUB_BIU_DATA_WIDTH){1'b0}}");
//		&CONNECT("u_dbgtrmux.ds${i}_rid" , "{(CPUSUB_BIU_ID_WIDTH+4){1'b0}}");
//		&CONNECT("u_dbgtrmux.ds${i}_rlast" , "1'b0");
//		&CONNECT("u_dbgtrmux.ds${i}_rresp" , "2'b0");
//		&CONNECT("u_dbgtrmux.ds${i}_rvalid" , "1'b0");
//		&CONNECT("u_dbgtrmux.ds${i}_wready" , "1'b1");
//	}
// &ENDIF("PLATFORM_TRACE_TO_SMEM");
// &ENDIF("NDS_IO_TRACE_INSTR");
// &ENDIF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &ENDIF("PLATFORM_DEBUG_SUBSYSTEM");
//
//	for my $i ( 6, 8 .. 15) {
//	&IFDEF("ATCBMC300_MST${i}_SUPPORT");
//		&CONNECT("u_axi_bmc.us${i}_arready" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_awready" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_bid" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_bresp" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_bvalid" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_rdata" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_rid" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_rlast" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_rresp" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_rvalid" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_wready" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_araddr" , "{ADDR_WIDTH{1'b0}}");
//		&CONNECT("u_axi_bmc.us${i}_arburst" , "2'b0");
//		&CONNECT("u_axi_bmc.us${i}_arcache" , "4'b0");
//		&CONNECT("u_axi_bmc.us${i}_arid" , "{(CPUSUB_BIU_ID_WIDTH){1'b0}}");
//		&CONNECT("u_axi_bmc.us${i}_arlen" , "8'b0");
//		&CONNECT("u_axi_bmc.us${i}_arlock" , "/* NC */");
//		&CONNECT("u_axi_bmc.us${i}_arprot" , "3'b0");
//		&CONNECT("u_axi_bmc.us${i}_arsize" , "3'b0");
//		&CONNECT("u_axi_bmc.us${i}_arvalid" , "1'b0");
//		&CONNECT("u_axi_bmc.us${i}_awaddr" , "{ADDR_WIDTH{1'b0}}");
//		&CONNECT("u_axi_bmc.us${i}_awburst" , "2'b0");
//		&CONNECT("u_axi_bmc.us${i}_awcache" , "4'b0");
//		&CONNECT("u_axi_bmc.us${i}_awid" , "{CPUSUB_BIU_ID_WIDTH{1'b0}}");
//		&CONNECT("u_axi_bmc.us${i}_awlen" , "8'b0");
//		&CONNECT("u_axi_bmc.us${i}_awlock" , "1'b0");
//		&CONNECT("u_axi_bmc.us${i}_awprot" , "3'b0");
//		&CONNECT("u_axi_bmc.us${i}_awsize" , "3'b0");
//		&CONNECT("u_axi_bmc.us${i}_awvalid" , "1'b0");
//		&CONNECT("u_axi_bmc.us${i}_bready" , "1'b1");
//		&CONNECT("u_axi_bmc.us${i}_rready" , "1'b1");
//		&CONNECT("u_axi_bmc.us${i}_wdata" , "{CPUSUB_BIU_DATA_WIDTH{1'b0}}");
//		&CONNECT("u_axi_bmc.us${i}_wlast" , "1'b0");
//		&CONNECT("u_axi_bmc.us${i}_wstrb" , "{CPUSUB_BIU_WSTRB_WIDTH{1'b0}}");
//		&CONNECT("u_axi_bmc.us${i}_wvalid" , "1'b0");
//	&ENDIF("ATCBMC300_MST${i}_SUPPORT");
//	}
//	for my $i ( 5 .. 31) {
//	&IFDEF("ATCBMC300_SLV${i}_SUPPORT");
//		&CONNECT("u_axi_bmc.ds${i}_araddr" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_arburst" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_arcache" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_arid" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_arlen" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_arlock" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_arprot" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_arsize" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_arvalid" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_awaddr" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_awburst" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_awcache" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_awid" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_awlen" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_awlock" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_awprot" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_awsize" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_awvalid" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_bready" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_rready" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_wdata" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_wlast" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_wstrb" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_wvalid" , "/* NC */");
//		&CONNECT("u_axi_bmc.ds${i}_arready" , "1'b1");
//		&CONNECT("u_axi_bmc.ds${i}_awready" , "1'b1");
//		&CONNECT("u_axi_bmc.ds${i}_bid" , "{(CPUSUB_BIU_ID_WIDTH+4){1'b0}}");
//		&CONNECT("u_axi_bmc.ds${i}_bresp" , "2'b0");
//		&CONNECT("u_axi_bmc.ds${i}_bvalid" , "1'b0");
//		&CONNECT("u_axi_bmc.ds${i}_rdata" , "{(CPUSUB_BIU_DATA_WIDTH){1'b0}}");
//		&CONNECT("u_axi_bmc.ds${i}_rid" , "{(CPUSUB_BIU_ID_WIDTH+4){1'b0}}");
//		&CONNECT("u_axi_bmc.ds${i}_rlast" , "1'b0");
//		&CONNECT("u_axi_bmc.ds${i}_rresp" , "2'b0");
//		&CONNECT("u_axi_bmc.ds${i}_rvalid" , "1'b0");
//		&CONNECT("u_axi_bmc.ds${i}_wready" , "1'b1");
//	&ENDIF("ATCBMC300_SLV${i}_SUPPORT");
//	}
//
//
//	#------ axi2ahb for ROM and HBMC ------
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcaxi2ahb200/hdl/atcaxi2ahb200.v", "axi2ahb_rom", {
//		ID_WIDTH	=> "CPUSUB_BIU_ID_WIDTH+4",
//		ADDR_WIDTH	=> "ADDR_WIDTH",
//		DATA_WIDTH	=> "32",
//	});
//	&CONNECT("axi2ahb_rom.aclk",	"aclk");
//	&CONNECT("axi2ahb_rom.aresetn",	"aresetn");
//	&CONNECT("axi2ahb_rom.hclk",	"hclk");
//	&CONNECT("axi2ahb_rom.hresetn",	"hresetn");
//	&CONNECT("axi2ahb_rom.haddr",	"sys2rom_haddr");
//	&CONNECT("axi2ahb_rom.hburst",	"sys2rom_hburst");
//	&CONNECT("axi2ahb_rom.hprot",	"sys2rom_hprot");
//	&CONNECT("axi2ahb_rom.hsize",	"sys2rom_hsize");
//	&CONNECT("axi2ahb_rom.htrans",	"sys2rom_htrans");
//	&CONNECT("axi2ahb_rom.hwdata",	"sys2rom_hwdata");
//	&CONNECT("axi2ahb_rom.hwrite",	"sys2rom_hwrite");
//	&CONNECT("axi2ahb_rom.hrdata",	"rom2sys_hrdata");
//	&CONNECT("axi2ahb_rom.hready",	"rom2sys_hready");
//	&CONNECT("axi2ahb_rom.hresp",	"rom2sys_hresp[0]");
//
//	&CONNECT("axi2ahb_rom.araddr",	"x2h_rom_araddr");
//	&CONNECT("axi2ahb_rom.arburst",	"x2h_rom_arburst");
//	&CONNECT("axi2ahb_rom.arcache",	"x2h_rom_arcache");
//	&CONNECT("axi2ahb_rom.arid",	"x2h_rom_arid");
//	&CONNECT("axi2ahb_rom.arlen",	"x2h_rom_arlen");
//	&CONNECT("axi2ahb_rom.arlock",	"x2h_rom_arlock");
//	&CONNECT("axi2ahb_rom.arprot",	"x2h_rom_arprot");
//	&CONNECT("axi2ahb_rom.arsize",	"x2h_rom_arsize");
//	&CONNECT("axi2ahb_rom.arvalid",	"x2h_rom_arvalid");
//	&CONNECT("axi2ahb_rom.awaddr",	"x2h_rom_awaddr");
//	&CONNECT("axi2ahb_rom.awburst",	"x2h_rom_awburst");
//	&CONNECT("axi2ahb_rom.awcache",	"x2h_rom_awcache");
//	&CONNECT("axi2ahb_rom.awid",	"x2h_rom_awid");
//	&CONNECT("axi2ahb_rom.awlen",	"x2h_rom_awlen");
//	&CONNECT("axi2ahb_rom.awlock",	"x2h_rom_awlock");
//	&CONNECT("axi2ahb_rom.awprot",	"x2h_rom_awprot");
//	&CONNECT("axi2ahb_rom.awsize",	"x2h_rom_awsize");
//	&CONNECT("axi2ahb_rom.awvalid",	"x2h_rom_awvalid");
//	&CONNECT("axi2ahb_rom.bready",	"x2h_rom_bready");
//	&CONNECT("axi2ahb_rom.rready",	"x2h_rom_rready");
//	&CONNECT("axi2ahb_rom.wdata",	"x2h_rom_wdata");
//	&CONNECT("axi2ahb_rom.wlast",	"x2h_rom_wlast");
//	&CONNECT("axi2ahb_rom.wstrb",	"x2h_rom_wstrb");
//	&CONNECT("axi2ahb_rom.wvalid",	"x2h_rom_wvalid");
//	&CONNECT("axi2ahb_rom.arready",	"x2h_rom_arready");
//	&CONNECT("axi2ahb_rom.awready",	"x2h_rom_awready");
//	&CONNECT("axi2ahb_rom.bid",	"x2h_rom_bid");
//	&CONNECT("axi2ahb_rom.bresp",	"x2h_rom_bresp");
//	&CONNECT("axi2ahb_rom.bvalid",	"x2h_rom_bvalid");
//	&CONNECT("axi2ahb_rom.rdata",	"x2h_rom_rdata");
//	&CONNECT("axi2ahb_rom.rid",	"x2h_rom_rid");
//	&CONNECT("axi2ahb_rom.rlast",	"x2h_rom_rlast");
//	&CONNECT("axi2ahb_rom.rresp",	"x2h_rom_rresp");
//	&CONNECT("axi2ahb_rom.rvalid",	"x2h_rom_rvalid");
//	&CONNECT("axi2ahb_rom.wready",	"x2h_rom_wready");
//	&FORCE("wire", "x2h_rom_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "x2h_rom_arburst[1:0]");
//	&FORCE("wire", "x2h_rom_arcache[3:0]");
//	&FORCE("wire", "x2h_rom_arid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire", "x2h_rom_arlen[7:0]");
//	&FORCE("wire", "x2h_rom_arlock");
//	&FORCE("wire", "x2h_rom_arprot[2:0]");
//	&FORCE("wire", "x2h_rom_arsize[2:0]");
//	&FORCE("wire", "x2h_rom_arvalid");
//	&FORCE("wire", "x2h_rom_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "x2h_rom_awburst[1:0]");
//	&FORCE("wire", "x2h_rom_awcache[3:0]");
//	&FORCE("wire", "x2h_rom_awid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire", "x2h_rom_awlen[7:0]");
//	&FORCE("wire", "x2h_rom_awlock");
//	&FORCE("wire", "x2h_rom_awprot[2:0]");
//	&FORCE("wire", "x2h_rom_awsize[2:0]");
//	&FORCE("wire", "x2h_rom_awvalid");
//	&FORCE("wire", "x2h_rom_bready");
//	&FORCE("wire", "x2h_rom_rready");
//	&FORCE("wire", "x2h_rom_wdata[31:0]");
//	&FORCE("wire", "x2h_rom_wlast");
//	&FORCE("wire", "x2h_rom_wstrb[3:0]");
//	&FORCE("wire", "x2h_rom_wvalid");
//	&FORCE("wire", "x2h_rom_arready");
//	&FORCE("wire", "x2h_rom_awready");
//	&FORCE("wire", "x2h_rom_bid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire", "x2h_rom_bresp[1:0]");
//	&FORCE("wire", "x2h_rom_bvalid");
//	&FORCE("wire", "x2h_rom_rdata[31:0]");
//	&FORCE("wire", "x2h_rom_rid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire", "x2h_rom_rlast");
//	&FORCE("wire", "x2h_rom_rresp[1:0]");
//	&FORCE("wire", "x2h_rom_rvalid");
//	&FORCE("wire", "x2h_rom_wready");
//
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcaxi2ahb200/hdl/atcaxi2ahb200.v", "axi2ahb_hbmc", {
//
//		ID_WIDTH	=> "CPUSUB_BIU_ID_WIDTH+4",
//		ADDR_WIDTH	=> "ADDR_WIDTH",
//		DATA_WIDTH	=> "32",
//	});
//	&CONNECT("axi2ahb_hbmc.aclk",	"aclk");
//	&CONNECT("axi2ahb_hbmc.aresetn",	"aresetn");
//	&CONNECT("axi2ahb_hbmc.hclk",	"hclk");
//	&CONNECT("axi2ahb_hbmc.hresetn",	"hresetn");
//	&CONNECT("axi2ahb_hbmc.haddr",	"sys2hbmc_haddr");
//	&CONNECT("axi2ahb_hbmc.hburst",	"sys2hbmc_hburst");
//	&CONNECT("axi2ahb_hbmc.hprot",	"sys2hbmc_hprot");
//	&CONNECT("axi2ahb_hbmc.hsize",	"sys2hbmc_hsize");
//	&CONNECT("axi2ahb_hbmc.htrans",	"sys2hbmc_htrans");
//	&CONNECT("axi2ahb_hbmc.hwdata",	"sys2hbmc_hwdata");
//	&CONNECT("axi2ahb_hbmc.hwrite",	"sys2hbmc_hwrite");
//	&CONNECT("axi2ahb_hbmc.hrdata",	"hbmc2sys_hrdata");
//	&CONNECT("axi2ahb_hbmc.hready",	"hbmc2sys_hready");
//	&CONNECT("axi2ahb_hbmc.hresp",	"hbmc2sys_hresp[0]");
//
//	&CONNECT("axi2ahb_hbmc.araddr",	"x2h_hbmc_araddr");
//	&CONNECT("axi2ahb_hbmc.arburst",	"x2h_hbmc_arburst");
//	&CONNECT("axi2ahb_hbmc.arcache",	"x2h_hbmc_arcache");
//	&CONNECT("axi2ahb_hbmc.arid",	"x2h_hbmc_arid");
//	&CONNECT("axi2ahb_hbmc.arlen",	"x2h_hbmc_arlen");
//	&CONNECT("axi2ahb_hbmc.arlock",	"x2h_hbmc_arlock");
//	&CONNECT("axi2ahb_hbmc.arprot",	"x2h_hbmc_arprot");
//	&CONNECT("axi2ahb_hbmc.arsize",	"x2h_hbmc_arsize");
//	&CONNECT("axi2ahb_hbmc.arvalid",	"x2h_hbmc_arvalid");
//	&CONNECT("axi2ahb_hbmc.awaddr",	"x2h_hbmc_awaddr");
//	&CONNECT("axi2ahb_hbmc.awburst",	"x2h_hbmc_awburst");
//	&CONNECT("axi2ahb_hbmc.awcache",	"x2h_hbmc_awcache");
//	&CONNECT("axi2ahb_hbmc.awid",	"x2h_hbmc_awid");
//	&CONNECT("axi2ahb_hbmc.awlen",	"x2h_hbmc_awlen");
//	&CONNECT("axi2ahb_hbmc.awlock",	"x2h_hbmc_awlock");
//	&CONNECT("axi2ahb_hbmc.awprot",	"x2h_hbmc_awprot");
//	&CONNECT("axi2ahb_hbmc.awsize",	"x2h_hbmc_awsize");
//	&CONNECT("axi2ahb_hbmc.awvalid",	"x2h_hbmc_awvalid");
//	&CONNECT("axi2ahb_hbmc.bready",	"x2h_hbmc_bready");
//	&CONNECT("axi2ahb_hbmc.rready",	"x2h_hbmc_rready");
//	&CONNECT("axi2ahb_hbmc.wdata",	"x2h_hbmc_wdata");
//	&CONNECT("axi2ahb_hbmc.wlast",	"x2h_hbmc_wlast");
//	&CONNECT("axi2ahb_hbmc.wstrb",	"x2h_hbmc_wstrb");
//	&CONNECT("axi2ahb_hbmc.wvalid",	"x2h_hbmc_wvalid");
//	&CONNECT("axi2ahb_hbmc.arready",	"x2h_hbmc_arready");
//	&CONNECT("axi2ahb_hbmc.awready",	"x2h_hbmc_awready");
//	&CONNECT("axi2ahb_hbmc.bid",	"x2h_hbmc_bid");
//	&CONNECT("axi2ahb_hbmc.bresp",	"x2h_hbmc_bresp");
//	&CONNECT("axi2ahb_hbmc.bvalid",	"x2h_hbmc_bvalid");
//	&CONNECT("axi2ahb_hbmc.rdata",	"x2h_hbmc_rdata");
//	&CONNECT("axi2ahb_hbmc.rid",	"x2h_hbmc_rid");
//	&CONNECT("axi2ahb_hbmc.rlast",	"x2h_hbmc_rlast");
//	&CONNECT("axi2ahb_hbmc.rresp",	"x2h_hbmc_rresp");
//	&CONNECT("axi2ahb_hbmc.rvalid",	"x2h_hbmc_rvalid");
//	&CONNECT("axi2ahb_hbmc.wready",	"x2h_hbmc_wready");
//	&FORCE("wire", "x2h_hbmc_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "x2h_hbmc_arburst[1:0]");
//	&FORCE("wire", "x2h_hbmc_arcache[3:0]");
//	&FORCE("wire", "x2h_hbmc_arid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire", "x2h_hbmc_arlen[7:0]");
//	&FORCE("wire", "x2h_hbmc_arlock");
//	&FORCE("wire", "x2h_hbmc_arprot[2:0]");
//	&FORCE("wire", "x2h_hbmc_arsize[2:0]");
//	&FORCE("wire", "x2h_hbmc_arvalid");
//	&FORCE("wire", "x2h_hbmc_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "x2h_hbmc_awburst[1:0]");
//	&FORCE("wire", "x2h_hbmc_awcache[3:0]");
//	&FORCE("wire", "x2h_hbmc_awid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire", "x2h_hbmc_awlen[7:0]");
//	&FORCE("wire", "x2h_hbmc_awlock");
//	&FORCE("wire", "x2h_hbmc_awprot[2:0]");
//	&FORCE("wire", "x2h_hbmc_awsize[2:0]");
//	&FORCE("wire", "x2h_hbmc_awvalid");
//	&FORCE("wire", "x2h_hbmc_bready");
//	&FORCE("wire", "x2h_hbmc_rready");
//	&FORCE("wire", "x2h_hbmc_wdata[31:0]");
//	&FORCE("wire", "x2h_hbmc_wlast");
//	&FORCE("wire", "x2h_hbmc_wstrb[3:0]");
//	&FORCE("wire", "x2h_hbmc_wvalid");
//	&FORCE("wire", "x2h_hbmc_arready");
//	&FORCE("wire", "x2h_hbmc_awready");
//	&FORCE("wire", "x2h_hbmc_bid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire", "x2h_hbmc_bresp[1:0]");
//	&FORCE("wire", "x2h_hbmc_bvalid");
//	&FORCE("wire", "x2h_hbmc_rdata[31:0]");
//	&FORCE("wire", "x2h_hbmc_rid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire", "x2h_hbmc_rlast");
//	&FORCE("wire", "x2h_hbmc_rresp[1:0]");
//	&FORCE("wire", "x2h_hbmc_rvalid");
//	&FORCE("wire", "x2h_hbmc_wready");
//
//	:`ifdef AE350_AXI_SUPPORT
//	:	assign sys2hbmc_hready = hbmc2sys_hready;
//	: `endif // AE350_AXI_SUPPORT
//
//	#------ ahb2axi for MAC to axi bus ------
//	&IFDEF("AE350_MAC_SUPPORT");
//	# For SP, MAC is connected through bridges to BMC so the data width is that of the CPU core.
//	# For MP, MAC is connected through bridges to M4 so still use the data width of the CPU core.
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcahb2axi200/hdl/atcahb2axi200.v","ahb2axi_mac",{
//		ADDR_WIDTH => "ADDR_WIDTH",
//		DATA_WIDTH => "CPUCORE_BIU_DATA_WIDTH",
//	});
//	&CONNECT("ahb2axi_mac.hsel",	"1'b1");
//	&CONNECT("ahb2axi_mac.hrdata",	"mac_sys_hrdata");
//	&CONNECT("ahb2axi_mac.hready",	"mac_sys_hreadyout");
//	&CONNECT("ahb2axi_mac.hresp",	"mac_sys_hresp[0]");
//	&CONNECT("ahb2axi_mac.haddr",	"mac_sys_haddr[ADDR_MSB:0]");
//	&CONNECT("ahb2axi_mac.hburst",	"mac_sys_hburst");
//	&CONNECT("ahb2axi_mac.hprot",	"mac_sys_hprot");
//	&CONNECT("ahb2axi_mac.hsize",	"mac_sys_hsize");
//	&CONNECT("ahb2axi_mac.htrans",	"mac_sys_htrans");
//	&CONNECT("ahb2axi_mac.hwdata",	"mac_sys_hwdata");
//	&CONNECT("ahb2axi_mac.hwrite",	"mac_sys_hwrite");
//	&CONNECT("ahb2axi_mac.hreadyout",	"mac_sys_hreadyout");
//
//	&CONNECT("ahb2axi_mac.bvalid",	"mac_sys_bvalid");
//	&CONNECT("ahb2axi_mac.bready",	"mac_sys_bready");
//	&CONNECT("ahb2axi_mac.rdata",	"mac_sys_rdata");
//	&CONNECT("ahb2axi_mac.rlast",	"mac_sys_rlast");
//	&CONNECT("ahb2axi_mac.rresp",	"mac_sys_rresp");
//	&CONNECT("ahb2axi_mac.rvalid",	"mac_sys_rvalid");
//	&CONNECT("ahb2axi_mac.rready",	"mac_sys_rready");
//	&CONNECT("ahb2axi_mac.araddr",	"mac_sys_araddr");
//	&CONNECT("ahb2axi_mac.arburst",	"mac_sys_arburst");
//	&CONNECT("ahb2axi_mac.arlen",	"mac_sys_arlen");
//	&CONNECT("ahb2axi_mac.arsize",	"mac_sys_arsize");
//	&CONNECT("ahb2axi_mac.arcache",	"mac_sys_arcache");
//	&CONNECT("ahb2axi_mac.arlock",	"mac_sys_arlock");
//	&CONNECT("ahb2axi_mac.arprot",	"mac_sys_arprot");
//	&CONNECT("ahb2axi_mac.arvalid",	"mac_sys_arvalid");
//	&CONNECT("ahb2axi_mac.arready",	"mac_sys_arready");
//	&CONNECT("ahb2axi_mac.awaddr",	"mac_sys_awaddr");
//	&CONNECT("ahb2axi_mac.awburst",	"mac_sys_awburst");
//	&CONNECT("ahb2axi_mac.awlen",	"mac_sys_awlen");
//	&CONNECT("ahb2axi_mac.awsize",	"mac_sys_awsize");
//	&CONNECT("ahb2axi_mac.awcache",	"mac_sys_awcache");
//	&CONNECT("ahb2axi_mac.awlock",	"mac_sys_awlock");
//	&CONNECT("ahb2axi_mac.awprot",	"mac_sys_awprot");
//	&CONNECT("ahb2axi_mac.awvalid",	"mac_sys_awvalid");
//	&CONNECT("ahb2axi_mac.awready",	"mac_sys_awready");
//	&CONNECT("ahb2axi_mac.wdata",	"mac_sys_wdata");
//	&CONNECT("ahb2axi_mac.wlast",	"mac_sys_wlast");
//	&CONNECT("ahb2axi_mac.wstrb",	"mac_sys_wstrb");
//	&CONNECT("ahb2axi_mac.wvalid",	"mac_sys_wvalid");
//	&CONNECT("ahb2axi_mac.wready",	"mac_sys_wready");
//	&CONNECT("ahb2axi_mac.bresp",	"mac_sys_bresp");
//	&FORCE("wire", "mac_sys_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "mac_sys_arburst[1:0]");
//	&FORCE("wire", "mac_sys_arcache[3:0]");
//	&FORCE("wire", "mac_sys_arid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_arlen[7:0]");
//	&FORCE("wire", "mac_sys_arlock");
//	&FORCE("wire", "mac_sys_arprot[2:0]");
//	&FORCE("wire", "mac_sys_arsize[2:0]");
//	&FORCE("wire", "mac_sys_arvalid");
//	&FORCE("wire", "mac_sys_arready");
//	&FORCE("wire", "mac_sys_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "mac_sys_awburst[1:0]");
//	&FORCE("wire", "mac_sys_awcache[3:0]");
//	&FORCE("wire", "mac_sys_awid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_awlen[7:0]");
//	&FORCE("wire", "mac_sys_awlock");
//	&FORCE("wire", "mac_sys_awprot[2:0]");
//	&FORCE("wire", "mac_sys_awsize[2:0]");
//	&FORCE("wire", "mac_sys_awvalid");
//	&FORCE("wire", "mac_sys_awready");
//	&FORCE("wire", "mac_sys_wdata[31:0]");
//	&FORCE("wire", "mac_sys_wlast");
//	&FORCE("wire", "mac_sys_wstrb[3:0]");
//	&FORCE("wire", "mac_sys_wvalid");
//	&FORCE("wire", "mac_sys_wready");
//	&FORCE("wire", "mac_sys_bready");
//	&FORCE("wire", "mac_sys_bid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_bresp[1:0]");
//	&FORCE("wire", "mac_sys_bvalid");
//	&FORCE("wire", "mac_sys_rdata[31:0]");
//	&FORCE("wire", "mac_sys_rid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_rlast");
//	&FORCE("wire", "mac_sys_rresp[1:0]");
//	&FORCE("wire", "mac_sys_rvalid");
//	&FORCE("wire", "mac_sys_rready");
//
//	&FORCE("wire", "mac_sys_arlen_4bit[3:0]");
//	&FORCE("wire", "mac_sys_awlen_4bit[3:0]");
//:
//:`ifdef AE350_AXI_SUPPORT
//:	`ifdef AE350_MAC_SUPPORT
//:		assign mac_sys_hresp[1] = 1'b0;
//:             assign mac_sys_awid = {DMAC_ID_WIDTH{1'b0}};
//:             assign mac_sys_arid = {DMAC_ID_WIDTH{1'b0}}; 
//:		generate 
//:		if (SYSTEM_BUS_TYPE == "axi") begin: gen_mac_awlen_arlen_8bit_to_4bit
//:		    assign mac_sys_awlen_4bit = mac_sys_awlen[3:0];
//:		    assign mac_sys_arlen_4bit = mac_sys_arlen[3:0];
//:		end
//:		endgenerate
//:	`endif // AE350_MAC_SUPPORT
//:`endif // AE350_AXI_SUPPORT
//	&ENDIF("AE350_MAC_SUPPORT");
//
//	#------ ahb2axi for LCDC to axi bus ------
//	&IFDEF("AE350_LCDC_SUPPORT");
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcahb2axi200/hdl/atcahb2axi200.v","ahb2axi_lcdc",{
//		ADDR_WIDTH => "ADDR_WIDTH",
//		DATA_WIDTH => "CPUSUB_BIU_DATA_WIDTH",
//	});
//	&CONNECT("ahb2axi_lcdc.hsel",	"1'b1");
//	&CONNECT("ahb2axi_lcdc.hrdata",	"lcdc_sys_hrdata");
//	&CONNECT("ahb2axi_lcdc.hready",	"lcdc_sys_hreadyout");
//	&CONNECT("ahb2axi_lcdc.hresp",	"lcdc_sys_hresp[0]");
//	&CONNECT("ahb2axi_lcdc.haddr",	"lcdc_sys_haddr[ADDR_MSB:0]");
//	&CONNECT("ahb2axi_lcdc.hburst",	"lcdc_sys_hburst");
//	&CONNECT("ahb2axi_lcdc.hprot",	"lcdc_sys_hprot");
//	&CONNECT("ahb2axi_lcdc.hsize",	"lcdc_sys_hsize");
//	&CONNECT("ahb2axi_lcdc.htrans",	"lcdc_sys_htrans");
//	&CONNECT("ahb2axi_lcdc.hwdata",	"lcdc_sys_hwdata");
//	&CONNECT("ahb2axi_lcdc.hwrite",	"lcdc_sys_hwrite");
//	&CONNECT("ahb2axi_lcdc.hreadyout","lcdc_sys_hreadyout");
//
//	&CONNECT("ahb2axi_lcdc.bvalid",	"lcdc_sys_bvalid");
//	&CONNECT("ahb2axi_lcdc.bready",	"lcdc_sys_bready");
//	&CONNECT("ahb2axi_lcdc.rdata",	"lcdc_sys_rdata");
//	&CONNECT("ahb2axi_lcdc.rlast",	"lcdc_sys_rlast");
//	&CONNECT("ahb2axi_lcdc.rresp",	"lcdc_sys_rresp");
//	&CONNECT("ahb2axi_lcdc.rvalid",	"lcdc_sys_rvalid");
//	&CONNECT("ahb2axi_lcdc.rready",	"lcdc_sys_rready");
//	&CONNECT("ahb2axi_lcdc.araddr",	"lcdc_sys_araddr");
//	&CONNECT("ahb2axi_lcdc.arburst","lcdc_sys_arburst");
//	&CONNECT("ahb2axi_lcdc.arlen",	"lcdc_sys_arlen");
//	&CONNECT("ahb2axi_lcdc.arsize",	"lcdc_sys_arsize");
//	&CONNECT("ahb2axi_lcdc.arcache","lcdc_sys_arcache");
//	&CONNECT("ahb2axi_lcdc.arlock",	"lcdc_sys_arlock");
//	&CONNECT("ahb2axi_lcdc.arprot",	"lcdc_sys_arprot");
//	&CONNECT("ahb2axi_lcdc.arvalid","lcdc_sys_arvalid");
//	&CONNECT("ahb2axi_lcdc.arready","lcdc_sys_arready");
//	&CONNECT("ahb2axi_lcdc.awaddr",	"lcdc_sys_awaddr");
//	&CONNECT("ahb2axi_lcdc.awburst","lcdc_sys_awburst");
//	&CONNECT("ahb2axi_lcdc.awlen",	"lcdc_sys_awlen");
//	&CONNECT("ahb2axi_lcdc.awsize",	"lcdc_sys_awsize");
//	&CONNECT("ahb2axi_lcdc.awcache","lcdc_sys_awcache");
//	&CONNECT("ahb2axi_lcdc.awlock",	"lcdc_sys_awlock");
//	&CONNECT("ahb2axi_lcdc.awprot",	"lcdc_sys_awprot");
//	&CONNECT("ahb2axi_lcdc.awvalid","lcdc_sys_awvalid");
//	&CONNECT("ahb2axi_lcdc.awready","lcdc_sys_awready");
//	&CONNECT("ahb2axi_lcdc.wdata",	"lcdc_sys_wdata");
//	&CONNECT("ahb2axi_lcdc.wlast",	"lcdc_sys_wlast");
//	&CONNECT("ahb2axi_lcdc.wstrb",	"lcdc_sys_wstrb");
//	&CONNECT("ahb2axi_lcdc.wvalid",	"lcdc_sys_wvalid");
//	&CONNECT("ahb2axi_lcdc.wready",	"lcdc_sys_wready");
//	&CONNECT("ahb2axi_lcdc.bresp",	"lcdc_sys_bresp");
//	&FORCE("wire", "lcdc_sys_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "lcdc_sys_arburst[1:0]");
//	&FORCE("wire", "lcdc_sys_arcache[3:0]");
//	&FORCE("wire", "lcdc_sys_arid[CPUSUB_BIU_ID_MSB:0]");
//	&FORCE("wire", "lcdc_sys_arlen[7:0]");
//	&FORCE("wire", "lcdc_sys_arlock");
//	&FORCE("wire", "lcdc_sys_arprot[2:0]");
//	&FORCE("wire", "lcdc_sys_arsize[2:0]");
//	&FORCE("wire", "lcdc_sys_arvalid");
//	&FORCE("wire", "lcdc_sys_arready");
//	&FORCE("wire", "lcdc_sys_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "lcdc_sys_awburst[1:0]");
//	&FORCE("wire", "lcdc_sys_awcache[3:0]");
//	&FORCE("wire", "lcdc_sys_awid[CPUSUB_BIU_ID_MSB:0]");
//	&FORCE("wire", "lcdc_sys_awlen[7:0]");
//	&FORCE("wire", "lcdc_sys_awlock");
//	&FORCE("wire", "lcdc_sys_awprot[2:0]");
//	&FORCE("wire", "lcdc_sys_awsize[2:0]");
//	&FORCE("wire", "lcdc_sys_awvalid");
//	&FORCE("wire", "lcdc_sys_awready");
//	&FORCE("wire", "lcdc_sys_wdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire", "lcdc_sys_wlast");
//	&FORCE("wire", "lcdc_sys_wstrb[3:0]");
//	&FORCE("wire", "lcdc_sys_wvalid");
//	&FORCE("wire", "lcdc_sys_wready");
//	&FORCE("wire", "lcdc_sys_bready");
//	&FORCE("wire", "lcdc_sys_bid[CPUSUB_BIU_ID_MSB:0]");
//	&FORCE("wire", "lcdc_sys_bresp[1:0]");
//	&FORCE("wire", "lcdc_sys_bvalid");
//	&FORCE("wire", "lcdc_sys_rdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire", "lcdc_sys_rid[CPUSUB_BIU_ID_MSB:0]");
//	&FORCE("wire", "lcdc_sys_rlast");
//	&FORCE("wire", "lcdc_sys_rresp[1:0]");
//	&FORCE("wire", "lcdc_sys_rvalid");
//	&FORCE("wire", "lcdc_sys_rready");
//
//	&FORCE("wire", "lcdc_sys_arlen_4bit[3:0]");
//	&FORCE("wire", "lcdc_sys_awlen_4bit[3:0]");
//:
//:`ifdef AE350_AXI_SUPPORT
//:	`ifdef AE350_LCDC_SUPPORT 
//:		assign lcdc_sys_hresp[1] = 1'b0;
//:             assign lcdc_sys_awid = {(CPUSUB_BIU_ID_WIDTH){1'b0}};
//:             assign lcdc_sys_arid = {(CPUSUB_BIU_ID_WIDTH){1'b0}}; 
//:		generate 
//:		if (SYSTEM_BUS_TYPE == "axi") begin: gen_lcdc_awlen_arlen_8bit_to_4bit
//:		    assign lcdc_sys_awlen_4bit = lcdc_sys_awlen[3:0];
//:		    assign lcdc_sys_arlen_4bit = lcdc_sys_arlen[3:0];
//:		end
//:		endgenerate
//:	`endif // AE350_LCDC_SUPPORT
//:`endif // AE350_AXI_SUPPORT
//	&ENDIF("AE350_LCDC_SUPPORT");
//
//	#------ IO connect with AXI bus ------
//	&CONNECT("u_axi_bmc.aclk",	"aclk");
//	&CONNECT("u_axi_bmc.aresetn",	"aresetn");
//
// &IFDEF("NDS_IO_BIU_X2");
//	$cpu = $BUS_MST_CPU_X2_I;
//	&CONNECT("u_axi_bmc.us${cpu}_araddr",  "cpu_i_araddr");
//	&CONNECT("u_axi_bmc.us${cpu}_arburst", "cpu_i_arburst");
//	&CONNECT("u_axi_bmc.us${cpu}_arcache", "cpu_i_arcache");
//	&CONNECT("u_axi_bmc.us${cpu}_arid",    "cpu_i_arid");
//	&CONNECT("u_axi_bmc.us${cpu}_arlen",   "cpu_i_arlen");
//	&CONNECT("u_axi_bmc.us${cpu}_arlock",  "cpu_i_arlock");
//	&CONNECT("u_axi_bmc.us${cpu}_arprot",  "cpu_i_arprot");
//	&CONNECT("u_axi_bmc.us${cpu}_arready", "cpu_i_arready");
//	&CONNECT("u_axi_bmc.us${cpu}_arsize",  "cpu_i_arsize");
//	&CONNECT("u_axi_bmc.us${cpu}_arvalid", "cpu_i_arvalid");
//
//	&CONNECT("u_axi_bmc.us${cpu}_awaddr",  "cpu_i_awaddr");
//	&CONNECT("u_axi_bmc.us${cpu}_awburst", "cpu_i_awburst");
//	&CONNECT("u_axi_bmc.us${cpu}_awcache", "cpu_i_awcache");
//	&CONNECT("u_axi_bmc.us${cpu}_awid",    "cpu_i_awid");
//	&CONNECT("u_axi_bmc.us${cpu}_awlen",   "cpu_i_awlen");
//	&CONNECT("u_axi_bmc.us${cpu}_awlock",  "cpu_i_awlock");
//	&CONNECT("u_axi_bmc.us${cpu}_awprot",  "cpu_i_awprot");
//	&CONNECT("u_axi_bmc.us${cpu}_awready", "cpu_i_awready");
//	&CONNECT("u_axi_bmc.us${cpu}_awsize",  "cpu_i_awsize");
//	&CONNECT("u_axi_bmc.us${cpu}_awvalid", "cpu_i_awvalid");
//
//	&CONNECT("u_axi_bmc.us${cpu}_wdata",   "cpu_i_wdata");
//	&CONNECT("u_axi_bmc.us${cpu}_wstrb",   "cpu_i_wstrb");
//	&CONNECT("u_axi_bmc.us${cpu}_wlast",   "cpu_i_wlast");
//	&CONNECT("u_axi_bmc.us${cpu}_wvalid",  "cpu_i_wvalid");
//	&CONNECT("u_axi_bmc.us${cpu}_wready",  "cpu_i_wready");
//
//	&CONNECT("u_axi_bmc.us${cpu}_bid",     "cpu_i_bid");
//	&CONNECT("u_axi_bmc.us${cpu}_bresp",   "cpu_i_bresp");
//	&CONNECT("u_axi_bmc.us${cpu}_bvalid",  "cpu_i_bvalid");
//	&CONNECT("u_axi_bmc.us${cpu}_bready",  "cpu_i_bready");
//
//	&CONNECT("u_axi_bmc.us${cpu}_rdata",   "cpu_i_rdata");
//	&CONNECT("u_axi_bmc.us${cpu}_rresp",   "cpu_i_rresp");
//	&CONNECT("u_axi_bmc.us${cpu}_rlast",   "cpu_i_rlast");
//	&CONNECT("u_axi_bmc.us${cpu}_rid",     "cpu_i_rid");
//	&CONNECT("u_axi_bmc.us${cpu}_rvalid",  "cpu_i_rvalid");
//	&CONNECT("u_axi_bmc.us${cpu}_rready",  "cpu_i_rready");

//	$cpu = $BUS_MST_CPU_X2_D;
//	&CONNECT("u_axi_bmc.us${cpu}_araddr",  "cpu_d_araddr");
//	&CONNECT("u_axi_bmc.us${cpu}_arburst", "cpu_d_arburst");
//	&CONNECT("u_axi_bmc.us${cpu}_arcache", "cpu_d_arcache");
//	&CONNECT("u_axi_bmc.us${cpu}_arid",    "cpu_d_arid");
//	&CONNECT("u_axi_bmc.us${cpu}_arlen",   "cpu_d_arlen");
//	&CONNECT("u_axi_bmc.us${cpu}_arlock",  "cpu_d_arlock");
//	&CONNECT("u_axi_bmc.us${cpu}_arprot",  "cpu_d_arprot");
//	&CONNECT("u_axi_bmc.us${cpu}_arready", "cpu_d_arready");
//	&CONNECT("u_axi_bmc.us${cpu}_arsize",  "cpu_d_arsize");
//	&CONNECT("u_axi_bmc.us${cpu}_arvalid", "cpu_d_arvalid");
//
//	&CONNECT("u_axi_bmc.us${cpu}_awaddr",  "cpu_d_awaddr");
//	&CONNECT("u_axi_bmc.us${cpu}_awburst", "cpu_d_awburst");
//	&CONNECT("u_axi_bmc.us${cpu}_awcache", "cpu_d_awcache");
//	&CONNECT("u_axi_bmc.us${cpu}_awid",    "cpu_d_awid");
//	&CONNECT("u_axi_bmc.us${cpu}_awlen",   "cpu_d_awlen");
//	&CONNECT("u_axi_bmc.us${cpu}_awlock",  "cpu_d_awlock");
//	&CONNECT("u_axi_bmc.us${cpu}_awprot",  "cpu_d_awprot");
//	&CONNECT("u_axi_bmc.us${cpu}_awready", "cpu_d_awready");
//	&CONNECT("u_axi_bmc.us${cpu}_awsize",  "cpu_d_awsize");
//	&CONNECT("u_axi_bmc.us${cpu}_awvalid", "cpu_d_awvalid");
//
//	&CONNECT("u_axi_bmc.us${cpu}_wdata",   "cpu_d_wdata");
//	&CONNECT("u_axi_bmc.us${cpu}_wstrb",   "cpu_d_wstrb");
//	&CONNECT("u_axi_bmc.us${cpu}_wlast",   "cpu_d_wlast");
//	&CONNECT("u_axi_bmc.us${cpu}_wvalid",  "cpu_d_wvalid");
//	&CONNECT("u_axi_bmc.us${cpu}_wready",  "cpu_d_wready");
//
//	&CONNECT("u_axi_bmc.us${cpu}_bid",     "cpu_d_bid");
//	&CONNECT("u_axi_bmc.us${cpu}_bresp",   "cpu_d_bresp");
//	&CONNECT("u_axi_bmc.us${cpu}_bvalid",  "cpu_d_bvalid");
//	&CONNECT("u_axi_bmc.us${cpu}_bready",  "cpu_d_bready");
//
//	&CONNECT("u_axi_bmc.us${cpu}_rdata",   "cpu_d_rdata");
//	&CONNECT("u_axi_bmc.us${cpu}_rresp",   "cpu_d_rresp");
//	&CONNECT("u_axi_bmc.us${cpu}_rlast",   "cpu_d_rlast");
//	&CONNECT("u_axi_bmc.us${cpu}_rid",     "cpu_d_rid");
//	&CONNECT("u_axi_bmc.us${cpu}_rvalid",  "cpu_d_rvalid");
//	&CONNECT("u_axi_bmc.us${cpu}_rready",  "cpu_d_rready");
// &ELSE("NDS_IO_BIU_X2");
//	$cpu = $BUS_MST_CPU;
//	&CONNECT("u_axi_bmc.us${cpu}_araddr",  "cpu_araddr");
//	&CONNECT("u_axi_bmc.us${cpu}_arburst", "cpu_arburst");
//	&CONNECT("u_axi_bmc.us${cpu}_arcache", "cpu_arcache");
//	&CONNECT("u_axi_bmc.us${cpu}_arid",    "cpu_arid");
//	&CONNECT("u_axi_bmc.us${cpu}_arlen",   "cpu_arlen");
//	&CONNECT("u_axi_bmc.us${cpu}_arlock",  "cpu_arlock");
//	&CONNECT("u_axi_bmc.us${cpu}_arprot",  "cpu_arprot");
//	&CONNECT("u_axi_bmc.us${cpu}_arready", "cpu_arready");
//	&CONNECT("u_axi_bmc.us${cpu}_arsize",  "cpu_arsize");
//	&CONNECT("u_axi_bmc.us${cpu}_arvalid", "cpu_arvalid");
//
//	&CONNECT("u_axi_bmc.us${cpu}_awaddr",  "cpu_awaddr");
//	&CONNECT("u_axi_bmc.us${cpu}_awburst", "cpu_awburst");
//	&CONNECT("u_axi_bmc.us${cpu}_awcache", "cpu_awcache");
//	&CONNECT("u_axi_bmc.us${cpu}_awid",    "cpu_awid");
//	&CONNECT("u_axi_bmc.us${cpu}_awlen",   "cpu_awlen");
//	&CONNECT("u_axi_bmc.us${cpu}_awlock",  "cpu_awlock");
//	&CONNECT("u_axi_bmc.us${cpu}_awprot",  "cpu_awprot");
//	&CONNECT("u_axi_bmc.us${cpu}_awready", "cpu_awready");
//	&CONNECT("u_axi_bmc.us${cpu}_awsize",  "cpu_awsize");
//	&CONNECT("u_axi_bmc.us${cpu}_awvalid", "cpu_awvalid");
//
//	&CONNECT("u_axi_bmc.us${cpu}_wdata",   "cpu_wdata");
//	&CONNECT("u_axi_bmc.us${cpu}_wstrb",   "cpu_wstrb");
//	&CONNECT("u_axi_bmc.us${cpu}_wlast",   "cpu_wlast");
//	&CONNECT("u_axi_bmc.us${cpu}_wvalid",  "cpu_wvalid");
//	&CONNECT("u_axi_bmc.us${cpu}_wready",  "cpu_wready");
//
//	&CONNECT("u_axi_bmc.us${cpu}_bid",     "cpu_bid");
//	&CONNECT("u_axi_bmc.us${cpu}_bresp",   "cpu_bresp");
//	&CONNECT("u_axi_bmc.us${cpu}_bvalid",  "cpu_bvalid");
//	&CONNECT("u_axi_bmc.us${cpu}_bready",  "cpu_bready");
//
//	&CONNECT("u_axi_bmc.us${cpu}_rdata",   "cpu_rdata");
//	&CONNECT("u_axi_bmc.us${cpu}_rresp",   "cpu_rresp");
//	&CONNECT("u_axi_bmc.us${cpu}_rlast",   "cpu_rlast");
//	&CONNECT("u_axi_bmc.us${cpu}_rid",     "cpu_rid");
//	&CONNECT("u_axi_bmc.us${cpu}_rvalid",  "cpu_rvalid");
//	&CONNECT("u_axi_bmc.us${cpu}_rready",  "cpu_rready");
// &ENDIF("NDS_IO_BIU_X2");
//
// &IFDEF("AE350_DMA_AXI_SUPPORT");
//	$dmac0 = $BUS_MST_DMAC0;
//	&CONNECT("u_axi_bmc.us${dmac0}_araddr",  "dmac0_sys_araddr");
//	&CONNECT("u_axi_bmc.us${dmac0}_arburst", "dmac0_sys_arburst");
//	&CONNECT("u_axi_bmc.us${dmac0}_arcache", "dmac0_sys_arcache");
//	&CONNECT("u_axi_bmc.us${dmac0}_arid",    "dmac0_sys_arid");
//	&CONNECT("u_axi_bmc.us${dmac0}_arlen",   "dmac0_sys_arlen");
//	&CONNECT("u_axi_bmc.us${dmac0}_arlock",  "dmac0_sys_arlock");
//	&CONNECT("u_axi_bmc.us${dmac0}_arprot",  "dmac0_sys_arprot");
//	&CONNECT("u_axi_bmc.us${dmac0}_arready", "dmac0_sys_arready");
//	&CONNECT("u_axi_bmc.us${dmac0}_arsize",  "dmac0_sys_arsize");
//	&CONNECT("u_axi_bmc.us${dmac0}_arvalid", "dmac0_sys_arvalid");
//
//	&CONNECT("u_axi_bmc.us${dmac0}_awaddr",  "dmac0_sys_awaddr");
//	&CONNECT("u_axi_bmc.us${dmac0}_awburst", "dmac0_sys_awburst");
//	&CONNECT("u_axi_bmc.us${dmac0}_awcache", "dmac0_sys_awcache");
//	&CONNECT("u_axi_bmc.us${dmac0}_awid",    "dmac0_sys_awid");
//	&CONNECT("u_axi_bmc.us${dmac0}_awlen",   "dmac0_sys_awlen");
//	&CONNECT("u_axi_bmc.us${dmac0}_awlock",  "dmac0_sys_awlock");
//	&CONNECT("u_axi_bmc.us${dmac0}_awprot",  "dmac0_sys_awprot");
//	&CONNECT("u_axi_bmc.us${dmac0}_awready", "dmac0_sys_awready");
//	&CONNECT("u_axi_bmc.us${dmac0}_awsize",  "dmac0_sys_awsize");
//	&CONNECT("u_axi_bmc.us${dmac0}_awvalid", "dmac0_sys_awvalid");
//
//	&CONNECT("u_axi_bmc.us${dmac0}_wdata",   "dmac0_sys_wdata");
//	&CONNECT("u_axi_bmc.us${dmac0}_wstrb",   "dmac0_sys_wstrb");
//	&CONNECT("u_axi_bmc.us${dmac0}_wlast",   "dmac0_sys_wlast");
//	&CONNECT("u_axi_bmc.us${dmac0}_wvalid",  "dmac0_sys_wvalid");
//	&CONNECT("u_axi_bmc.us${dmac0}_wready",  "dmac0_sys_wready");
//
//	&CONNECT("u_axi_bmc.us${dmac0}_bid",     "dmac0_sys_bid");
//	&CONNECT("u_axi_bmc.us${dmac0}_bresp",   "dmac0_sys_bresp");
//	&CONNECT("u_axi_bmc.us${dmac0}_bvalid",  "dmac0_sys_bvalid");
//	&CONNECT("u_axi_bmc.us${dmac0}_bready",  "dmac0_sys_bready");
//
//	&CONNECT("u_axi_bmc.us${dmac0}_rdata",   "dmac0_sys_rdata");
//	&CONNECT("u_axi_bmc.us${dmac0}_rresp",   "dmac0_sys_rresp");
//	&CONNECT("u_axi_bmc.us${dmac0}_rlast",   "dmac0_sys_rlast");
//	&CONNECT("u_axi_bmc.us${dmac0}_rid",     "dmac0_sys_rid");
//	&CONNECT("u_axi_bmc.us${dmac0}_rvalid",  "dmac0_sys_rvalid");
//	&CONNECT("u_axi_bmc.us${dmac0}_rready",  "dmac0_sys_rready");
//
//	&FORCE("wire", "dmac0_sys_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "dmac0_sys_arburst[1:0]");
//	&FORCE("wire", "dmac0_sys_arcache[3:0]");
//	&FORCE("wire", "dmac0_sys_arid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_sys_arlen[7:0]");
//	&FORCE("wire", "dmac0_sys_arlock");
//	&FORCE("wire", "dmac0_sys_arprot[2:0]");
//	&FORCE("wire", "dmac0_sys_arready");
//	&FORCE("wire", "dmac0_sys_arsize[2:0]");
//	&FORCE("wire", "dmac0_sys_arvalid");
//
//	&FORCE("wire", "dmac0_sys_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "dmac0_sys_awburst[1:0]");
//	&FORCE("wire", "dmac0_sys_awcache[3:0]");
//	&FORCE("wire", "dmac0_sys_awid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_sys_awlen[7:0]");
//	&FORCE("wire", "dmac0_sys_awlock");
//	&FORCE("wire", "dmac0_sys_awprot[2:0]");
//	&FORCE("wire", "dmac0_sys_awready");
//	&FORCE("wire", "dmac0_sys_awsize[2:0]");
//	&FORCE("wire", "dmac0_sys_awvalid");
//
//	&FORCE("wire", "dmac0_sys_wdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_sys_wstrb[(DMAC_WSTRB_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_sys_wlast");
//	&FORCE("wire", "dmac0_sys_wvalid");
//	&FORCE("wire", "dmac0_sys_wready");
//
//	&FORCE("wire", "dmac0_sys_bid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_sys_bresp[1:0]");
//	&FORCE("wire", "dmac0_sys_bvalid");
//	&FORCE("wire", "dmac0_sys_bready");
//
//	&FORCE("wire", "dmac0_sys_rdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_sys_rresp[1:0]");
//	&FORCE("wire", "dmac0_sys_rlast");
//	&FORCE("wire", "dmac0_sys_rid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac0_sys_rvalid");
//	&FORCE("wire", "dmac0_sys_rready");
// &ENDIF("AE350_DMA_AXI_SUPPORT");
//
//	$dmac1 = $BUS_MST_DMAC1;
// &IFDEF("AE350_DMA_AXI_SUPPORT");
//	&IFDEF("ATCDMAC300_DUAL_MASTER_IF_SUPPORT");
//	&CONNECT("u_axi_bmc.us${dmac1}_araddr",  "dmac1_sys_araddr");
//	&CONNECT("u_axi_bmc.us${dmac1}_arburst", "dmac1_sys_arburst");
//	&CONNECT("u_axi_bmc.us${dmac1}_arcache", "dmac1_sys_arcache");
//	&CONNECT("u_axi_bmc.us${dmac1}_arid",    "dmac1_sys_arid");
//	&CONNECT("u_axi_bmc.us${dmac1}_arlen",   "dmac1_sys_arlen");
//	&CONNECT("u_axi_bmc.us${dmac1}_arlock",  "dmac1_sys_arlock");
//	&CONNECT("u_axi_bmc.us${dmac1}_arprot",  "dmac1_sys_arprot");
//	&CONNECT("u_axi_bmc.us${dmac1}_arready", "dmac1_sys_arready");
//	&CONNECT("u_axi_bmc.us${dmac1}_arsize",  "dmac1_sys_arsize");
//	&CONNECT("u_axi_bmc.us${dmac1}_arvalid", "dmac1_sys_arvalid");
//
//	&CONNECT("u_axi_bmc.us${dmac1}_awaddr",  "dmac1_sys_awaddr");
//	&CONNECT("u_axi_bmc.us${dmac1}_awburst", "dmac1_sys_awburst");
//	&CONNECT("u_axi_bmc.us${dmac1}_awcache", "dmac1_sys_awcache");
//	&CONNECT("u_axi_bmc.us${dmac1}_awid",    "dmac1_sys_awid");
//	&CONNECT("u_axi_bmc.us${dmac1}_awlen",   "dmac1_sys_awlen");
//	&CONNECT("u_axi_bmc.us${dmac1}_awlock",  "dmac1_sys_awlock");
//	&CONNECT("u_axi_bmc.us${dmac1}_awprot",  "dmac1_sys_awprot");
//	&CONNECT("u_axi_bmc.us${dmac1}_awready", "dmac1_sys_awready");
//	&CONNECT("u_axi_bmc.us${dmac1}_awsize",  "dmac1_sys_awsize");
//	&CONNECT("u_axi_bmc.us${dmac1}_awvalid", "dmac1_sys_awvalid");
//
//	&CONNECT("u_axi_bmc.us${dmac1}_wdata",   "dmac1_sys_wdata");
//	&CONNECT("u_axi_bmc.us${dmac1}_wstrb",   "dmac1_sys_wstrb");
//	&CONNECT("u_axi_bmc.us${dmac1}_wlast",   "dmac1_sys_wlast");
//	&CONNECT("u_axi_bmc.us${dmac1}_wvalid",  "dmac1_sys_wvalid");
//	&CONNECT("u_axi_bmc.us${dmac1}_wready",  "dmac1_sys_wready");
//
//	&CONNECT("u_axi_bmc.us${dmac1}_bid",     "dmac1_sys_bid");
//	&CONNECT("u_axi_bmc.us${dmac1}_bresp",   "dmac1_sys_bresp");
//	&CONNECT("u_axi_bmc.us${dmac1}_bvalid",  "dmac1_sys_bvalid");
//	&CONNECT("u_axi_bmc.us${dmac1}_bready",  "dmac1_sys_bready");
//
//	&CONNECT("u_axi_bmc.us${dmac1}_rdata",   "dmac1_sys_rdata");
//	&CONNECT("u_axi_bmc.us${dmac1}_rresp",   "dmac1_sys_rresp");
//	&CONNECT("u_axi_bmc.us${dmac1}_rlast",   "dmac1_sys_rlast");
//	&CONNECT("u_axi_bmc.us${dmac1}_rid",     "dmac1_sys_rid");
//	&CONNECT("u_axi_bmc.us${dmac1}_rvalid",  "dmac1_sys_rvalid");
//	&CONNECT("u_axi_bmc.us${dmac1}_rready",  "dmac1_sys_rready");
//
//	&FORCE("wire", "dmac1_sys_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "dmac1_sys_arburst[1:0]");
//	&FORCE("wire", "dmac1_sys_arcache[3:0]");
//	&FORCE("wire", "dmac1_sys_arid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac1_sys_arlen[7:0]");
//	&FORCE("wire", "dmac1_sys_arlock");
//	&FORCE("wire", "dmac1_sys_arprot[2:0]");
//	&FORCE("wire", "dmac1_sys_arready");
//	&FORCE("wire", "dmac1_sys_arsize[2:0]");
//	&FORCE("wire", "dmac1_sys_arvalid");
//
//	&FORCE("wire", "dmac1_sys_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "dmac1_sys_awburst[1:0]");
//	&FORCE("wire", "dmac1_sys_awcache[3:0]");
//	&FORCE("wire", "dmac1_sys_awid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac1_sys_awlen[7:0]");
//	&FORCE("wire", "dmac1_sys_awlock");
//	&FORCE("wire", "dmac1_sys_awprot[2:0]");
//	&FORCE("wire", "dmac1_sys_awready");
//	&FORCE("wire", "dmac1_sys_awsize[2:0]");
//	&FORCE("wire", "dmac1_sys_awvalid");
//
//	&FORCE("wire", "dmac1_sys_wdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dmac1_sys_wstrb[(DMAC_WSTRB_WIDTH-1):0]");
//	&FORCE("wire", "dmac1_sys_wlast");
//	&FORCE("wire", "dmac1_sys_wvalid");
//	&FORCE("wire", "dmac1_sys_wready");
//
//	&FORCE("wire", "dmac1_sys_bid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac1_sys_bresp[1:0]");
//	&FORCE("wire", "dmac1_sys_bvalid");
//	&FORCE("wire", "dmac1_sys_bready");
//
//	&FORCE("wire", "dmac1_sys_rdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dmac1_sys_rresp[1:0]");
//	&FORCE("wire", "dmac1_sys_rlast");
//	&FORCE("wire", "dmac1_sys_rid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "dmac1_sys_rvalid");
//	&FORCE("wire", "dmac1_sys_rready");
//	&ENDIF("ATCDMAC300_DUAL_MASTER_IF_SUPPORT");
// &ENDIF("AE350_DMA_AXI_SUPPORT");
//
//	$mstmac = $BUS_MST_MAC;
// &IFDEF("AE350_MAC_SUPPORT");
//	&CONNECT("u_axi_bmc.us${mstmac}_araddr",  "mac_sys_araddr");
//	&CONNECT("u_axi_bmc.us${mstmac}_arburst", "mac_sys_arburst");
//	&CONNECT("u_axi_bmc.us${mstmac}_arcache", "mac_sys_arcache");
//	&CONNECT("u_axi_bmc.us${mstmac}_arid",    "mac_sys_arid");
//	&CONNECT("u_axi_bmc.us${mstmac}_arlen",   "mac_sys_arlen");
//	&CONNECT("u_axi_bmc.us${mstmac}_arlock",  "mac_sys_arlock");
//	&CONNECT("u_axi_bmc.us${mstmac}_arprot",  "mac_sys_arprot");
//	&CONNECT("u_axi_bmc.us${mstmac}_arready", "mac_sys_arready");
//	&CONNECT("u_axi_bmc.us${mstmac}_arsize",  "mac_sys_arsize");
//	&CONNECT("u_axi_bmc.us${mstmac}_arvalid", "mac_sys_arvalid");
//
//	&CONNECT("u_axi_bmc.us${mstmac}_awaddr",  "mac_sys_awaddr");
//	&CONNECT("u_axi_bmc.us${mstmac}_awburst", "mac_sys_awburst");
//	&CONNECT("u_axi_bmc.us${mstmac}_awcache", "mac_sys_awcache");
//	&CONNECT("u_axi_bmc.us${mstmac}_awid",    "mac_sys_awid");
//	&CONNECT("u_axi_bmc.us${mstmac}_awlen",   "mac_sys_awlen");
//	&CONNECT("u_axi_bmc.us${mstmac}_awlock",  "mac_sys_awlock");
//	&CONNECT("u_axi_bmc.us${mstmac}_awprot",  "mac_sys_awprot");
//	&CONNECT("u_axi_bmc.us${mstmac}_awready", "mac_sys_awready");
//	&CONNECT("u_axi_bmc.us${mstmac}_awsize",  "mac_sys_awsize");
//	&CONNECT("u_axi_bmc.us${mstmac}_awvalid", "mac_sys_awvalid");
//
//	&CONNECT("u_axi_bmc.us${mstmac}_wdata",   "mac_sys_wdata");
//	&CONNECT("u_axi_bmc.us${mstmac}_wstrb",   "mac_sys_wstrb");
//	&CONNECT("u_axi_bmc.us${mstmac}_wlast",   "mac_sys_wlast");
//	&CONNECT("u_axi_bmc.us${mstmac}_wvalid",  "mac_sys_wvalid");
//	&CONNECT("u_axi_bmc.us${mstmac}_wready",  "mac_sys_wready");
//
//	&CONNECT("u_axi_bmc.us${mstmac}_bid",     "mac_sys_bid");
//	&CONNECT("u_axi_bmc.us${mstmac}_bresp",   "mac_sys_bresp");
//	&CONNECT("u_axi_bmc.us${mstmac}_bvalid",  "mac_sys_bvalid");
//	&CONNECT("u_axi_bmc.us${mstmac}_bready",  "mac_sys_bready");
//
//	&CONNECT("u_axi_bmc.us${mstmac}_rdata",   "mac_sys_rdata");
//	&CONNECT("u_axi_bmc.us${mstmac}_rresp",   "mac_sys_rresp");
//	&CONNECT("u_axi_bmc.us${mstmac}_rlast",   "mac_sys_rlast");
//	&CONNECT("u_axi_bmc.us${mstmac}_rid",     "mac_sys_rid");
//	&CONNECT("u_axi_bmc.us${mstmac}_rvalid",  "mac_sys_rvalid");
//	&CONNECT("u_axi_bmc.us${mstmac}_rready",  "mac_sys_rready");
//
//	&FORCE("wire", "mac_sys_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "mac_sys_arburst[1:0]");
//	&FORCE("wire", "mac_sys_arcache[3:0]");
//	&FORCE("wire", "mac_sys_arid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_arlen[7:0]");
//	&FORCE("wire", "mac_sys_arlock");
//	&FORCE("wire", "mac_sys_arprot[2:0]");
//	&FORCE("wire", "mac_sys_arready");
//	&FORCE("wire", "mac_sys_arsize[2:0]");
//	&FORCE("wire", "mac_sys_arvalid");
//
//	&FORCE("wire", "mac_sys_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "mac_sys_awburst[1:0]");
//	&FORCE("wire", "mac_sys_awcache[3:0]");
//	&FORCE("wire", "mac_sys_awid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_awlen[7:0]");
//	&FORCE("wire", "mac_sys_awlock");
//	&FORCE("wire", "mac_sys_awprot[2:0]");
//	&FORCE("wire", "mac_sys_awready");
//	&FORCE("wire", "mac_sys_awsize[2:0]");
//	&FORCE("wire", "mac_sys_awvalid");
//
//	&FORCE("wire", "mac_sys_wdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_wstrb[(DMAC_WSTRB_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_wlast");
//	&FORCE("wire", "mac_sys_wvalid");
//	&FORCE("wire", "mac_sys_wready");
//
//	&FORCE("wire", "mac_sys_bid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_bresp[1:0]");
//	&FORCE("wire", "mac_sys_bvalid");
//	&FORCE("wire", "mac_sys_bready");
//
//	&FORCE("wire", "mac_sys_rdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_rresp[1:0]");
//	&FORCE("wire", "mac_sys_rlast");
//	&FORCE("wire", "mac_sys_rid[(DMAC_ID_WIDTH-1):0]");
//	&FORCE("wire", "mac_sys_rvalid");
//	&FORCE("wire", "mac_sys_rready");
// &ENDIF("AE350_MAC_SUPPORT");
//
//	$mstlcdc = $BUS_MST_LCDC;
// &IFDEF("AE350_LCDC_SUPPORT");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_araddr",  "lcdc_sys_araddr");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_arburst", "lcdc_sys_arburst");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_arcache", "lcdc_sys_arcache");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_arid",    "lcdc_sys_arid");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_arlen",   "lcdc_sys_arlen");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_arlock",  "lcdc_sys_arlock");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_arprot",  "lcdc_sys_arprot");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_arready", "lcdc_sys_arready");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_arsize",  "lcdc_sys_arsize");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_arvalid", "lcdc_sys_arvalid");
//
//	&CONNECT("u_axi_bmc.us${mstlcdc}_awaddr",  "lcdc_sys_awaddr");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_awburst", "lcdc_sys_awburst");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_awcache", "lcdc_sys_awcache");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_awid",    "lcdc_sys_awid");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_awlen",   "lcdc_sys_awlen");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_awlock",  "lcdc_sys_awlock");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_awprot",  "lcdc_sys_awprot");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_awready", "lcdc_sys_awready");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_awsize",  "lcdc_sys_awsize");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_awvalid", "lcdc_sys_awvalid");
//
//	&CONNECT("u_axi_bmc.us${mstlcdc}_wdata",   "lcdc_sys_wdata");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_wstrb",   "lcdc_sys_wstrb");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_wlast",   "lcdc_sys_wlast");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_wvalid",  "lcdc_sys_wvalid");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_wready",  "lcdc_sys_wready");
//
//	&CONNECT("u_axi_bmc.us${mstlcdc}_bid",     "lcdc_sys_bid");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_bresp",   "lcdc_sys_bresp");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_bvalid",  "lcdc_sys_bvalid");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_bready",  "lcdc_sys_bready");
//
//	&CONNECT("u_axi_bmc.us${mstlcdc}_rdata",   "lcdc_sys_rdata");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_rresp",   "lcdc_sys_rresp");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_rlast",   "lcdc_sys_rlast");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_rid",     "lcdc_sys_rid");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_rvalid",  "lcdc_sys_rvalid");
//	&CONNECT("u_axi_bmc.us${mstlcdc}_rready",  "lcdc_sys_rready");
//
//	&FORCE("wire", "lcdc_sys_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "lcdc_sys_arburst[1:0]");
//	&FORCE("wire", "lcdc_sys_arcache[3:0]");
//	&FORCE("wire", "lcdc_sys_arid[CPUSUB_BIU_ID_MSB:0]");
//	&FORCE("wire", "lcdc_sys_arlen[7:0]");
//	&FORCE("wire", "lcdc_sys_arlock");
//	&FORCE("wire", "lcdc_sys_arprot[2:0]");
//	&FORCE("wire", "lcdc_sys_arready");
//	&FORCE("wire", "lcdc_sys_arsize[2:0]");
//	&FORCE("wire", "lcdc_sys_arvalid");
//
//	&FORCE("wire", "lcdc_sys_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "lcdc_sys_awburst[1:0]");
//	&FORCE("wire", "lcdc_sys_awcache[3:0]");
//	&FORCE("wire", "lcdc_sys_awid[CPUSUB_BIU_ID_MSB:0]");
//	&FORCE("wire", "lcdc_sys_awlen[7:0]");
//	&FORCE("wire", "lcdc_sys_awlock");
//	&FORCE("wire", "lcdc_sys_awprot[2:0]");
//	&FORCE("wire", "lcdc_sys_awready");
//	&FORCE("wire", "lcdc_sys_awsize[2:0]");
//	&FORCE("wire", "lcdc_sys_awvalid");
//
//	&FORCE("wire", "lcdc_sys_wdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire", "lcdc_sys_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
//	&FORCE("wire", "lcdc_sys_wlast");
//	&FORCE("wire", "lcdc_sys_wvalid");
//	&FORCE("wire", "lcdc_sys_wready");
//
//	&FORCE("wire", "lcdc_sys_bid[CPUSUB_BIU_ID_MSB:0]");
//	&FORCE("wire", "lcdc_sys_bresp[1:0]");
//	&FORCE("wire", "lcdc_sys_bvalid");
//	&FORCE("wire", "lcdc_sys_bready");
//
//	&FORCE("wire", "lcdc_sys_rdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire", "lcdc_sys_rresp[1:0]");
//	&FORCE("wire", "lcdc_sys_rlast");
//	&FORCE("wire", "lcdc_sys_rid[CPUSUB_BIU_ID_MSB:0]");
//	&FORCE("wire", "lcdc_sys_rvalid");
//	&FORCE("wire", "lcdc_sys_rready");
// &ENDIF("AE350_LCDC_SUPPORT");
//
//	$debug= $BUS_MST_DEBUG;
// &IFDEF("PLATFORM_DEBUG_SUBSYSTEM")
// &IFDEF("PLATFORM_PLDM_SYS_BUS_ACCESS")
//	&FORCE("wire", "dbg_sys_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "dbg_sys_arburst[1:0]");
//	&FORCE("wire", "dbg_sys_arcache[3:0]");
//	&FORCE("wire", "dbg_sys_arid[(CPUSUB_BIU_ID_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_arlen[7:0]");
//	&FORCE("wire", "dbg_sys_arlock");
//	&FORCE("wire", "dbg_sys_arprot[2:0]");
//	&FORCE("wire", "dbg_sys_arready");
//	&FORCE("wire", "dbg_sys_arsize[2:0]");
//	&FORCE("wire", "dbg_sys_arvalid");
//	&FORCE("wire", "dbg_sys_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "dbg_sys_awburst[1:0]");
//	&FORCE("wire", "dbg_sys_awcache[3:0]");
//	&FORCE("wire", "dbg_sys_awid[(CPUSUB_BIU_ID_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_awlen[7:0]");
//	&FORCE("wire", "dbg_sys_awlock");
//	&FORCE("wire", "dbg_sys_awprot[2:0]");
//	&FORCE("wire", "dbg_sys_awready");
//	&FORCE("wire", "dbg_sys_awsize[2:0]");
//	&FORCE("wire", "dbg_sys_awvalid");
//	&FORCE("wire", "dbg_sys_wdata[(CPUSUB_BIU_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_wstrb[((CPUSUB_BIU_DATA_WIDTH/8)-1):0]");
//	&FORCE("wire", "dbg_sys_wlast");
//	&FORCE("wire", "dbg_sys_wvalid");
//	&FORCE("wire", "dbg_sys_wready");
//	&FORCE("wire", "dbg_sys_bid[(CPUSUB_BIU_ID_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_bresp[1:0]");
//	&FORCE("wire", "dbg_sys_bvalid");
//	&FORCE("wire", "dbg_sys_bready");
//	&FORCE("wire", "dbg_sys_rdata[(CPUSUB_BIU_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_rresp[1:0]");
//	&FORCE("wire", "dbg_sys_rlast");
//	&FORCE("wire", "dbg_sys_rid[(CPUSUB_BIU_ID_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_rvalid");
//	&FORCE("wire", "dbg_sys_rready");
// &ELSE("PLATFORM_PLDM_SYS_BUS_ACCESS")
// &IFDEF("NDS_IO_TRACE_INSTR")
// &IFDEF("PLATFORM_TRACE_TO_SMEM")
//	&FORCE("wire", "dbg_sys_araddr[ADDR_MSB:0]");
//	&FORCE("wire", "dbg_sys_arburst[1:0]");
//	&FORCE("wire", "dbg_sys_arcache[3:0]");
//	&FORCE("wire", "dbg_sys_arid[(CPUSUB_BIU_ID_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_arlen[7:0]");
//	&FORCE("wire", "dbg_sys_arlock");
//	&FORCE("wire", "dbg_sys_arprot[2:0]");
//	&FORCE("wire", "dbg_sys_arready");
//	&FORCE("wire", "dbg_sys_arsize[2:0]");
//	&FORCE("wire", "dbg_sys_arvalid");
//	&FORCE("wire", "dbg_sys_awaddr[ADDR_MSB:0]");
//	&FORCE("wire", "dbg_sys_awburst[1:0]");
//	&FORCE("wire", "dbg_sys_awcache[3:0]");
//	&FORCE("wire", "dbg_sys_awid[(CPUSUB_BIU_ID_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_awlen[7:0]");
//	&FORCE("wire", "dbg_sys_awlock");
//	&FORCE("wire", "dbg_sys_awprot[2:0]");
//	&FORCE("wire", "dbg_sys_awready");
//	&FORCE("wire", "dbg_sys_awsize[2:0]");
//	&FORCE("wire", "dbg_sys_awvalid");
//	&FORCE("wire", "dbg_sys_wdata[(CPUSUB_BIU_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_wstrb[((CPUSUB_BIU_DATA_WIDTH/8)-1):0]");
//	&FORCE("wire", "dbg_sys_wlast");
//	&FORCE("wire", "dbg_sys_wvalid");
//	&FORCE("wire", "dbg_sys_wready");
//	&FORCE("wire", "dbg_sys_bid[(CPUSUB_BIU_ID_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_bresp[1:0]");
//	&FORCE("wire", "dbg_sys_bvalid");
//	&FORCE("wire", "dbg_sys_bready");
//	&FORCE("wire", "dbg_sys_rdata[(CPUSUB_BIU_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_rresp[1:0]");
//	&FORCE("wire", "dbg_sys_rlast");
//	&FORCE("wire", "dbg_sys_rid[(CPUSUB_BIU_ID_WIDTH-1):0]");
//	&FORCE("wire", "dbg_sys_rvalid");
//	&FORCE("wire", "dbg_sys_rready");
// &ENDIF("PLATFORM_TRACE_TO_SMEM")
// &ENDIF("NDS_IO_TRACE_INSTR")
// &ENDIF("PLATFORM_PLDM_SYS_BUS_ACCESS")
// &ENDIF("PLATFORM_DEBUG_SUBSYSTEM")
//
// &IFDEF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &IFDEF("PLATFORM_DEBUG_SUBSYSTEM");
// &IFDEF("NDS_IO_TRACE_INSTR");
// &IFDEF("PLATFORM_TRACE_TO_SMEM");
//	&FORCE("wire",	"mux_dm_tbuf_arready");
//	&FORCE("wire",	"mux_dm_tbuf_awready");
//	&FORCE("wire",	"mux_dm_tbuf_bid[(CPUSUB_BIU_ID_WIDTH-1+4):0]");
//	&FORCE("wire",	"mux_dm_tbuf_bresp[1:0]");
//	&FORCE("wire",	"mux_dm_tbuf_bvalid");
//	&FORCE("wire",	"mux_dm_tbuf_rdata[(CPUSUB_BIU_DATA_WIDTH-1):0]");
//	&FORCE("wire",	"mux_dm_tbuf_rid[(CPUSUB_BIU_ID_WIDTH-1+4):0]");
//	&FORCE("wire",	"mux_dm_tbuf_rlast");
//	&FORCE("wire",	"mux_dm_tbuf_rresp[1:0]");
//	&FORCE("wire",	"mux_dm_tbuf_rvalid");
//	&FORCE("wire",	"mux_dm_tbuf_wready");
//	&FORCE("wire",	"mux_dm_tbuf_araddr[ADDR_MSB:0]");
//	&FORCE("wire",	"mux_dm_tbuf_arburst[1:0]");
//	&FORCE("wire",	"mux_dm_tbuf_arcache[3:0]");
//	&FORCE("wire",	"mux_dm_tbuf_arid[(CPUSUB_BIU_ID_WIDTH-1+4):0]");
//	&FORCE("wire",	"mux_dm_tbuf_arlen[7:0]");
//	&FORCE("wire",	"mux_dm_tbuf_arlock");
//	&FORCE("wire",	"mux_dm_tbuf_arprot[2:0]");
//	&FORCE("wire",	"mux_dm_tbuf_arsize[2:0]");
//	&FORCE("wire",	"mux_dm_tbuf_arvalid");
//	&FORCE("wire",	"mux_dm_tbuf_awaddr[ADDR_MSB:0]");
//	&FORCE("wire",	"mux_dm_tbuf_awburst[1:0]");
//	&FORCE("wire",	"mux_dm_tbuf_awcache[3:0]");
//	&FORCE("wire",	"mux_dm_tbuf_awid[(CPUSUB_BIU_ID_WIDTH-1+4):0]");
//	&FORCE("wire",	"mux_dm_tbuf_awlen[7:0]");
//	&FORCE("wire",	"mux_dm_tbuf_awlock");
//	&FORCE("wire",	"mux_dm_tbuf_awprot[2:0]");
//	&FORCE("wire",	"mux_dm_tbuf_awsize[2:0]");
//	&FORCE("wire",	"mux_dm_tbuf_awvalid");
//	&FORCE("wire",	"mux_dm_tbuf_bready");
//	&FORCE("wire",	"mux_dm_tbuf_rready");
//	&FORCE("wire",	"mux_dm_tbuf_wdata[(CPUSUB_BIU_DATA_WIDTH-1):0]");
//	&FORCE("wire",	"mux_dm_tbuf_wlast");
//	&FORCE("wire",	"mux_dm_tbuf_wstrb[((CPUSUB_BIU_DATA_WIDTH/8)-1):0]");
//	&FORCE("wire",	"mux_dm_tbuf_wvalid");
// &ENDIF("PLATFORM_TRACE_TO_SMEM");
// &ENDIF("NDS_IO_TRACE_INSTR");
// &ENDIF("PLATFORM_DEBUG_SUBSYSTEM");
// &ENDIF("PLATFORM_PLDM_SYS_BUS_ACCESS");
//
// :`ifdef AE350_AXI_SUPPORT
// :`ifdef PLATFORM_DEBUG_SUBSYSTEM
// :`ifdef PLATFORM_PLDM_SYS_BUS_ACCESS
// :        `ifdef NDS_IO_TRACE_INSTR
// :                `ifdef PLATFORM_TRACE_TO_SMEM
// :                assign	mux_dm_tbuf_arready = dbg_sys_arready;
// :                assign	mux_dm_tbuf_awready = dbg_sys_awready;
// :                assign	mux_dm_tbuf_bid     = {1'b0, dbg_sys_bid[0+:(CPUSUB_BIU_ID_WIDTH-1)], 3'b000, dbg_sys_bid[CPUSUB_BIU_ID_MSB]};
// :                assign	mux_dm_tbuf_bresp   = dbg_sys_bresp;
// :                assign	mux_dm_tbuf_bvalid  = dbg_sys_bvalid;
// :                assign	mux_dm_tbuf_rdata   = dbg_sys_rdata;
// :                assign	mux_dm_tbuf_rid     = {1'b0, dbg_sys_rid[0+:(CPUSUB_BIU_ID_WIDTH-1)], 3'b000, dbg_sys_rid[CPUSUB_BIU_ID_MSB]};
// :                assign	mux_dm_tbuf_rlast   = dbg_sys_rlast;
// :                assign	mux_dm_tbuf_rresp   = dbg_sys_rresp;
// :                assign	mux_dm_tbuf_rvalid  = dbg_sys_rvalid;
// :                assign	mux_dm_tbuf_wready  = dbg_sys_wready;
// :                assign	dbg_sys_araddr = mux_dm_tbuf_araddr;
// :                assign	dbg_sys_arburst = mux_dm_tbuf_arburst;
// :                assign	dbg_sys_arcache = mux_dm_tbuf_arcache ;
// :                assign	dbg_sys_arid    = {mux_dm_tbuf_arid[0], mux_dm_tbuf_arid[4 +: (CPUSUB_BIU_ID_WIDTH-1)]};
// :                assign	dbg_sys_arlen   = mux_dm_tbuf_arlen;
// :                assign	dbg_sys_arlock  = mux_dm_tbuf_arlock;
// :                assign	dbg_sys_arprot  = mux_dm_tbuf_arprot;
// :                assign	dbg_sys_arsize  = mux_dm_tbuf_arsize;
// :                assign	dbg_sys_arvalid = mux_dm_tbuf_arvalid;
// :                assign	dbg_sys_awaddr  = mux_dm_tbuf_awaddr;
// :                assign	dbg_sys_awburst = mux_dm_tbuf_awburst ;
// :                assign	dbg_sys_awcache = mux_dm_tbuf_awcache ;
// :                assign	dbg_sys_awid    = {mux_dm_tbuf_awid[0], mux_dm_tbuf_awid[4 +: (CPUSUB_BIU_ID_WIDTH-1)]};
// :                assign	dbg_sys_awlen   = mux_dm_tbuf_awlen   ;
// :                assign	dbg_sys_awlock  = mux_dm_tbuf_awlock  ;
// :                assign	dbg_sys_awprot  = mux_dm_tbuf_awprot  ;
// :                assign	dbg_sys_awsize  = mux_dm_tbuf_awsize  ;
// :                assign	dbg_sys_awvalid = mux_dm_tbuf_awvalid ;
// :                assign	dbg_sys_bready  = mux_dm_tbuf_bready  ;
// :                assign	dbg_sys_rready  = mux_dm_tbuf_rready  ;
// :                assign	dbg_sys_wdata   = mux_dm_tbuf_wdata   ;
// :                assign	dbg_sys_wlast   = mux_dm_tbuf_wlast   ;
// :                assign	dbg_sys_wstrb   = mux_dm_tbuf_wstrb   ;
// :                assign	dbg_sys_wvalid  = mux_dm_tbuf_wvalid  ;
// :                `else // !PLATFORM_TRACE_TO_SMEM
// :                // connect dm_sys_* to dbg_sys_*
// :                assign	dm_sys_arready = dbg_sys_arready;
// :                assign	dm_sys_awready = dbg_sys_awready;
// :                assign	dm_sys_bid     = dbg_sys_bid;
// :                assign	dm_sys_bresp   = dbg_sys_bresp;
// :                assign	dm_sys_bvalid  = dbg_sys_bvalid;
// :                assign	dm_sys_rdata   = dbg_sys_rdata;
// :                assign	dm_sys_rid     = dbg_sys_rid;
// :                assign	dm_sys_rlast   = dbg_sys_rlast;
// :                assign	dm_sys_rresp   = dbg_sys_rresp;
// :                assign	dm_sys_rvalid  = dbg_sys_rvalid;
// :                assign	dm_sys_wready  = dbg_sys_wready;
// :                assign	dbg_sys_araddr = dm_sys_araddr ;
// :                assign	dbg_sys_arburst = dm_sys_arburst ;
// :                assign	dbg_sys_arcache = dm_sys_arcache;
// :                assign	dbg_sys_arid = dm_sys_arid;
// :                assign	dbg_sys_arlen = dm_sys_arlen;
// :                assign	dbg_sys_arlock = dm_sys_arlock;
// :                assign	dbg_sys_arprot = dm_sys_arprot;
// :                assign	dbg_sys_arsize = dm_sys_arsize;
// :                assign	dbg_sys_arvalid = dm_sys_arvalid;
// :                assign	dbg_sys_awaddr = dm_sys_awaddr;
// :                assign	dbg_sys_awburst = dm_sys_awburst;
// :                assign	dbg_sys_awcache = dm_sys_awcache;
// :                assign	dbg_sys_awid = dm_sys_awid;
// :                assign	dbg_sys_awlen = dm_sys_awlen;
// :                assign	dbg_sys_awlock = dm_sys_awlock;
// :                assign	dbg_sys_awprot = dm_sys_awprot;
// :                assign	dbg_sys_awsize = dm_sys_awsize;
// :                assign	dbg_sys_awvalid = dm_sys_awvalid;
// :                assign	dbg_sys_bready = dm_sys_bready;
// :                assign	dbg_sys_rready = dm_sys_rready;
// :                assign	dbg_sys_wdata = dm_sys_wdata;
// :                assign	dbg_sys_wlast = dm_sys_wlast;
// :                assign	dbg_sys_wstrb = dm_sys_wstrb;
// :                assign	dbg_sys_wvalid = dm_sys_wvalid;
// :                // tie output ports to 0
// :                assign      tbuf_sys_arready =  1'b0; 
// :                assign      tbuf_sys_awready =  1'b0; 
// :                assign      tbuf_sys_bid     =  {CPUSUB_BIU_ID_WIDTH{1'b0}};
// :                assign      tbuf_sys_bresp   =  2'd0; 
// :                assign      tbuf_sys_bvalid  =  1'b0; 
// :                assign      tbuf_sys_rdata   =  {CPUSUB_BIU_DATA_WIDTH{1'b0}};
// :                assign      tbuf_sys_rid     =  {CPUSUB_BIU_ID_WIDTH{1'b0}};
// :                assign      tbuf_sys_rlast   =  1'b0;
// :                assign      tbuf_sys_rresp   =  2'd0;
// :                assign      tbuf_sys_rvalid  =  1'b0;
// :                assign      tbuf_sys_wready  =  1'b0; 
// :                `endif //!PLATFORM_TRACE_TO_SMEM
// :        `else //!NDS_IO_TRACE_INSTR
// :                // connect dm_sys_* to dbg_sys_*
// :                assign	dm_sys_arready = dbg_sys_arready;
// :                assign	dm_sys_awready = dbg_sys_awready;
// :                assign	dm_sys_bid     = dbg_sys_bid;
// :                assign	dm_sys_bresp   = dbg_sys_bresp;
// :                assign	dm_sys_bvalid  = dbg_sys_bvalid;
// :                assign	dm_sys_rdata   = dbg_sys_rdata;
// :                assign	dm_sys_rid     = dbg_sys_rid;
// :                assign	dm_sys_rlast   = dbg_sys_rlast;
// :                assign	dm_sys_rresp   = dbg_sys_rresp;
// :                assign	dm_sys_rvalid  = dbg_sys_rvalid;
// :                assign	dm_sys_wready  = dbg_sys_wready;
// :                assign	dbg_sys_araddr = dm_sys_araddr ;
// :                assign	dbg_sys_arburst = dm_sys_arburst ;
// :                assign	dbg_sys_arcache = dm_sys_arcache;
// :                assign	dbg_sys_arid = dm_sys_arid;
// :                assign	dbg_sys_arlen = dm_sys_arlen;
// :                assign	dbg_sys_arlock = dm_sys_arlock;
// :                assign	dbg_sys_arprot = dm_sys_arprot;
// :                assign	dbg_sys_arsize = dm_sys_arsize;
// :                assign	dbg_sys_arvalid = dm_sys_arvalid;
// :                assign	dbg_sys_awaddr = dm_sys_awaddr;
// :                assign	dbg_sys_awburst = dm_sys_awburst;
// :                assign	dbg_sys_awcache = dm_sys_awcache;
// :                assign	dbg_sys_awid = dm_sys_awid;
// :                assign	dbg_sys_awlen = dm_sys_awlen;
// :                assign	dbg_sys_awlock = dm_sys_awlock;
// :                assign	dbg_sys_awprot = dm_sys_awprot;
// :                assign	dbg_sys_awsize = dm_sys_awsize;
// :                assign	dbg_sys_awvalid = dm_sys_awvalid;
// :                assign	dbg_sys_bready = dm_sys_bready;
// :                assign	dbg_sys_rready = dm_sys_rready;
// :                assign	dbg_sys_wdata = dm_sys_wdata;
// :                assign	dbg_sys_wlast = dm_sys_wlast;
// :                assign	dbg_sys_wstrb = dm_sys_wstrb;
// :                assign	dbg_sys_wvalid = dm_sys_wvalid;
// :        `endif //!NDS_IO_TRACE_INSTR
// :`else // !PLATFORM_PLDM_SYS_BUS_ACCESS
// :        `ifdef NDS_IO_TRACE_INSTR
// :                `ifdef PLATFORM_TRACE_TO_SMEM
// :                assign	tbuf_sys_arready = dbg_sys_arready;
// :                assign	tbuf_sys_awready = dbg_sys_awready;
// :                assign	tbuf_sys_bid     = dbg_sys_bid;
// :                assign	tbuf_sys_bresp   = dbg_sys_bresp;
// :                assign	tbuf_sys_bvalid  = dbg_sys_bvalid;
// :                assign	tbuf_sys_rdata   = dbg_sys_rdata;
// :                assign	tbuf_sys_rid     = dbg_sys_rid;
// :                assign	tbuf_sys_rlast   = dbg_sys_rlast;
// :                assign	tbuf_sys_rresp   = dbg_sys_rresp;
// :                assign	tbuf_sys_rvalid  = dbg_sys_rvalid;
// :                assign	tbuf_sys_wready  = dbg_sys_wready;
// :                assign	dbg_sys_araddr = tbuf_sys_araddr ;
// :                assign	dbg_sys_arburst = tbuf_sys_arburst ;
// :                assign	dbg_sys_arcache = tbuf_sys_arcache;
// :                assign	dbg_sys_arid = tbuf_sys_arid;
// :                assign	dbg_sys_arlen = tbuf_sys_arlen;
// :                assign	dbg_sys_arlock = tbuf_sys_arlock;
// :                assign	dbg_sys_arprot = tbuf_sys_arprot;
// :                assign	dbg_sys_arsize = tbuf_sys_arsize;
// :                assign	dbg_sys_arvalid = tbuf_sys_arvalid;
// :                assign	dbg_sys_awaddr = tbuf_sys_awaddr;
// :                assign	dbg_sys_awburst = tbuf_sys_awburst;
// :                assign	dbg_sys_awcache = tbuf_sys_awcache;
// :                assign	dbg_sys_awid = tbuf_sys_awid;
// :                assign	dbg_sys_awlen = tbuf_sys_awlen;
// :                assign	dbg_sys_awlock = tbuf_sys_awlock;
// :                assign	dbg_sys_awprot = tbuf_sys_awprot;
// :                assign	dbg_sys_awsize = tbuf_sys_awsize;
// :                assign	dbg_sys_awvalid = tbuf_sys_awvalid;
// :                assign	dbg_sys_bready = tbuf_sys_bready;
// :                assign	dbg_sys_rready = tbuf_sys_rready;
// :                assign	dbg_sys_wdata = tbuf_sys_wdata;
// :                assign	dbg_sys_wlast = tbuf_sys_wlast;
// :                assign	dbg_sys_wstrb = tbuf_sys_wstrb;
// :                assign	dbg_sys_wvalid = tbuf_sys_wvalid;
// :                `else // PLATFORM_TRACE_TO_SMEM
// :                // tie output ports to 0
// :                assign      tbuf_sys_arready =  1'b0; 
// :                assign      tbuf_sys_awready =  1'b0; 
// :                assign      tbuf_sys_bid     =  {CPUSUB_BIU_ID_WIDTH{1'b0}};
// :                assign      tbuf_sys_bresp   =  2'd0; 
// :                assign      tbuf_sys_bvalid  =  1'b0; 
// :                assign      tbuf_sys_rdata   =  {CPUSUB_BIU_DATA_WIDTH{1'b0}};
// :                assign      tbuf_sys_rid     =  {CPUSUB_BIU_ID_WIDTH{1'b0}};
// :                assign      tbuf_sys_rlast   =  1'b0;
// :                assign      tbuf_sys_rresp   =  2'd0;
// :                assign      tbuf_sys_rvalid  =  1'b0;
// :                assign      tbuf_sys_wready  =  1'b0; 
// :                `endif // PLATFORM_TRACE_TO_SMEM
// :        `endif // NDS_IO_TRACE_INSTR
// :`endif // !PLATFORM_PLDM_SYS_BUS_ACCESS
// :`endif // !PLATFORM_DEBUG_SUBSYSTEM
// :`endif // AE350_AXI_SUPPORT
//
// &IFDEF("PLATFORM_DEBUG_SUBSYSTEM");
// &IFDEF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &IFDEF("NDS_IO_TRACE_INSTR");
// &IFDEF("PLATFORM_TRACE_TO_SMEM");
//	&CONNECT("u_dbgtrmux.ds1_araddr",  "mux_dm_tbuf_araddr");
//	&CONNECT("u_dbgtrmux.ds1_arburst", "mux_dm_tbuf_arburst");
//	&CONNECT("u_dbgtrmux.ds1_arcache", "mux_dm_tbuf_arcache");
//	&CONNECT("u_dbgtrmux.ds1_arid",    "mux_dm_tbuf_arid");
//	&CONNECT("u_dbgtrmux.ds1_arlen",   "mux_dm_tbuf_arlen");
//	&CONNECT("u_dbgtrmux.ds1_arlock",  "mux_dm_tbuf_arlock");
//	&CONNECT("u_dbgtrmux.ds1_arprot",  "mux_dm_tbuf_arprot");
//	&CONNECT("u_dbgtrmux.ds1_arready", "mux_dm_tbuf_arready");
//	&CONNECT("u_dbgtrmux.ds1_arsize",  "mux_dm_tbuf_arsize");
//	&CONNECT("u_dbgtrmux.ds1_arvalid", "mux_dm_tbuf_arvalid");
//	&CONNECT("u_dbgtrmux.ds1_awaddr",  "mux_dm_tbuf_awaddr");
//	&CONNECT("u_dbgtrmux.ds1_awburst", "mux_dm_tbuf_awburst");
//	&CONNECT("u_dbgtrmux.ds1_awcache", "mux_dm_tbuf_awcache");
//	&CONNECT("u_dbgtrmux.ds1_awid",    "mux_dm_tbuf_awid");
//	&CONNECT("u_dbgtrmux.ds1_awlen",   "mux_dm_tbuf_awlen");
//	&CONNECT("u_dbgtrmux.ds1_awlock",  "mux_dm_tbuf_awlock");
//	&CONNECT("u_dbgtrmux.ds1_awprot",  "mux_dm_tbuf_awprot");
//	&CONNECT("u_dbgtrmux.ds1_awready", "mux_dm_tbuf_awready");
//	&CONNECT("u_dbgtrmux.ds1_awsize",  "mux_dm_tbuf_awsize");
//	&CONNECT("u_dbgtrmux.ds1_awvalid", "mux_dm_tbuf_awvalid");
//	&CONNECT("u_dbgtrmux.ds1_wdata",   "mux_dm_tbuf_wdata");
//	&CONNECT("u_dbgtrmux.ds1_wstrb",   "mux_dm_tbuf_wstrb");
//	&CONNECT("u_dbgtrmux.ds1_wlast",   "mux_dm_tbuf_wlast");
//	&CONNECT("u_dbgtrmux.ds1_wvalid",  "mux_dm_tbuf_wvalid");
//	&CONNECT("u_dbgtrmux.ds1_wready",  "mux_dm_tbuf_wready");
//	&CONNECT("u_dbgtrmux.ds1_bid",     "mux_dm_tbuf_bid");
//	&CONNECT("u_dbgtrmux.ds1_bresp",   "mux_dm_tbuf_bresp");
//	&CONNECT("u_dbgtrmux.ds1_bvalid",  "mux_dm_tbuf_bvalid");
//	&CONNECT("u_dbgtrmux.ds1_bready",  "mux_dm_tbuf_bready");
//	&CONNECT("u_dbgtrmux.ds1_rdata",   "mux_dm_tbuf_rdata");
//	&CONNECT("u_dbgtrmux.ds1_rresp",   "mux_dm_tbuf_rresp");
//	&CONNECT("u_dbgtrmux.ds1_rlast",   "mux_dm_tbuf_rlast");
//	&CONNECT("u_dbgtrmux.ds1_rid",     "mux_dm_tbuf_rid");
//	&CONNECT("u_dbgtrmux.ds1_rvalid",  "mux_dm_tbuf_rvalid");
//	&CONNECT("u_dbgtrmux.ds1_rready",  "mux_dm_tbuf_rready");
// &ENDIF("PLATFORM_TRACE_TO_SMEM");
// &ENDIF("NDS_IO_TRACE_INSTR");
// &ENDIF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &ENDIF("PLATFORM_DEBUG_SUBSYSTEM");
//
// &IFDEF("PLATFORM_DEBUG_SUBSYSTEM")
// &IFDEF("PLATFORM_PLDM_SYS_BUS_ACCESS")
//     &CONNECT("u_axi_bmc.us${debug}_araddr",  "dbg_sys_araddr");
//     &CONNECT("u_axi_bmc.us${debug}_arburst", "dbg_sys_arburst");
//     &CONNECT("u_axi_bmc.us${debug}_arcache", "dbg_sys_arcache");
//     &CONNECT("u_axi_bmc.us${debug}_arid",    "dbg_sys_arid");
//     &CONNECT("u_axi_bmc.us${debug}_arlen",   "dbg_sys_arlen");
//     &CONNECT("u_axi_bmc.us${debug}_arlock",  "dbg_sys_arlock");
//     &CONNECT("u_axi_bmc.us${debug}_arprot",  "dbg_sys_arprot");
//     &CONNECT("u_axi_bmc.us${debug}_arready", "dbg_sys_arready");
//     &CONNECT("u_axi_bmc.us${debug}_arsize",  "dbg_sys_arsize");
//     &CONNECT("u_axi_bmc.us${debug}_arvalid", "dbg_sys_arvalid");
//     &CONNECT("u_axi_bmc.us${debug}_awaddr",  "dbg_sys_awaddr");
//     &CONNECT("u_axi_bmc.us${debug}_awburst", "dbg_sys_awburst");
//     &CONNECT("u_axi_bmc.us${debug}_awcache", "dbg_sys_awcache");
//     &CONNECT("u_axi_bmc.us${debug}_awid",    "dbg_sys_awid");
//     &CONNECT("u_axi_bmc.us${debug}_awlen",   "dbg_sys_awlen");
//     &CONNECT("u_axi_bmc.us${debug}_awlock",  "dbg_sys_awlock");
//     &CONNECT("u_axi_bmc.us${debug}_awprot",  "dbg_sys_awprot");
//     &CONNECT("u_axi_bmc.us${debug}_awready", "dbg_sys_awready");
//     &CONNECT("u_axi_bmc.us${debug}_awsize",  "dbg_sys_awsize");
//     &CONNECT("u_axi_bmc.us${debug}_awvalid", "dbg_sys_awvalid");
//     &CONNECT("u_axi_bmc.us${debug}_wdata",   "dbg_sys_wdata");
//     &CONNECT("u_axi_bmc.us${debug}_wstrb",   "dbg_sys_wstrb");
//     &CONNECT("u_axi_bmc.us${debug}_wlast",   "dbg_sys_wlast");
//     &CONNECT("u_axi_bmc.us${debug}_wvalid",  "dbg_sys_wvalid");
//     &CONNECT("u_axi_bmc.us${debug}_wready",  "dbg_sys_wready");
//     &CONNECT("u_axi_bmc.us${debug}_bid",     "dbg_sys_bid");
//     &CONNECT("u_axi_bmc.us${debug}_bresp",   "dbg_sys_bresp");
//     &CONNECT("u_axi_bmc.us${debug}_bvalid",  "dbg_sys_bvalid");
//     &CONNECT("u_axi_bmc.us${debug}_bready",  "dbg_sys_bready");
//     &CONNECT("u_axi_bmc.us${debug}_rdata",   "dbg_sys_rdata");
//     &CONNECT("u_axi_bmc.us${debug}_rresp",   "dbg_sys_rresp");
//     &CONNECT("u_axi_bmc.us${debug}_rlast",   "dbg_sys_rlast");
//     &CONNECT("u_axi_bmc.us${debug}_rid",     "dbg_sys_rid");
//     &CONNECT("u_axi_bmc.us${debug}_rvalid",  "dbg_sys_rvalid");
//     &CONNECT("u_axi_bmc.us${debug}_rready",  "dbg_sys_rready");
// &ENDIF("PLATFORM_PLDM_SYS_BUS_ACCESS")
// &ENDIF("PLATFORM_DEBUG_SUBSYSTEM")
//
// &IFDEF("PLATFORM_DEBUG_SUBSYSTEM");
// &IFDEF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &IFDEF("NDS_IO_TRACE_INSTR");
// &IFDEF("PLATFORM_TRACE_TO_SMEM");
//    # ----------- M0 ------------
//	&CONNECT("u_dbgtrmux.us0_araddr",  "dm_sys_araddr");
//	&CONNECT("u_dbgtrmux.us0_arburst", "dm_sys_arburst");
//	&CONNECT("u_dbgtrmux.us0_arcache", "dm_sys_arcache");
//	&CONNECT("u_dbgtrmux.us0_arid",    "dm_sys_arid");
//	&CONNECT("u_dbgtrmux.us0_arlen",   "dm_sys_arlen");
//	&CONNECT("u_dbgtrmux.us0_arlock",  "dm_sys_arlock");
//	&CONNECT("u_dbgtrmux.us0_arprot",  "dm_sys_arprot");
//	&CONNECT("u_dbgtrmux.us0_arready", "dm_sys_arready");
//	&CONNECT("u_dbgtrmux.us0_arsize",  "dm_sys_arsize");
//	&CONNECT("u_dbgtrmux.us0_arvalid", "dm_sys_arvalid");
//	&CONNECT("u_dbgtrmux.us0_awaddr",  "dm_sys_awaddr");
//	&CONNECT("u_dbgtrmux.us0_awburst", "dm_sys_awburst");
//	&CONNECT("u_dbgtrmux.us0_awcache", "dm_sys_awcache");
//	&CONNECT("u_dbgtrmux.us0_awid",    "dm_sys_awid");
//	&CONNECT("u_dbgtrmux.us0_awlen",   "dm_sys_awlen");
//	&CONNECT("u_dbgtrmux.us0_awlock",  "dm_sys_awlock");
//	&CONNECT("u_dbgtrmux.us0_awprot",  "dm_sys_awprot");
//	&CONNECT("u_dbgtrmux.us0_awready", "dm_sys_awready");
//	&CONNECT("u_dbgtrmux.us0_awsize",  "dm_sys_awsize");
//	&CONNECT("u_dbgtrmux.us0_awvalid", "dm_sys_awvalid");
//	&CONNECT("u_dbgtrmux.us0_wdata",   "dm_sys_wdata");
//	&CONNECT("u_dbgtrmux.us0_wstrb",   "dm_sys_wstrb");
//	&CONNECT("u_dbgtrmux.us0_wlast",   "dm_sys_wlast");
//	&CONNECT("u_dbgtrmux.us0_wvalid",  "dm_sys_wvalid");
//	&CONNECT("u_dbgtrmux.us0_wready",  "dm_sys_wready");
//	&CONNECT("u_dbgtrmux.us0_bid",     "dm_sys_bid");
//	&CONNECT("u_dbgtrmux.us0_bresp",   "dm_sys_bresp");
//	&CONNECT("u_dbgtrmux.us0_bvalid",  "dm_sys_bvalid");
//	&CONNECT("u_dbgtrmux.us0_bready",  "dm_sys_bready");
//	&CONNECT("u_dbgtrmux.us0_rdata",   "dm_sys_rdata");
//	&CONNECT("u_dbgtrmux.us0_rresp",   "dm_sys_rresp");
//	&CONNECT("u_dbgtrmux.us0_rlast",   "dm_sys_rlast");
//	&CONNECT("u_dbgtrmux.us0_rid",     "dm_sys_rid");
//	&CONNECT("u_dbgtrmux.us0_rvalid",  "dm_sys_rvalid");
//	&CONNECT("u_dbgtrmux.us0_rready",  "dm_sys_rready");
//
//  # ----------- M1 ----------------
//	&CONNECT("u_dbgtrmux.us1_araddr",  "tbuf_sys_araddr");
//	&CONNECT("u_dbgtrmux.us1_arburst", "tbuf_sys_arburst");
//	&CONNECT("u_dbgtrmux.us1_arcache", "tbuf_sys_arcache");
//	&CONNECT("u_dbgtrmux.us1_arid",    "tbuf_sys_arid");
//	&CONNECT("u_dbgtrmux.us1_arlen",   "tbuf_sys_arlen");
//	&CONNECT("u_dbgtrmux.us1_arlock",  "tbuf_sys_arlock");
//	&CONNECT("u_dbgtrmux.us1_arprot",  "tbuf_sys_arprot");
//	&CONNECT("u_dbgtrmux.us1_arready", "tbuf_sys_arready");
//	&CONNECT("u_dbgtrmux.us1_arsize",  "tbuf_sys_arsize");
//	&CONNECT("u_dbgtrmux.us1_arvalid", "tbuf_sys_arvalid");
//	&CONNECT("u_dbgtrmux.us1_awaddr",  "tbuf_sys_awaddr");
//	&CONNECT("u_dbgtrmux.us1_awburst", "tbuf_sys_awburst");
//	&CONNECT("u_dbgtrmux.us1_awcache", "tbuf_sys_awcache");
//	&CONNECT("u_dbgtrmux.us1_awid",    "tbuf_sys_awid");
//	&CONNECT("u_dbgtrmux.us1_awlen",   "tbuf_sys_awlen");
//	&CONNECT("u_dbgtrmux.us1_awlock",  "tbuf_sys_awlock");
//	&CONNECT("u_dbgtrmux.us1_awprot",  "tbuf_sys_awprot");
//	&CONNECT("u_dbgtrmux.us1_awready", "tbuf_sys_awready");
//	&CONNECT("u_dbgtrmux.us1_awsize",  "tbuf_sys_awsize");
//	&CONNECT("u_dbgtrmux.us1_awvalid", "tbuf_sys_awvalid");
//	&CONNECT("u_dbgtrmux.us1_wdata",   "tbuf_sys_wdata");
//	&CONNECT("u_dbgtrmux.us1_wstrb",   "tbuf_sys_wstrb");
//	&CONNECT("u_dbgtrmux.us1_wlast",   "tbuf_sys_wlast");
//	&CONNECT("u_dbgtrmux.us1_wvalid",  "tbuf_sys_wvalid");
//	&CONNECT("u_dbgtrmux.us1_wready",  "tbuf_sys_wready");
//	&CONNECT("u_dbgtrmux.us1_bid",     "tbuf_sys_bid");
//	&CONNECT("u_dbgtrmux.us1_bresp",   "tbuf_sys_bresp");
//	&CONNECT("u_dbgtrmux.us1_bvalid",  "tbuf_sys_bvalid");
//	&CONNECT("u_dbgtrmux.us1_bready",  "tbuf_sys_bready");
//	&CONNECT("u_dbgtrmux.us1_rdata",   "tbuf_sys_rdata");
//	&CONNECT("u_dbgtrmux.us1_rresp",   "tbuf_sys_rresp");
//	&CONNECT("u_dbgtrmux.us1_rlast",   "tbuf_sys_rlast");
//	&CONNECT("u_dbgtrmux.us1_rid",     "tbuf_sys_rid");
//	&CONNECT("u_dbgtrmux.us1_rvalid",  "tbuf_sys_rvalid");
//	&CONNECT("u_dbgtrmux.us1_rready",  "tbuf_sys_rready");
// &ENDIF("PLATFORM_TRACE_TO_SMEM");
// &ENDIF("NDS_IO_TRACE_INSTR");
// &ENDIF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &ENDIF("PLATFORM_DEBUG_SUBSYSTEM");
//
//  #----------------------------------------------------------------------------
//
//	$ram = $BUS_SLV_RAM;
//	&CONNECT("u_axi_bmc.ds${ram}_araddr",  "ram_araddr");
//	&CONNECT("u_axi_bmc.ds${ram}_arburst", "ram_arburst");
//	&CONNECT("u_axi_bmc.ds${ram}_arcache", "ram_arcache");
//	&CONNECT("u_axi_bmc.ds${ram}_arid",    "ram_arid");
//	&CONNECT("u_axi_bmc.ds${ram}_arlen",   "ram_arlen");
//	&CONNECT("u_axi_bmc.ds${ram}_arlock",  "ram_arlock");
//	&CONNECT("u_axi_bmc.ds${ram}_arprot",  "ram_arprot");
//	&CONNECT("u_axi_bmc.ds${ram}_arready", "ram_arready");
//	&CONNECT("u_axi_bmc.ds${ram}_arsize",  "ram_arsize");
//	&CONNECT("u_axi_bmc.ds${ram}_arvalid", "ram_arvalid");
//
//	&CONNECT("u_axi_bmc.ds${ram}_awaddr",  "ram_awaddr");
//	&CONNECT("u_axi_bmc.ds${ram}_awburst", "ram_awburst");
//	&CONNECT("u_axi_bmc.ds${ram}_awcache", "ram_awcache");
//	&CONNECT("u_axi_bmc.ds${ram}_awid",    "ram_awid");
//	&CONNECT("u_axi_bmc.ds${ram}_awlen",   "ram_awlen");
//	&CONNECT("u_axi_bmc.ds${ram}_awlock",  "ram_awlock");
//	&CONNECT("u_axi_bmc.ds${ram}_awprot",  "ram_awprot");
//	&CONNECT("u_axi_bmc.ds${ram}_awready", "ram_awready");
//	&CONNECT("u_axi_bmc.ds${ram}_awsize",  "ram_awsize");
//	&CONNECT("u_axi_bmc.ds${ram}_awvalid", "ram_awvalid");
//
//	&CONNECT("u_axi_bmc.ds${ram}_wdata",   "ram_wdata");
//	&CONNECT("u_axi_bmc.ds${ram}_wstrb",   "ram_wstrb");
//	&CONNECT("u_axi_bmc.ds${ram}_wlast",   "ram_wlast");
//	&CONNECT("u_axi_bmc.ds${ram}_wvalid",  "ram_wvalid");
//	&CONNECT("u_axi_bmc.ds${ram}_wready",  "ram_wready");
//
//	&CONNECT("u_axi_bmc.ds${ram}_bid",     "ram_bid");
//	&CONNECT("u_axi_bmc.ds${ram}_bresp",   "ram_bresp");
//	&CONNECT("u_axi_bmc.ds${ram}_bvalid",  "ram_bvalid");
//	&CONNECT("u_axi_bmc.ds${ram}_bready",  "ram_bready");
//
//	&CONNECT("u_axi_bmc.ds${ram}_rdata",   "ram_rdata");
//	&CONNECT("u_axi_bmc.ds${ram}_rresp",   "ram_rresp");
//	&CONNECT("u_axi_bmc.ds${ram}_rlast",   "ram_rlast");
//	&CONNECT("u_axi_bmc.ds${ram}_rid",     "ram_rid");
//	&CONNECT("u_axi_bmc.ds${ram}_rvalid",  "ram_rvalid");
//	&CONNECT("u_axi_bmc.ds${ram}_rready",  "ram_rready");
//
//	$cpuslv = $BUS_SLV_CPUSLV;
//	&IFDEF("NDS_IO_SLAVEPORT");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_araddr",  "sys2slv_araddr");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_arburst", "sys2slv_arburst");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_arcache", "sys2slv_arcache");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_arid",    "sys2slv_arid");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_arlen",   "sys2slv_arlen");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_arlock",  "sys2slv_arlock");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_arprot",  "sys2slv_arprot");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_arready", "sys2slv_arready");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_arsize",  "sys2slv_arsize");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_arvalid", "sys2slv_arvalid");
//
//	&CONNECT("u_axi_bmc.ds${cpuslv}_awaddr",  "sys2slv_awaddr");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_awburst", "sys2slv_awburst");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_awcache", "sys2slv_awcache");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_awid",    "sys2slv_awid");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_awlen",   "sys2slv_awlen");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_awlock",  "sys2slv_awlock");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_awprot",  "sys2slv_awprot");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_awready", "sys2slv_awready");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_awsize",  "sys2slv_awsize");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_awvalid", "sys2slv_awvalid");
//
//	&CONNECT("u_axi_bmc.ds${cpuslv}_wdata",   "sys2slv_wdata");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_wstrb",   "sys2slv_wstrb");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_wlast",   "sys2slv_wlast");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_wvalid",  "sys2slv_wvalid");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_wready",  "sys2slv_wready");
//
//	&CONNECT("u_axi_bmc.ds${cpuslv}_bid",     "sys2slv_bid");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_bresp",   "sys2slv_bresp");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_bvalid",  "sys2slv_bvalid");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_bready",  "sys2slv_bready");
//
//	&CONNECT("u_axi_bmc.ds${cpuslv}_rdata",   "sys2slv_rdata");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_rresp",   "sys2slv_rresp");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_rlast",   "sys2slv_rlast");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_rid",     "sys2slv_rid");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_rvalid",  "sys2slv_rvalid");
//	&CONNECT("u_axi_bmc.ds${cpuslv}_rready",  "sys2slv_rready");

//		&GENERATE_IF("(CPUSUB_BIU_DATA_WIDTH > SLVPORT_DATA_WIDTH)", "gen_axi_slvport_sdn");
//	
//			#------ sizedn for gt-axibus to 32-hbmc ------
//			&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcsizedn300/hdl/atcsizedn300.v", "u_axi_slvport_sdn", {
//				ID_WIDTH	=> "CPUSUB_BIU_ID_WIDTH+4",
//				ADDR_WIDTH	=> "ADDR_WIDTH",
//				US_DATA_WIDTH	=> "CPUSUB_BIU_DATA_WIDTH",
//				DS_DATA_WIDTH	=> "SLVPORT_DATA_WIDTH",
//			});
//			&CONNECT("u_axi_slvport_sdn.aclk",		"aclk");
//			&CONNECT("u_axi_slvport_sdn.aresetn",		"aresetn");

//			&CONNECT("u_axi_slvport_sdn.us_araddr",		"sys2slv_araddr");
//			&CONNECT("u_axi_slvport_sdn.us_arburst",	"sys2slv_arburst");
//			&CONNECT("u_axi_slvport_sdn.us_arcache",	"sys2slv_arcache");
//			&CONNECT("u_axi_slvport_sdn.us_arid",		"sys2slv_arid");
//			&CONNECT("u_axi_slvport_sdn.us_arlen",		"sys2slv_arlen");
//			&CONNECT("u_axi_slvport_sdn.us_arlock",		"sys2slv_arlock");
//			&CONNECT("u_axi_slvport_sdn.us_arprot",		"sys2slv_arprot");
//			&CONNECT("u_axi_slvport_sdn.us_arsize",		"sys2slv_arsize");
//			&CONNECT("u_axi_slvport_sdn.us_arvalid",	"sys2slv_arvalid");
//			&CONNECT("u_axi_slvport_sdn.us_arready",	"sys2slv_arready");
//			&CONNECT("u_axi_slvport_sdn.us_awaddr",		"sys2slv_awaddr");
//			&CONNECT("u_axi_slvport_sdn.us_awburst",	"sys2slv_awburst");
//			&CONNECT("u_axi_slvport_sdn.us_awcache",	"sys2slv_awcache");
//			&CONNECT("u_axi_slvport_sdn.us_awid",		"sys2slv_awid");
//			&CONNECT("u_axi_slvport_sdn.us_awlen",		"sys2slv_awlen");
//			&CONNECT("u_axi_slvport_sdn.us_awlock",		"sys2slv_awlock");
//			&CONNECT("u_axi_slvport_sdn.us_awprot",		"sys2slv_awprot");
//			&CONNECT("u_axi_slvport_sdn.us_awsize",		"sys2slv_awsize");
//			&CONNECT("u_axi_slvport_sdn.us_awvalid",	"sys2slv_awvalid");
//			&CONNECT("u_axi_slvport_sdn.us_awready",	"sys2slv_awready");
//			&CONNECT("u_axi_slvport_sdn.us_wdata",		"sys2slv_wdata");
//			&CONNECT("u_axi_slvport_sdn.us_wlast",		"sys2slv_wlast");
//			&CONNECT("u_axi_slvport_sdn.us_wstrb",		"sys2slv_wstrb");
//			&CONNECT("u_axi_slvport_sdn.us_wvalid",		"sys2slv_wvalid");
//			&CONNECT("u_axi_slvport_sdn.us_wready",		"sys2slv_wready");
//			&CONNECT("u_axi_slvport_sdn.us_bready",		"sys2slv_bready");
//			&CONNECT("u_axi_slvport_sdn.us_bid",		"sys2slv_bid");
//			&CONNECT("u_axi_slvport_sdn.us_bresp",		"sys2slv_bresp");
//			&CONNECT("u_axi_slvport_sdn.us_bvalid",		"sys2slv_bvalid");
//			&CONNECT("u_axi_slvport_sdn.us_rdata",		"sys2slv_rdata");
//			&CONNECT("u_axi_slvport_sdn.us_rid",		"sys2slv_rid");
//			&CONNECT("u_axi_slvport_sdn.us_rlast",		"sys2slv_rlast");
//			&CONNECT("u_axi_slvport_sdn.us_rresp",		"sys2slv_rresp");
//			&CONNECT("u_axi_slvport_sdn.us_rvalid",		"sys2slv_rvalid");
//			&CONNECT("u_axi_slvport_sdn.us_rready",		"sys2slv_rready");
//		
//			&CONNECT("u_axi_slvport_sdn.ds_araddr",		"cpuslv_araddr");
//			&CONNECT("u_axi_slvport_sdn.ds_arburst",	"cpuslv_arburst");
//			&CONNECT("u_axi_slvport_sdn.ds_arcache",	"cpuslv_arcache");
//			&CONNECT("u_axi_slvport_sdn.ds_arlen",		"cpuslv_arlen");
//			&CONNECT("u_axi_slvport_sdn.ds_arlock",		"cpuslv_arlock");
//			&CONNECT("u_axi_slvport_sdn.ds_arprot",		"cpuslv_arprot");
//			&CONNECT("u_axi_slvport_sdn.ds_arsize",		"cpuslv_arsize");
//			&CONNECT("u_axi_slvport_sdn.ds_arvalid",	"cpuslv_arvalid");
//			&CONNECT("u_axi_slvport_sdn.ds_arready",	"cpuslv_arready");
//			&CONNECT("u_axi_slvport_sdn.ds_awaddr",		"cpuslv_awaddr");
//			&CONNECT("u_axi_slvport_sdn.ds_awburst",	"cpuslv_awburst");
//			&CONNECT("u_axi_slvport_sdn.ds_awcache",	"cpuslv_awcache");
//			&CONNECT("u_axi_slvport_sdn.ds_awlen",		"cpuslv_awlen");
//			&CONNECT("u_axi_slvport_sdn.ds_awlock",		"cpuslv_awlock");
//			&CONNECT("u_axi_slvport_sdn.ds_awprot",		"cpuslv_awprot");
//			&CONNECT("u_axi_slvport_sdn.ds_awsize",		"cpuslv_awsize");
//			&CONNECT("u_axi_slvport_sdn.ds_awvalid",	"cpuslv_awvalid");
//			&CONNECT("u_axi_slvport_sdn.ds_awready",	"cpuslv_awready");
//			&CONNECT("u_axi_slvport_sdn.ds_wdata",		"cpuslv_wdata");
//			&CONNECT("u_axi_slvport_sdn.ds_wlast",		"cpuslv_wlast");
//			&CONNECT("u_axi_slvport_sdn.ds_wstrb",		"cpuslv_wstrb");
//			&CONNECT("u_axi_slvport_sdn.ds_wvalid",		"cpuslv_wvalid");
//			&CONNECT("u_axi_slvport_sdn.ds_wready",		"cpuslv_wready");
//			&CONNECT("u_axi_slvport_sdn.ds_bresp",		"cpuslv_bresp");
//			&CONNECT("u_axi_slvport_sdn.ds_bvalid",		"cpuslv_bvalid");
//			&CONNECT("u_axi_slvport_sdn.ds_bready",		"cpuslv_bready");
//			&CONNECT("u_axi_slvport_sdn.ds_rdata",		"cpuslv_rdata");
//			&CONNECT("u_axi_slvport_sdn.ds_rlast",		"cpuslv_rlast");
//			&CONNECT("u_axi_slvport_sdn.ds_rresp",		"cpuslv_rresp");
//			&CONNECT("u_axi_slvport_sdn.ds_rvalid",		"cpuslv_rvalid");
//			&CONNECT("u_axi_slvport_sdn.ds_rready",		"cpuslv_rready");

//			:`ifdef NDS_IO_SLAVEPORT
//			:	`ifdef NDS_IO_AHB
//			:	`else
//			:	generate
//			:	if (CPUSUB_BIU_DATA_WIDTH > SLVPORT_DATA_WIDTH) begin: gen_connect_axi_slvport_sdn
//			:		assign cpuslv_arid = sys2slv_arid;
//			:		assign cpuslv_awid = sys2slv_awid;
//			:	end
//			:	else begin: gen_connect_axi_slvport
//			:			assign cpuslv_araddr   = sys2slv_araddr;
//			:			assign cpuslv_arburst  = sys2slv_arburst;
//			:			assign cpuslv_arcache  = sys2slv_arcache;
//			:			assign cpuslv_arid     = sys2slv_arid;
//			:			assign cpuslv_arlen    = sys2slv_arlen;
//			:			assign cpuslv_arlock   = sys2slv_arlock;
//			:			assign cpuslv_arprot   = sys2slv_arprot;
//			:			assign cpuslv_arsize   = sys2slv_arsize;
//			:			assign cpuslv_arvalid  = sys2slv_arvalid;
//			:			assign sys2slv_arready = cpuslv_arready;
//			:		
//			:			assign cpuslv_awaddr   = sys2slv_awaddr;
//			:			assign cpuslv_awburst  = sys2slv_awburst;
//			:			assign cpuslv_awcache  = sys2slv_awcache;
//			:			assign cpuslv_awid     = sys2slv_awid;
//			:			assign cpuslv_awlen    = sys2slv_awlen;
//			:			assign cpuslv_awlock   = sys2slv_awlock;
//			:			assign cpuslv_awprot   = sys2slv_awprot;
//			:			assign cpuslv_awsize   = sys2slv_awsize;
//			:			assign cpuslv_awvalid  = sys2slv_awvalid;
//			:			assign sys2slv_awready = cpuslv_awready;
//			:		
//			:			assign sys2slv_bid     = cpuslv_bid;
//			:			assign sys2slv_bresp   = cpuslv_bresp;
//			:			assign sys2slv_bvalid  = cpuslv_bvalid;
//			:			assign cpuslv_bready   = sys2slv_bready;
//			:		
//			:			assign sys2slv_rdata   = cpuslv_rdata;
//			:			assign sys2slv_rid     = cpuslv_rid;
//			:			assign sys2slv_rlast   = cpuslv_rlast;
//			:			assign sys2slv_rresp   = cpuslv_rresp;
//			:			assign sys2slv_rvalid  = cpuslv_rvalid;
//			:			assign cpuslv_rready   = sys2slv_rready;
//			:		
//			:			assign cpuslv_wdata    = sys2slv_wdata;
//			:			assign cpuslv_wlast    = sys2slv_wlast;
//			:			assign cpuslv_wstrb    = sys2slv_wstrb;
//			:			assign cpuslv_wvalid   = sys2slv_wvalid;
//			:			assign sys2slv_wready  = cpuslv_wready;
//			:	end
//			:	endgenerate
//			:	`endif // NDS_IO_AHB
//			:`endif // NDS_IO_SLAVEPORT
//		&ENDGENERATE();


//	&ENDIF("NDS_IO_SLAVEPORT");
//
//	$rom = $BUS_SLV_ROM;
//	&CONNECT("u_axi_bmc.ds${rom}_araddr",  "sys2rom_araddr[ADDR_MSB:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_arburst", "sys2rom_arburst[1:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_arcache", "sys2rom_arcache[3:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_arid",    "sys2rom_arid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_arlen",   "sys2rom_arlen[7:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_arlock",  "sys2rom_arlock");
//	&CONNECT("u_axi_bmc.ds${rom}_arprot",  "sys2rom_arprot[2:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_arready", "sys2rom_arready");
//	&CONNECT("u_axi_bmc.ds${rom}_arsize",  "sys2rom_arsize[2:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_arvalid", "sys2rom_arvalid");
//
//	&CONNECT("u_axi_bmc.ds${rom}_awaddr",  "sys2rom_awaddr[ADDR_MSB:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_awburst", "sys2rom_awburst[1:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_awcache", "sys2rom_awcache[3:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_awid",    "sys2rom_awid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_awlen",   "sys2rom_awlen[7:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_awlock",  "sys2rom_awlock");
//	&CONNECT("u_axi_bmc.ds${rom}_awprot",  "sys2rom_awprot[2:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_awready", "sys2rom_awready");
//	&CONNECT("u_axi_bmc.ds${rom}_awsize",  "sys2rom_awsize[2:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_awvalid", "sys2rom_awvalid");
//
//	&CONNECT("u_axi_bmc.ds${rom}_wdata",   "sys2rom_wdata[CPUSUB_BIU_DATA_MSB:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_wstrb",   "sys2rom_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_wlast",   "sys2rom_wlast");
//	&CONNECT("u_axi_bmc.ds${rom}_wvalid",  "sys2rom_wvalid");
//	&CONNECT("u_axi_bmc.ds${rom}_wready",  "sys2rom_wready");
//
//	&CONNECT("u_axi_bmc.ds${rom}_bid",     "sys2rom_bid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_bresp",   "sys2rom_bresp[1:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_bvalid",  "sys2rom_bvalid");
//	&CONNECT("u_axi_bmc.ds${rom}_bready",  "sys2rom_bready");
//
//	&CONNECT("u_axi_bmc.ds${rom}_rdata",   "sys2rom_rdata[CPUSUB_BIU_DATA_MSB:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_rresp",   "sys2rom_rresp[1:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_rlast",   "sys2rom_rlast");
//	&CONNECT("u_axi_bmc.ds${rom}_rid",     "sys2rom_rid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("u_axi_bmc.ds${rom}_rvalid",  "sys2rom_rvalid");
//	&CONNECT("u_axi_bmc.ds${rom}_rready",  "sys2rom_rready");
//
//	&FORCE("wire",	"sys2rom_araddr[ADDR_MSB:0]");
//	&FORCE("wire",	"sys2rom_arburst[1:0]");
//	&FORCE("wire",	"sys2rom_arcache[3:0]");
//	&FORCE("wire",	"sys2rom_arid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2rom_arlen[7:0]");
//	&FORCE("wire",	"sys2rom_arlock");
//	&FORCE("wire",	"sys2rom_arprot[2:0]");
//	&FORCE("wire",	"sys2rom_arready");
//	&FORCE("wire",	"sys2rom_arsize[2:0]");
//	&FORCE("wire",	"sys2rom_arvalid");
//
//	&FORCE("wire",	"sys2rom_awaddr[ADDR_MSB:0]");
//	&FORCE("wire",	"sys2rom_awburst[1:0]");
//	&FORCE("wire",	"sys2rom_awcache[3:0]");
//	&FORCE("wire",	"sys2rom_awid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2rom_awlen[7:0]");
//	&FORCE("wire",	"sys2rom_awlock");
//	&FORCE("wire",	"sys2rom_awprot[2:0]");
//	&FORCE("wire",	"sys2rom_awready");
//	&FORCE("wire",	"sys2rom_awsize[2:0]");
//	&FORCE("wire",	"sys2rom_awvalid");
//
//	&FORCE("wire",	"sys2rom_wdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire",	"sys2rom_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
//	&FORCE("wire",	"sys2rom_wlast");
//	&FORCE("wire",	"sys2rom_wvalid");
//	&FORCE("wire",	"sys2rom_wready");
//
//	&FORCE("wire",	"sys2rom_bid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2rom_bresp[1:0]");
//	&FORCE("wire",	"sys2rom_bvalid");
//	&FORCE("wire",	"sys2rom_bready");
//
//	&FORCE("wire",	"sys2rom_rdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire",	"sys2rom_rresp[1:0]");
//	&FORCE("wire",	"sys2rom_rlast");
//	&FORCE("wire",	"sys2rom_rid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2rom_rvalid");
//	&FORCE("wire",	"sys2rom_rready");

//
//	$hbmc = $BUS_SLV_HBMC;
//	&CONNECT("u_axi_bmc.ds${hbmc}_araddr",	"sys2hbmc_araddr[ADDR_MSB:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_arburst", "sys2hbmc_arburst[1:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_arcache", "sys2hbmc_arcache[3:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_arid",    "sys2hbmc_arid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_arlen",   "sys2hbmc_arlen[7:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_arlock",  "sys2hbmc_arlock");
//	&CONNECT("u_axi_bmc.ds${hbmc}_arprot",  "sys2hbmc_arprot[2:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_arready", "sys2hbmc_arready");
//	&CONNECT("u_axi_bmc.ds${hbmc}_arsize",  "sys2hbmc_arsize[2:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_arvalid", "sys2hbmc_arvalid");
//
//	&CONNECT("u_axi_bmc.ds${hbmc}_awaddr",	"sys2hbmc_awaddr[ADDR_MSB:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_awburst", "sys2hbmc_awburst[1:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_awcache", "sys2hbmc_awcache[3:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_awid",    "sys2hbmc_awid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_awlen",   "sys2hbmc_awlen[7:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_awlock",  "sys2hbmc_awlock");
//	&CONNECT("u_axi_bmc.ds${hbmc}_awprot",  "sys2hbmc_awprot[2:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_awready", "sys2hbmc_awready");
//	&CONNECT("u_axi_bmc.ds${hbmc}_awsize",  "sys2hbmc_awsize[2:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_awvalid", "sys2hbmc_awvalid");
//
//	&CONNECT("u_axi_bmc.ds${hbmc}_wdata",   "sys2hbmc_wdata[CPUSUB_BIU_DATA_MSB:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_wstrb",	"sys2hbmc_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_wlast",   "sys2hbmc_wlast");
//	&CONNECT("u_axi_bmc.ds${hbmc}_wvalid",  "sys2hbmc_wvalid");
//	&CONNECT("u_axi_bmc.ds${hbmc}_wready",  "sys2hbmc_wready");
//
//	&CONNECT("u_axi_bmc.ds${hbmc}_bid",     "sys2hbmc_bid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_bresp",   "sys2hbmc_bresp[1:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_bvalid",  "sys2hbmc_bvalid");
//	&CONNECT("u_axi_bmc.ds${hbmc}_bready",  "sys2hbmc_bready");
//
//	&CONNECT("u_axi_bmc.ds${hbmc}_rdata",   "sys2hbmc_rdata[CPUSUB_BIU_DATA_MSB:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_rresp",   "sys2hbmc_rresp[1:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_rlast",   "sys2hbmc_rlast");
//	&CONNECT("u_axi_bmc.ds${hbmc}_rid",     "sys2hbmc_rid[CPUSUB_BIU_ID_MSB+4:0]");
//	&CONNECT("u_axi_bmc.ds${hbmc}_rvalid",  "sys2hbmc_rvalid");
//	&CONNECT("u_axi_bmc.ds${hbmc}_rready",  "sys2hbmc_rready");

//	&FORCE("wire",	"sys2hbmc_araddr[ADDR_MSB:0]");
//	&FORCE("wire",	"sys2hbmc_arburst[1:0]");
//	&FORCE("wire",	"sys2hbmc_arcache[3:0]");
//	&FORCE("wire",	"sys2hbmc_arid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2hbmc_arlen[7:0]");
//	&FORCE("wire",	"sys2hbmc_arlock");
//	&FORCE("wire",	"sys2hbmc_arprot[2:0]");
//	&FORCE("wire",	"sys2hbmc_arready");
//	&FORCE("wire",	"sys2hbmc_arsize[2:0]");
//	&FORCE("wire",	"sys2hbmc_arvalid");
//
//	&FORCE("wire",	"sys2hbmc_awaddr[ADDR_MSB:0]");
//	&FORCE("wire",	"sys2hbmc_awburst[1:0]");
//	&FORCE("wire",	"sys2hbmc_awcache[3:0]");
//	&FORCE("wire",	"sys2hbmc_awid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2hbmc_awlen[7:0]");
//	&FORCE("wire",	"sys2hbmc_awlock");
//	&FORCE("wire",	"sys2hbmc_awprot[2:0]");
//	&FORCE("wire",	"sys2hbmc_awready");
//	&FORCE("wire",	"sys2hbmc_awsize[2:0]");
//	&FORCE("wire",	"sys2hbmc_awvalid");
//
//	&FORCE("wire",	"sys2hbmc_wdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire",	"sys2hbmc_wstrb[CPUSUB_BIU_WSTRB_MSB:0]");
//	&FORCE("wire",	"sys2hbmc_wlast");
//	&FORCE("wire",	"sys2hbmc_wvalid");
//	&FORCE("wire",	"sys2hbmc_wready");
//
//	&FORCE("wire",	"sys2hbmc_bid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2hbmc_bresp[1:0]");
//	&FORCE("wire",	"sys2hbmc_bvalid");
//	&FORCE("wire",	"sys2hbmc_bready");
//
//	&FORCE("wire",	"sys2hbmc_rdata[CPUSUB_BIU_DATA_MSB:0]");
//	&FORCE("wire",	"sys2hbmc_rresp[1:0]");
//	&FORCE("wire",	"sys2hbmc_rlast");
//	&FORCE("wire",	"sys2hbmc_rid[CPUSUB_BIU_ID_MSB+4:0]");
//	&FORCE("wire",	"sys2hbmc_rvalid");
//	&FORCE("wire",	"sys2hbmc_rready");
//
// &ENDGENERATE();
//
// &ENDIF("AE350_AXI_SUPPORT");
//
// &IFDEF("AE350_AHB_SUPPORT");
//	#------ instance AHB bus and force bus IO to wire ------
//	&INSTANCE("$PVC_LOCALDIR/andes_ip/peripheral_ip/atcbmc200/hdl/atcbmc200.v","u_ahb_bmc", {
//		ADDR_WIDTH => "32",
//		DATA_WIDTH => "CPUSUB_BIU_DATA_WIDTH",
//      });
//	for my $i ( 4, 6, 8 .. 15) {
//	&IFDEF("ATCBMC200_MST${i}_SUPPORT");
//		&CONNECT("u_ahb_bmc.hm${i}_hrdata" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hm${i}_hready" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hm${i}_hresp" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hm${i}_haddr" , "32'b0");
//		&CONNECT("u_ahb_bmc.hm${i}_hburst" , "3'b0");
//		&CONNECT("u_ahb_bmc.hm${i}_hprot" , "4'b0");
//		&CONNECT("u_ahb_bmc.hm${i}_hsize" , "3'b0");
//		&CONNECT("u_ahb_bmc.hm${i}_htrans" , "2'b0");
//		&CONNECT("u_ahb_bmc.hm${i}_hwrite" , "1'b0");
//		&CONNECT("u_ahb_bmc.hm${i}_hwdata" , "32'b0");
//	&ENDIF("ATCBMC200_MST${i}_SUPPORT");
//	}
//	for my $i ( 5 .. 14) {
//	&IFDEF("ATCBMC200_SLV${i}_SUPPORT");
//		&CONNECT("u_ahb_bmc.hs${i}_hrdata" , "{(CPUSUB_BIU_DATA_WIDTH){1'b0}}");
//		&CONNECT("u_ahb_bmc.hs${i}_bmc_hready" , "1'b1");
//		&CONNECT("u_ahb_bmc.hs${i}_hresp" , "2'b0");
//		&CONNECT("u_ahb_bmc.bmc_hs${i}_hready" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hs${i}_haddr" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hs${i}_hburst" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hs${i}_hprot" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hs${i}_hsel" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hs${i}_hsize" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hs${i}_htrans" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hs${i}_hwdata" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hs${i}_hwrite" , "/* NC */");
//	&ENDIF("ATCBMC200_SLV${i}_SUPPORT"); 
//	}
//	for ($i = 1; $i <= 10; $i++) {
//	&IFDEF("ATCBMC200_SLV${i}_SUPPORT");
//	&IFDEF("ATCBMC200_EXT_ENABLE");
//		&FORCE("wire", "ahb_slv${i}_en");
//	&ENDIF("ATCBMC200_EXT_ENABLE");
//	&ENDIF("ATCBMC200_SLV${i}_SUPPORT");
//	}
//	&FORCE("output", "bmc_intr");
//
//	#------ IO connect with AHB bus ------
//	&CONNECT("u_ahb_bmc.hclk",	"hclk");
//	&CONNECT("u_ahb_bmc.hresetn",	"hresetn");
//
//	&IFDEF("NDS_IO_BIU_X2");
//	$cpu = $BUS_MST_CPU_X2_I;
//	&CONNECT("u_ahb_bmc.hm${cpu}_haddr",  "cpu_i_haddr[31:0]");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hburst", "cpu_i_hburst");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hprot",  "cpu_i_hprot");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hresp",  "cpu_i_hresp");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hsize",  "cpu_i_hsize");
//	&CONNECT("u_ahb_bmc.hm${cpu}_htrans", "cpu_i_htrans");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hwdata", "cpu_i_hwdata");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hwrite", "cpu_i_hwrite");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hready", "cpu_i_hready");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hrdata", "cpu_i_hrdata");

//	$cpu = $BUS_MST_CPU_X2_D;
//	&CONNECT("u_ahb_bmc.hm${cpu}_haddr",  "cpu_d_haddr[31:0]");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hburst", "cpu_d_hburst");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hprot",  "cpu_d_hprot");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hresp",  "cpu_d_hresp");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hsize",  "cpu_d_hsize");
//	&CONNECT("u_ahb_bmc.hm${cpu}_htrans", "cpu_d_htrans");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hwdata", "cpu_d_hwdata");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hwrite", "cpu_d_hwrite");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hready", "cpu_d_hready");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hrdata", "cpu_d_hrdata");

//	&ELSE("NDS_IO_BIU_X2");
//	$cpu = $BUS_MST_CPU;
//	&CONNECT("u_ahb_bmc.hm${cpu}_haddr",  "cpu_haddr[31:0]");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hburst", "cpu_hburst");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hprot",  "cpu_hprot");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hresp",  "cpu_hresp");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hsize",  "cpu_hsize");
//	&CONNECT("u_ahb_bmc.hm${cpu}_htrans", "cpu_htrans");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hwdata", "cpu_hwdata");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hwrite", "cpu_hwrite");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hready", "cpu_hready");
//	&CONNECT("u_ahb_bmc.hm${cpu}_hrdata", "cpu_hrdata");
//	&ENDIF("NDS_IO_BIU_X2");
//
//	$dmac = $BUS_MST_DMAC0;
//	&IFDEF("AE350_DMA_AHB_SUPPORT");
//	&CONNECT("u_ahb_bmc.hm${dmac}_haddr",  "dmac_sys_haddr[31:0]");
//	&CONNECT("u_ahb_bmc.hm${dmac}_hburst", "dmac_sys_hburst");
//	&CONNECT("u_ahb_bmc.hm${dmac}_hprot",  "dmac_sys_hprot");
//	&CONNECT("u_ahb_bmc.hm${dmac}_hresp",  "dmac_sys_hresp");
//	&CONNECT("u_ahb_bmc.hm${dmac}_hsize",  "dmac_sys_hsize");
//	&CONNECT("u_ahb_bmc.hm${dmac}_htrans", "dmac_sys_htrans");
//	&CONNECT("u_ahb_bmc.hm${dmac}_hwdata", "dmac_sys_hwdata");
//	&CONNECT("u_ahb_bmc.hm${dmac}_hwrite", "dmac_sys_hwrite");
//	&CONNECT("u_ahb_bmc.hm${dmac}_hready", "dmac_sys_hready");
//	&CONNECT("u_ahb_bmc.hm${dmac}_hrdata", "dmac_sys_hrdata");
//
//	&FORCE("wire", "dmac_sys_haddr[ADDR_MSB:0]");
//	&FORCE("wire", "dmac_sys_hburst");
//	&FORCE("wire", "dmac_sys_hprot");
//	&FORCE("wire", "dmac_sys_hresp");
//	&FORCE("wire", "dmac_sys_hsize");
//	&FORCE("wire", "dmac_sys_htrans");
//	&FORCE("wire", "dmac_sys_hwdata[(DMAC_DATA_WIDTH-1):0]");
//	&FORCE("wire", "dmac_sys_hwrite");
//	&FORCE("wire", "dmac_sys_hready");
//	&FORCE("wire", "dmac_sys_hrdata[(DMAC_DATA_WIDTH-1):0]");
//	&ENDIF("AE350_DMA_AHB_SUPPORT");
//
//	$mstmac = $BUS_MST_MAC;
//	&IFDEF("AE350_MAC_SUPPORT");
//	&CONNECT("u_ahb_bmc.hm${mstmac}_haddr",  "mac_sys_haddr[31:0]");
//	&CONNECT("u_ahb_bmc.hm${mstmac}_hburst", "mac_sys_hburst");
//	&CONNECT("u_ahb_bmc.hm${mstmac}_hprot",  "mac_sys_hprot");
//	&CONNECT("u_ahb_bmc.hm${mstmac}_hresp",  "mac_sys_hresp");
//	&CONNECT("u_ahb_bmc.hm${mstmac}_hsize",  "mac_sys_hsize");
//	&CONNECT("u_ahb_bmc.hm${mstmac}_htrans", "mac_sys_htrans");
//	&CONNECT("u_ahb_bmc.hm${mstmac}_hwdata", "mac_sys_hwdata");
//	&CONNECT("u_ahb_bmc.hm${mstmac}_hwrite", "mac_sys_hwrite");
//	&CONNECT("u_ahb_bmc.hm${mstmac}_hready", "mac_sys_hreadyout");
//	&CONNECT("u_ahb_bmc.hm${mstmac}_hrdata", "mac_sys_hrdata");
//	&ENDIF("AE350_MAC_SUPPORT");
//
//      $mstlcdc = $BUS_MST_LCDC;
//      &IFDEF("AE350_LCDC_SUPPORT");
//      &CONNECT("u_ahb_bmc.hm${mstlcdc}_haddr",  "lcdc_sys_haddr[31:0]");
//      &CONNECT("u_ahb_bmc.hm${mstlcdc}_hburst", "lcdc_sys_hburst");
//      &CONNECT("u_ahb_bmc.hm${mstlcdc}_hprot",  "lcdc_sys_hprot");
//      &CONNECT("u_ahb_bmc.hm${mstlcdc}_hresp",  "lcdc_sys_hresp");
//      &CONNECT("u_ahb_bmc.hm${mstlcdc}_hsize",  "lcdc_sys_hsize");
//      &CONNECT("u_ahb_bmc.hm${mstlcdc}_htrans", "lcdc_sys_htrans");
//      &CONNECT("u_ahb_bmc.hm${mstlcdc}_hwdata", "lcdc_sys_hwdata");
//      &CONNECT("u_ahb_bmc.hm${mstlcdc}_hwrite", "lcdc_sys_hwrite");
//      &CONNECT("u_ahb_bmc.hm${mstlcdc}_hready", "lcdc_sys_hreadyout");
//      &CONNECT("u_ahb_bmc.hm${mstlcdc}_hrdata", "lcdc_sys_hrdata");
//      &ENDIF("AE350_LCDC_SUPPORT");
//
//	$debug = $BUS_MST_DEBUG;
// &IFDEF("PLATFORM_DEBUG_SUBSYSTEM");
// &IFDEF("PLATFORM_PLDM_SYS_BUS_ACCESS");
//	&CONNECT("u_ahb_bmc.hm${debug}_haddr",  "dm_sys_haddr[31:0]");
//	&CONNECT("u_ahb_bmc.hm${debug}_hburst", "dm_sys_hburst");
//	&CONNECT("u_ahb_bmc.hm${debug}_hprot",  "dm_sys_hprot");
//	&CONNECT("u_ahb_bmc.hm${debug}_hresp",  "dm_sys_hresp");
//	&CONNECT("u_ahb_bmc.hm${debug}_hsize",  "dm_sys_hsize");
//	&CONNECT("u_ahb_bmc.hm${debug}_htrans", "dm_sys_htrans");
//	&CONNECT("u_ahb_bmc.hm${debug}_hwdata", "dm_sys_hwdata");
//	&CONNECT("u_ahb_bmc.hm${debug}_hwrite", "dm_sys_hwrite");
//	&CONNECT("u_ahb_bmc.hm${debug}_hready", "dm_sys_hready");
//	&CONNECT("u_ahb_bmc.hm${debug}_hrdata", "dm_sys_hrdata");
// &ENDIF("PLATFORM_PLDM_SYS_BUS_ACCESS");
// &ENDIF("PLATFORM_DEBUG_SUBSYSTEM");

//
//   &IFDEF("ATCBMC200_AHB_SLV2");
//	&FORCE("wire",	"ram_haddr32[31:0]");
//   &ENDIF("ATCBMC200_AHB_SLV2");
//	&FORCE("wire",	"sys2rom_haddr32[31:0]");
//	&FORCE("wire",	"sys2hbmc_haddr32[31:0]");
//
//	$cpuslv = $BUS_SLV_CPUSLV;
//	&IFDEF("NDS_IO_SLAVEPORT");
//	&FORCE("wire",	"cpuslv_haddr32[31:0]");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_haddr",  "cpuslv_haddr32");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_hburst", "cpuslv_hburst");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_hprot",  "cpuslv_hprot");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_hresp",  "cpuslv_hresp");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_hsize",  "cpuslv_hsize");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_htrans", "cpuslv_htrans");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_hwdata", "cpuslv_hwdata");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_hwrite", "cpuslv_hwrite");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_hrdata", "cpuslv_hrdata");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_hsel",   "cpuslv_hsel");
//	&CONNECT("u_ahb_bmc.hs${cpuslv}_bmc_hready", "cpuslv_hreadyout");
//	&CONNECT("u_ahb_bmc.bmc_hs${cpuslv}_hready", "cpuslv_hready");
//	&ENDIF("NDS_IO_SLAVEPORT");
//
//	$ram = $BUS_SLV_RAM;
//	&CONNECT("u_ahb_bmc.hs${ram}_haddr",  "ram_haddr32");
//	&CONNECT("u_ahb_bmc.hs${ram}_hburst", "ram_hburst");
//	&CONNECT("u_ahb_bmc.hs${ram}_hprot",  "ram_hprot");
//	&CONNECT("u_ahb_bmc.hs${ram}_hresp",  "ram_hresp");
//	&CONNECT("u_ahb_bmc.hs${ram}_hsize",  "ram_hsize");
//	&CONNECT("u_ahb_bmc.hs${ram}_htrans", "ram_htrans");
//	&CONNECT("u_ahb_bmc.hs${ram}_hwdata", "ram_hwdata");
//	&CONNECT("u_ahb_bmc.hs${ram}_hwrite", "ram_hwrite");
//	&CONNECT("u_ahb_bmc.hs${ram}_hrdata", "ram_hrdata");
//	&CONNECT("u_ahb_bmc.hs${ram}_hsel",   "ram_hsel");
//	&CONNECT("u_ahb_bmc.hs${ram}_bmc_hready", "ram_hreadyout");
//	&CONNECT("u_ahb_bmc.bmc_hs${ram}_hready", "ram_hready");
//
//	$rom = $BUS_SLV_ROM;
//	&CONNECT("u_ahb_bmc.hs${rom}_haddr",  "sys2rom_haddr32");
//	&CONNECT("u_ahb_bmc.hs${rom}_hburst", "sys2rom_hburst");
//	&CONNECT("u_ahb_bmc.hs${rom}_hprot",  "sys2rom_hprot");
//	&CONNECT("u_ahb_bmc.hs${rom}_hresp",  "rom2sys_hresp");
//	&CONNECT("u_ahb_bmc.hs${rom}_hsize",  "sys2rom_hsize");
//	&CONNECT("u_ahb_bmc.hs${rom}_htrans", "sys2rom_htrans");
//	&CONNECT("u_ahb_bmc.hs${rom}_hwdata", "sys2rom_hwdata");
//	&CONNECT("u_ahb_bmc.hs${rom}_hwrite", "sys2rom_hwrite");
//	&CONNECT("u_ahb_bmc.hs${rom}_hrdata", "rom2sys_hrdata");
//	&CONNECT("u_ahb_bmc.hs${rom}_hsel",   "sys2rom_hsel");
//	&CONNECT("u_ahb_bmc.hs${rom}_bmc_hready", "rom2sys_hready");
//	&CONNECT("u_ahb_bmc.bmc_hs${rom}_hready", "sys2rom_hready");
//
//	$hbmc = $BUS_SLV_HBMC;
//	&CONNECT("u_ahb_bmc.hs${hbmc}_haddr",  "sys2hbmc_haddr32");
//	&CONNECT("u_ahb_bmc.hs${hbmc}_hburst", "sys2hbmc_hburst");
//	&CONNECT("u_ahb_bmc.hs${hbmc}_hprot",  "sys2hbmc_hprot");
//	&CONNECT("u_ahb_bmc.hs${hbmc}_hresp",  "hbmc2sys_hresp");
//	&CONNECT("u_ahb_bmc.hs${hbmc}_hsize",  "sys2hbmc_hsize");
//	&CONNECT("u_ahb_bmc.hs${hbmc}_htrans", "sys2hbmc_htrans");
//	&CONNECT("u_ahb_bmc.hs${hbmc}_hwdata", "sys2hbmc_hwdata");
//	&CONNECT("u_ahb_bmc.hs${hbmc}_hwrite", "sys2hbmc_hwrite");
//	&CONNECT("u_ahb_bmc.hs${hbmc}_hrdata", "hbmc2sys_hrdata");
//	&CONNECT("u_ahb_bmc.hs${hbmc}_hsel",   "sys2hbmc_hsel");
//	&CONNECT("u_ahb_bmc.hs${hbmc}_bmc_hready", "hbmc2sys_hready");
//	&CONNECT("u_ahb_bmc.bmc_hs${hbmc}_hready", "sys2hbmc_hready");
//
// 	$ahb_config = $BUS_SLV_DUMMY_BMC;
//	&IFDEF("ATCBMC200_AHB_SLV${ahb_config}"); 
//		&INSTANCE("$PVC_LOCALDIR/andes_ip/ae350/top/hdl/ae350_ahb_config.v", "u_ahb_config", {
//			DATA_WIDTH => "CPUSUB_BIU_DATA_WIDTH",
//		}); 
//		&CONNECT("u_ahb_config.hclk"		, "hclk");
//		&CONNECT("u_ahb_config.hresetn"		, "hresetn");
//		&CONNECT("u_ahb_config.hready_in"	, "bmc_hs${ahb_config}_hready");
//		&CONNECT("u_ahb_config.haddr"		, "hs${ahb_config}_haddr[31:0]");
//		&CONNECT("u_ahb_config.hsel"		, "hs${ahb_config}_hsel");
//		&CONNECT("u_ahb_config.hsize"		, "hs${ahb_config}_hsize");
//		&CONNECT("u_ahb_config.htrans"		, "hs${ahb_config}_htrans");
//		&CONNECT("u_ahb_config.hwdata"		, "hs${ahb_config}_hwdata[CPUSUB_BIU_DATA_MSB:0]");
//		&CONNECT("u_ahb_config.hwrite"		, "hs${ahb_config}_hwrite");
//		&CONNECT("u_ahb_config.hrdata"		, "hs${ahb_config}_hrdata[CPUSUB_BIU_DATA_MSB:0]");
//		&CONNECT("u_ahb_config.hready"		, "hs${ahb_config}_bmc_hready");
//		&CONNECT("u_ahb_config.hresp"		, "hs${ahb_config}_hresp");
//		&CONNECT("u_ahb_bmc.hs${ahb_config}_hburst" , "/* NC */");
//		&CONNECT("u_ahb_bmc.hs${ahb_config}_hprot" , "/* NC */");
//		&FORCE("wire",	"hs${ahb_config}_haddr[31:0]");
//		&FORCE("wire",	"hs${ahb_config}_hsel");
//		&FORCE("wire",	"hs${ahb_config}_hsize");
//		&FORCE("wire",	"hs${ahb_config}_htrans");
//		&FORCE("wire",	"hs${ahb_config}_hwdata[CPUSUB_BIU_DATA_MSB:0]");
//		&FORCE("wire",	"hs${ahb_config}_hwrite");
//		&FORCE("wire",	"hs${ahb_config}_hrdata[CPUSUB_BIU_DATA_MSB:0]");
//		&FORCE("wire",	"hs${ahb_config}_bmc_hready");
//		&FORCE("wire",	"hs${ahb_config}_hresp");
//	&ENDIF("ATCBMC200_AHB_SLV${ahb_config}"); 
//
// &ENDIF("AE350_AHB_SUPPORT");
//
//:`ifdef AE350_AHB_SUPPORT
//:	`ifdef NDS_IO_SLAVEPORT
//: generate
//: if (ADDR_WIDTH>32) begin: gen_cpuslv_haddr_gt_32
//: 	assign cpuslv_haddr	= {{(ADDR_WIDTH-32){1'b0}},cpuslv_haddr32};
//: end
//: else begin: gen_cpuslv_haddr_le_32
//: 	assign cpuslv_haddr	= cpuslv_haddr32;
//: end
//: endgenerate
//:	`endif // NDS_IO_SLAVEPORT
//: generate
//: if (ADDR_WIDTH>32) begin: gen_bus_haddr_gt_32
//:	`ifdef ATCBMC200_AHB_SLV2
//: 	assign ram_haddr	= {{(ADDR_WIDTH-32){1'b0}},ram_haddr32};
//:	`endif
//: 	assign sys2rom_haddr	= {{(ADDR_WIDTH-32){1'b0}},sys2rom_haddr32};
//: 	assign sys2hbmc_haddr	= {{(ADDR_WIDTH-32){1'b0}},sys2hbmc_haddr32};
//: end
//: else begin: gen_bus_haddr_le_32
//:	`ifdef ATCBMC200_AHB_SLV2
//: 	assign ram_haddr	= ram_haddr32;
//:	`endif
//: 	assign sys2rom_haddr	= sys2rom_haddr32;
//: 	assign sys2hbmc_haddr	= sys2hbmc_haddr32;
//: end
//: endgenerate
//:`endif // AE350_AHB_SUPPORT
//
// &ENDMODULE
// VPERL_END

// VPERL_GENERATED_BEGIN
module ae350_bus_connector (
`ifdef AE350_AXI_SUPPORT
	  ram_araddr,       // (u_axi_bmc) => ()
	  ram_arburst,      // (u_axi_bmc) => ()
	  ram_arcache,      // (u_axi_bmc) => ()
	  ram_arid,         // (u_axi_bmc) => ()
	  ram_arlen,        // (u_axi_bmc) => ()
	  ram_arlock,       // (u_axi_bmc) => ()
	  ram_arprot,       // (u_axi_bmc) => ()
	  ram_arready,      // (u_axi_bmc) <= ()
	  ram_arsize,       // (u_axi_bmc) => ()
	  ram_arvalid,      // (u_axi_bmc) => ()
	  ram_awaddr,       // (u_axi_bmc) => ()
	  ram_awburst,      // (u_axi_bmc) => ()
	  ram_awcache,      // (u_axi_bmc) => ()
	  ram_awid,         // (u_axi_bmc) => ()
	  ram_awlen,        // (u_axi_bmc) => ()
	  ram_awlock,       // (u_axi_bmc) => ()
	  ram_awprot,       // (u_axi_bmc) => ()
	  ram_awready,      // (u_axi_bmc) <= ()
	  ram_awsize,       // (u_axi_bmc) => ()
	  ram_awvalid,      // (u_axi_bmc) => ()
	  ram_bid,          // (u_axi_bmc) <= ()
	  ram_bready,       // (u_axi_bmc) => ()
	  ram_bresp,        // (u_axi_bmc) <= ()
	  ram_bvalid,       // (u_axi_bmc) <= ()
	  ram_rdata,        // (u_axi_bmc) <= ()
	  ram_rid,          // (u_axi_bmc) <= ()
	  ram_rlast,        // (u_axi_bmc) <= ()
	  ram_rready,       // (u_axi_bmc) => ()
	  ram_rresp,        // (u_axi_bmc) <= ()
	  ram_rvalid,       // (u_axi_bmc) <= ()
	  ram_wdata,        // (u_axi_bmc) => ()
	  ram_wlast,        // (u_axi_bmc) => ()
	  ram_wready,       // (u_axi_bmc) <= ()
	  ram_wstrb,        // (u_axi_bmc) => ()
	  ram_wvalid,       // (u_axi_bmc) => ()
`endif // AE350_AXI_SUPPORT
`ifdef AE350_DMA_AXI_SUPPORT
	  dmac0_araddr,     // () <= ()
	  dmac0_arburst,    // () <= ()
	  dmac0_arcache,    // () <= ()
	  dmac0_arid,       // () <= ()
	  dmac0_arlen,      // () <= ()
	  dmac0_arlock,     // () <= ()
	  dmac0_arprot,     // () <= ()
	  dmac0_arready,    // () => ()
	  dmac0_arsize,     // () <= ()
	  dmac0_arvalid,    // () <= ()
	  dmac0_awaddr,     // () <= ()
	  dmac0_awburst,    // () <= ()
	  dmac0_awcache,    // () <= ()
	  dmac0_awid,       // () <= ()
	  dmac0_awlen,      // () <= ()
	  dmac0_awlock,     // () <= ()
	  dmac0_awprot,     // () <= ()
	  dmac0_awready,    // () => ()
	  dmac0_awsize,     // () <= ()
	  dmac0_awvalid,    // () <= ()
	  dmac0_bid,        // () => ()
	  dmac0_bready,     // () <= ()
	  dmac0_bresp,      // () => ()
	  dmac0_bvalid,     // () => ()
	  dmac0_rdata,      // () => ()
	  dmac0_rid,        // () => ()
	  dmac0_rlast,      // () => ()
	  dmac0_rready,     // () <= ()
	  dmac0_rresp,      // () => ()
	  dmac0_rvalid,     // () => ()
	  dmac0_wdata,      // () <= ()
	  dmac0_wlast,      // () <= ()
	  dmac0_wready,     // () => ()
	  dmac0_wstrb,      // () <= ()
	  dmac0_wvalid,     // () <= ()
`endif // AE350_DMA_AXI_SUPPORT
`ifdef AE350_AHB_SUPPORT
	  ram_haddr,        // () => ()
	  bmc_intr,         // (u_ahb_bmc) => ()
	  ram_hburst,       // (u_ahb_bmc) => ()
	  ram_hprot,        // (u_ahb_bmc) => ()
	  ram_hrdata,       // (u_ahb_bmc) <= ()
	  ram_hready,       // (u_ahb_bmc) => ()
	  ram_hreadyout,    // (u_ahb_bmc) <= ()
	  ram_hresp,        // (u_ahb_bmc) <= ()
	  ram_hsel,         // (u_ahb_bmc) => ()
	  ram_hsize,        // (u_ahb_bmc) => ()
	  ram_htrans,       // (u_ahb_bmc) => ()
	  ram_hwdata,       // (u_ahb_bmc) => ()
	  ram_hwrite,       // (u_ahb_bmc) => ()
`endif // AE350_AHB_SUPPORT
`ifdef AE350_DMA_AHB_SUPPORT
	  dmac_haddr,       // () <= ()
	  dmac_hburst,      // () <= ()
	  dmac_hprot,       // () <= ()
	  dmac_hrdata,      // () => ()
	  dmac_hready,      // () => ()
	  dmac_hresp,       // () => ()
	  dmac_hsize,       // () <= ()
	  dmac_htrans,      // () <= ()
	  dmac_hwdata,      // () <= ()
	  dmac_hwrite,      // () <= ()
`endif // AE350_DMA_AHB_SUPPORT
`ifdef AE350_MAC_SUPPORT
	  mac_hburst,       // () <= ()
	  mac_hprot,        // () <= ()
	  mac_hreadyout,    // () => (sizeup_mac_ahbbus)
	  mac_hresp,        // () => ()
	  mac_hsize,        // () <= ()
	  mac_haddr,        // (sizeup_mac_ahbbus) <= ()
	  mac_hrdata,       // (sizeup_mac_ahbbus) => ()
	  mac_htrans,       // (sizeup_mac_ahbbus) <= ()
	  mac_hwdata,       // (sizeup_mac_ahbbus) <= ()
	  mac_hwrite,       // (sizeup_mac_ahbbus) <= ()
`endif // AE350_MAC_SUPPORT
`ifdef AE350_LCDC_SUPPORT
	  lcdc_hburst,      // () <= ()
	  lcdc_hprot,       // () <= ()
	  lcdc_hreadyout,   // () => (sizeup_lcdc_ahbbus)
	  lcdc_hresp,       // () => ()
	  lcdc_hsize,       // () <= ()
	  lcdc_haddr,       // (sizeup_lcdc_ahbbus) <= ()
	  lcdc_hrdata,      // (sizeup_lcdc_ahbbus) => ()
	  lcdc_htrans,      // (sizeup_lcdc_ahbbus) <= ()
	  lcdc_hwdata,      // (sizeup_lcdc_ahbbus) <= ()
	  lcdc_hwrite,      // (sizeup_lcdc_ahbbus) <= ()
`endif // AE350_LCDC_SUPPORT
`ifdef AE350_AXI_SUPPORT
   `ifdef NDS_IO_BIU_X2
	  cpu_d_araddr,     // (u_axi_bmc) <= ()
	  cpu_d_arburst,    // (u_axi_bmc) <= ()
	  cpu_d_arcache,    // (u_axi_bmc) <= ()
	  cpu_d_arid,       // (u_axi_bmc) <= ()
	  cpu_d_arlen,      // (u_axi_bmc) <= ()
	  cpu_d_arlock,     // (u_axi_bmc) <= ()
	  cpu_d_arprot,     // (u_axi_bmc) <= ()
	  cpu_d_arready,    // (u_axi_bmc) => ()
	  cpu_d_arsize,     // (u_axi_bmc) <= ()
	  cpu_d_arvalid,    // (u_axi_bmc) <= ()
	  cpu_d_awaddr,     // (u_axi_bmc) <= ()
	  cpu_d_awburst,    // (u_axi_bmc) <= ()
	  cpu_d_awcache,    // (u_axi_bmc) <= ()
	  cpu_d_awid,       // (u_axi_bmc) <= ()
	  cpu_d_awlen,      // (u_axi_bmc) <= ()
	  cpu_d_awlock,     // (u_axi_bmc) <= ()
	  cpu_d_awprot,     // (u_axi_bmc) <= ()
	  cpu_d_awready,    // (u_axi_bmc) => ()
	  cpu_d_awsize,     // (u_axi_bmc) <= ()
	  cpu_d_awvalid,    // (u_axi_bmc) <= ()
	  cpu_d_bid,        // (u_axi_bmc) => ()
	  cpu_d_bready,     // (u_axi_bmc) <= ()
	  cpu_d_bresp,      // (u_axi_bmc) => ()
	  cpu_d_bvalid,     // (u_axi_bmc) => ()
	  cpu_d_rdata,      // (u_axi_bmc) => ()
	  cpu_d_rid,        // (u_axi_bmc) => ()
	  cpu_d_rlast,      // (u_axi_bmc) => ()
	  cpu_d_rready,     // (u_axi_bmc) <= ()
	  cpu_d_rresp,      // (u_axi_bmc) => ()
	  cpu_d_rvalid,     // (u_axi_bmc) => ()
	  cpu_d_wdata,      // (u_axi_bmc) <= ()
	  cpu_d_wlast,      // (u_axi_bmc) <= ()
	  cpu_d_wready,     // (u_axi_bmc) => ()
	  cpu_d_wstrb,      // (u_axi_bmc) <= ()
	  cpu_d_wvalid,     // (u_axi_bmc) <= ()
	  cpu_i_araddr,     // (u_axi_bmc) <= ()
	  cpu_i_arburst,    // (u_axi_bmc) <= ()
	  cpu_i_arcache,    // (u_axi_bmc) <= ()
	  cpu_i_arid,       // (u_axi_bmc) <= ()
	  cpu_i_arlen,      // (u_axi_bmc) <= ()
	  cpu_i_arlock,     // (u_axi_bmc) <= ()
	  cpu_i_arprot,     // (u_axi_bmc) <= ()
	  cpu_i_arready,    // (u_axi_bmc) => ()
	  cpu_i_arsize,     // (u_axi_bmc) <= ()
	  cpu_i_arvalid,    // (u_axi_bmc) <= ()
	  cpu_i_awaddr,     // (u_axi_bmc) <= ()
	  cpu_i_awburst,    // (u_axi_bmc) <= ()
	  cpu_i_awcache,    // (u_axi_bmc) <= ()
	  cpu_i_awid,       // (u_axi_bmc) <= ()
	  cpu_i_awlen,      // (u_axi_bmc) <= ()
	  cpu_i_awlock,     // (u_axi_bmc) <= ()
	  cpu_i_awprot,     // (u_axi_bmc) <= ()
	  cpu_i_awready,    // (u_axi_bmc) => ()
	  cpu_i_awsize,     // (u_axi_bmc) <= ()
	  cpu_i_awvalid,    // (u_axi_bmc) <= ()
	  cpu_i_bid,        // (u_axi_bmc) => ()
	  cpu_i_bready,     // (u_axi_bmc) <= ()
	  cpu_i_bresp,      // (u_axi_bmc) => ()
	  cpu_i_bvalid,     // (u_axi_bmc) => ()
	  cpu_i_rdata,      // (u_axi_bmc) => ()
	  cpu_i_rid,        // (u_axi_bmc) => ()
	  cpu_i_rlast,      // (u_axi_bmc) => ()
	  cpu_i_rready,     // (u_axi_bmc) <= ()
	  cpu_i_rresp,      // (u_axi_bmc) => ()
	  cpu_i_rvalid,     // (u_axi_bmc) => ()
	  cpu_i_wdata,      // (u_axi_bmc) <= ()
	  cpu_i_wlast,      // (u_axi_bmc) <= ()
	  cpu_i_wready,     // (u_axi_bmc) => ()
	  cpu_i_wstrb,      // (u_axi_bmc) <= ()
	  cpu_i_wvalid,     // (u_axi_bmc) <= ()
   `else
	  cpu_araddr,       // (u_axi_bmc) <= ()
	  cpu_arburst,      // (u_axi_bmc) <= ()
	  cpu_arcache,      // (u_axi_bmc) <= ()
	  cpu_arid,         // (u_axi_bmc) <= ()
	  cpu_arlen,        // (u_axi_bmc) <= ()
	  cpu_arlock,       // (u_axi_bmc) <= ()
	  cpu_arprot,       // (u_axi_bmc) <= ()
	  cpu_arready,      // (u_axi_bmc) => ()
	  cpu_arsize,       // (u_axi_bmc) <= ()
	  cpu_arvalid,      // (u_axi_bmc) <= ()
	  cpu_awaddr,       // (u_axi_bmc) <= ()
	  cpu_awburst,      // (u_axi_bmc) <= ()
	  cpu_awcache,      // (u_axi_bmc) <= ()
	  cpu_awid,         // (u_axi_bmc) <= ()
	  cpu_awlen,        // (u_axi_bmc) <= ()
	  cpu_awlock,       // (u_axi_bmc) <= ()
	  cpu_awprot,       // (u_axi_bmc) <= ()
	  cpu_awready,      // (u_axi_bmc) => ()
	  cpu_awsize,       // (u_axi_bmc) <= ()
	  cpu_awvalid,      // (u_axi_bmc) <= ()
	  cpu_bid,          // (u_axi_bmc) => ()
	  cpu_bready,       // (u_axi_bmc) <= ()
	  cpu_bresp,        // (u_axi_bmc) => ()
	  cpu_bvalid,       // (u_axi_bmc) => ()
	  cpu_rdata,        // (u_axi_bmc) => ()
	  cpu_rid,          // (u_axi_bmc) => ()
	  cpu_rlast,        // (u_axi_bmc) => ()
	  cpu_rready,       // (u_axi_bmc) <= ()
	  cpu_rresp,        // (u_axi_bmc) => ()
	  cpu_rvalid,       // (u_axi_bmc) => ()
	  cpu_wdata,        // (u_axi_bmc) <= ()
	  cpu_wlast,        // (u_axi_bmc) <= ()
	  cpu_wready,       // (u_axi_bmc) => ()
	  cpu_wstrb,        // (u_axi_bmc) <= ()
	  cpu_wvalid,       // (u_axi_bmc) <= ()
   `endif // NDS_IO_BIU_X2
   `ifdef NDS_IO_SLAVEPORT
	  cpuslv_arid,      // () => ()
	  cpuslv_awid,      // () => ()
	  cpuslv_bid,       // () <= ()
	  cpuslv_rid,       // () <= ()
	  cpuslv_araddr,    // (u_axi_slvport_sdn) => ()
	  cpuslv_arburst,   // (u_axi_slvport_sdn) => ()
	  cpuslv_arcache,   // (u_axi_slvport_sdn) => ()
	  cpuslv_arlen,     // (u_axi_slvport_sdn) => ()
	  cpuslv_arlock,    // (u_axi_slvport_sdn) => ()
	  cpuslv_arprot,    // (u_axi_slvport_sdn) => ()
	  cpuslv_arready,   // (u_axi_slvport_sdn) <= ()
	  cpuslv_arsize,    // (u_axi_slvport_sdn) => ()
	  cpuslv_arvalid,   // (u_axi_slvport_sdn) => ()
	  cpuslv_awaddr,    // (u_axi_slvport_sdn) => ()
	  cpuslv_awburst,   // (u_axi_slvport_sdn) => ()
	  cpuslv_awcache,   // (u_axi_slvport_sdn) => ()
	  cpuslv_awlen,     // (u_axi_slvport_sdn) => ()
	  cpuslv_awlock,    // (u_axi_slvport_sdn) => ()
	  cpuslv_awprot,    // (u_axi_slvport_sdn) => ()
	  cpuslv_awready,   // (u_axi_slvport_sdn) <= ()
	  cpuslv_awsize,    // (u_axi_slvport_sdn) => ()
	  cpuslv_awvalid,   // (u_axi_slvport_sdn) => ()
	  cpuslv_bready,    // (u_axi_slvport_sdn) => ()
	  cpuslv_bresp,     // (u_axi_slvport_sdn) <= ()
	  cpuslv_bvalid,    // (u_axi_slvport_sdn) <= ()
	  cpuslv_rdata,     // (u_axi_slvport_sdn) <= ()
	  cpuslv_rlast,     // (u_axi_slvport_sdn) <= ()
	  cpuslv_rready,    // (u_axi_slvport_sdn) => ()
	  cpuslv_rresp,     // (u_axi_slvport_sdn) <= ()
	  cpuslv_rvalid,    // (u_axi_slvport_sdn) <= ()
	  cpuslv_wdata,     // (u_axi_slvport_sdn) => ()
	  cpuslv_wlast,     // (u_axi_slvport_sdn) => ()
	  cpuslv_wready,    // (u_axi_slvport_sdn) <= ()
	  cpuslv_wstrb,     // (u_axi_slvport_sdn) => ()
	  cpuslv_wvalid,    // (u_axi_slvport_sdn) => ()
   `endif // NDS_IO_SLAVEPORT
`endif // AE350_AXI_SUPPORT
`ifdef AE350_DMA_AXI_SUPPORT
   `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
	  dmac1_araddr,     // () <= ()
	  dmac1_arburst,    // () <= ()
	  dmac1_arcache,    // () <= ()
	  dmac1_arid,       // () <= ()
	  dmac1_arlen,      // () <= ()
	  dmac1_arlock,     // () <= ()
	  dmac1_arprot,     // () <= ()
	  dmac1_arready,    // () => ()
	  dmac1_arsize,     // () <= ()
	  dmac1_arvalid,    // () <= ()
	  dmac1_awaddr,     // () <= ()
	  dmac1_awburst,    // () <= ()
	  dmac1_awcache,    // () <= ()
	  dmac1_awid,       // () <= ()
	  dmac1_awlen,      // () <= ()
	  dmac1_awlock,     // () <= ()
	  dmac1_awprot,     // () <= ()
	  dmac1_awready,    // () => ()
	  dmac1_awsize,     // () <= ()
	  dmac1_awvalid,    // () <= ()
	  dmac1_bid,        // () => ()
	  dmac1_bready,     // () <= ()
	  dmac1_bresp,      // () => ()
	  dmac1_bvalid,     // () => ()
	  dmac1_rdata,      // () => ()
	  dmac1_rid,        // () => ()
	  dmac1_rlast,      // () => ()
	  dmac1_rready,     // () <= ()
	  dmac1_rresp,      // () => ()
	  dmac1_rvalid,     // () => ()
	  dmac1_wdata,      // () <= ()
	  dmac1_wlast,      // () <= ()
	  dmac1_wready,     // () => ()
	  dmac1_wstrb,      // () <= ()
	  dmac1_wvalid,     // () <= ()
   `endif // ATCDMAC300_DUAL_MASTER_IF_SUPPORT
`endif // AE350_DMA_AXI_SUPPORT
`ifdef NDS_IO_BIU_X2
   `ifdef AE350_AHB_SUPPORT
	  cpu_d_haddr,      // (u_ahb_bmc) <= ()
	  cpu_d_hburst,     // (u_ahb_bmc) <= ()
	  cpu_d_hprot,      // (u_ahb_bmc) <= ()
	  cpu_d_hrdata,     // (u_ahb_bmc) => ()
	  cpu_d_hready,     // (u_ahb_bmc) => ()
	  cpu_d_hresp,      // (u_ahb_bmc) => ()
	  cpu_d_hsize,      // (u_ahb_bmc) <= ()
	  cpu_d_htrans,     // (u_ahb_bmc) <= ()
	  cpu_d_hwdata,     // (u_ahb_bmc) <= ()
	  cpu_d_hwrite,     // (u_ahb_bmc) <= ()
	  cpu_i_haddr,      // (u_ahb_bmc) <= ()
	  cpu_i_hburst,     // (u_ahb_bmc) <= ()
	  cpu_i_hprot,      // (u_ahb_bmc) <= ()
	  cpu_i_hrdata,     // (u_ahb_bmc) => ()
	  cpu_i_hready,     // (u_ahb_bmc) => ()
	  cpu_i_hresp,      // (u_ahb_bmc) => ()
	  cpu_i_hsize,      // (u_ahb_bmc) <= ()
	  cpu_i_htrans,     // (u_ahb_bmc) <= ()
	  cpu_i_hwdata,     // (u_ahb_bmc) <= ()
	  cpu_i_hwrite,     // (u_ahb_bmc) <= ()
   `endif // AE350_AHB_SUPPORT
`else
   `ifdef AE350_AHB_SUPPORT
	  cpu_haddr,        // (u_ahb_bmc) <= ()
	  cpu_hburst,       // (u_ahb_bmc) <= ()
	  cpu_hprot,        // (u_ahb_bmc) <= ()
	  cpu_hrdata,       // (u_ahb_bmc) => ()
	  cpu_hready,       // (u_ahb_bmc) => ()
	  cpu_hresp,        // (u_ahb_bmc) => ()
	  cpu_hsize,        // (u_ahb_bmc) <= ()
	  cpu_htrans,       // (u_ahb_bmc) <= ()
	  cpu_hwdata,       // (u_ahb_bmc) <= ()
	  cpu_hwrite,       // (u_ahb_bmc) <= ()
   `endif // AE350_AHB_SUPPORT
`endif // NDS_IO_BIU_X2
`ifdef NDS_IO_SLAVEPORT
   `ifdef AE350_AHB_SUPPORT
	  cpuslv_haddr,     // () => ()
	  cpuslv_hburst,    // (u_ahb_bmc) => ()
	  cpuslv_hprot,     // (u_ahb_bmc) => ()
	  cpuslv_hrdata,    // (u_ahb_bmc) <= ()
	  cpuslv_hready,    // (u_ahb_bmc) => ()
	  cpuslv_hreadyout, // (u_ahb_bmc) <= ()
	  cpuslv_hresp,     // (u_ahb_bmc) <= ()
	  cpuslv_hsel,      // (u_ahb_bmc) => ()
	  cpuslv_hsize,     // (u_ahb_bmc) => ()
	  cpuslv_htrans,    // (u_ahb_bmc) => ()
	  cpuslv_hwdata,    // (u_ahb_bmc) => ()
	  cpuslv_hwrite,    // (u_ahb_bmc) => ()
   `endif // AE350_AHB_SUPPORT
`endif // NDS_IO_SLAVEPORT
`ifdef AE350_AXI_SUPPORT
   `ifdef PLATFORM_DEBUG_SUBSYSTEM
      `ifdef PLATFORM_PLDM_SYS_BUS_ACCESS
	  dm_sys_araddr,    // (u_dbgtrmux) <= ()
	  dm_sys_arburst,   // (u_dbgtrmux) <= ()
	  dm_sys_arcache,   // (u_dbgtrmux) <= ()
	  dm_sys_arid,      // (u_dbgtrmux) <= ()
	  dm_sys_arlen,     // (u_dbgtrmux) <= ()
	  dm_sys_arlock,    // (u_dbgtrmux) <= ()
	  dm_sys_arprot,    // (u_dbgtrmux) <= ()
	  dm_sys_arready,   // (u_dbgtrmux) => ()
	  dm_sys_arsize,    // (u_dbgtrmux) <= ()
	  dm_sys_arvalid,   // (u_dbgtrmux) <= ()
	  dm_sys_awaddr,    // (u_dbgtrmux) <= ()
	  dm_sys_awburst,   // (u_dbgtrmux) <= ()
	  dm_sys_awcache,   // (u_dbgtrmux) <= ()
	  dm_sys_awid,      // (u_dbgtrmux) <= ()
	  dm_sys_awlen,     // (u_dbgtrmux) <= ()
	  dm_sys_awlock,    // (u_dbgtrmux) <= ()
	  dm_sys_awprot,    // (u_dbgtrmux) <= ()
	  dm_sys_awready,   // (u_dbgtrmux) => ()
	  dm_sys_awsize,    // (u_dbgtrmux) <= ()
	  dm_sys_awvalid,   // (u_dbgtrmux) <= ()
	  dm_sys_bid,       // (u_dbgtrmux) => ()
	  dm_sys_bready,    // (u_dbgtrmux) <= ()
	  dm_sys_bresp,     // (u_dbgtrmux) => ()
	  dm_sys_bvalid,    // (u_dbgtrmux) => ()
	  dm_sys_rdata,     // (u_dbgtrmux) => ()
	  dm_sys_rid,       // (u_dbgtrmux) => ()
	  dm_sys_rlast,     // (u_dbgtrmux) => ()
	  dm_sys_rready,    // (u_dbgtrmux) <= ()
	  dm_sys_rresp,     // (u_dbgtrmux) => ()
	  dm_sys_rvalid,    // (u_dbgtrmux) => ()
	  dm_sys_wdata,     // (u_dbgtrmux) <= ()
	  dm_sys_wlast,     // (u_dbgtrmux) <= ()
	  dm_sys_wready,    // (u_dbgtrmux) => ()
	  dm_sys_wstrb,     // (u_dbgtrmux) <= ()
	  dm_sys_wvalid,    // (u_dbgtrmux) <= ()
      `endif // PLATFORM_PLDM_SYS_BUS_ACCESS
      `ifdef NDS_IO_TRACE_INSTR
	  tbuf_sys_araddr,  // (u_dbgtrmux) <= ()
	  tbuf_sys_arburst, // (u_dbgtrmux) <= ()
	  tbuf_sys_arcache, // (u_dbgtrmux) <= ()
	  tbuf_sys_arid,    // (u_dbgtrmux) <= ()
	  tbuf_sys_arlen,   // (u_dbgtrmux) <= ()
	  tbuf_sys_arlock,  // (u_dbgtrmux) <= ()
	  tbuf_sys_arprot,  // (u_dbgtrmux) <= ()
	  tbuf_sys_arready, // (u_dbgtrmux) => ()
	  tbuf_sys_arsize,  // (u_dbgtrmux) <= ()
	  tbuf_sys_arvalid, // (u_dbgtrmux) <= ()
	  tbuf_sys_awaddr,  // (u_dbgtrmux) <= ()
	  tbuf_sys_awburst, // (u_dbgtrmux) <= ()
	  tbuf_sys_awcache, // (u_dbgtrmux) <= ()
	  tbuf_sys_awid,    // (u_dbgtrmux) <= ()
	  tbuf_sys_awlen,   // (u_dbgtrmux) <= ()
	  tbuf_sys_awlock,  // (u_dbgtrmux) <= ()
	  tbuf_sys_awprot,  // (u_dbgtrmux) <= ()
	  tbuf_sys_awready, // (u_dbgtrmux) => ()
	  tbuf_sys_awsize,  // (u_dbgtrmux) <= ()
	  tbuf_sys_awvalid, // (u_dbgtrmux) <= ()
	  tbuf_sys_bid,     // (u_dbgtrmux) => ()
	  tbuf_sys_bready,  // (u_dbgtrmux) <= ()
	  tbuf_sys_bresp,   // (u_dbgtrmux) => ()
	  tbuf_sys_bvalid,  // (u_dbgtrmux) => ()
	  tbuf_sys_rdata,   // (u_dbgtrmux) => ()
	  tbuf_sys_rid,     // (u_dbgtrmux) => ()
	  tbuf_sys_rlast,   // (u_dbgtrmux) => ()
	  tbuf_sys_rready,  // (u_dbgtrmux) <= ()
	  tbuf_sys_rresp,   // (u_dbgtrmux) => ()
	  tbuf_sys_rvalid,  // (u_dbgtrmux) => ()
	  tbuf_sys_wdata,   // (u_dbgtrmux) <= ()
	  tbuf_sys_wlast,   // (u_dbgtrmux) <= ()
	  tbuf_sys_wready,  // (u_dbgtrmux) => ()
	  tbuf_sys_wstrb,   // (u_dbgtrmux) <= ()
	  tbuf_sys_wvalid,  // (u_dbgtrmux) <= ()
      `endif // NDS_IO_TRACE_INSTR
   `endif // PLATFORM_DEBUG_SUBSYSTEM
`endif // AE350_AXI_SUPPORT
`ifdef NDS_NHART
   `ifdef NDS_IO_L2C
      `ifdef NDS_IO_L2C_IO_COHERENCE
	  m4_araddr,        // () => ()
	  m4_arburst,       // () => ()
	  m4_arcache,       // () => ()
	  m4_arid,          // () => ()
	  m4_arlen,         // () => ()
	  m4_arlock,        // () => ()
	  m4_arprot,        // () => ()
	  m4_arready,       // () <= ()
	  m4_arsize,        // () => ()
	  m4_arvalid,       // () => ()
	  m4_awaddr,        // () => ()
	  m4_awburst,       // () => ()
	  m4_awcache,       // () => ()
	  m4_awid,          // () => ()
	  m4_awlen,         // () => ()
	  m4_awlock,        // () => ()
	  m4_awprot,        // () => ()
	  m4_awready,       // () <= ()
	  m4_awsize,        // () => ()
	  m4_awvalid,       // () => ()
	  m4_bid,           // () <= ()
	  m4_bready,        // () => ()
	  m4_bresp,         // () <= ()
	  m4_bvalid,        // () <= ()
	  m4_rdata,         // () <= ()
	  m4_rid,           // () <= ()
	  m4_rlast,         // () <= ()
	  m4_rready,        // () => ()
	  m4_rresp,         // () <= ()
	  m4_rvalid,        // () <= ()
	  m4_wdata,         // () => ()
	  m4_wlast,         // () => ()
	  m4_wready,        // () <= ()
	  m4_wstrb,         // () => ()
	  m4_wvalid,        // () => ()
      `endif // NDS_IO_L2C_IO_COHERENCE
   `endif // NDS_IO_L2C
`endif // NDS_NHART
`ifdef PLATFORM_DEBUG_SUBSYSTEM
   `ifdef PLATFORM_PLDM_SYS_BUS_ACCESS
      `ifdef AE350_AHB_SUPPORT
	  dm_sys_haddr,     // (u_ahb_bmc) <= ()
	  dm_sys_hburst,    // (u_ahb_bmc) <= ()
	  dm_sys_hprot,     // (u_ahb_bmc) <= ()
	  dm_sys_hrdata,    // (u_ahb_bmc) => ()
	  dm_sys_hready,    // (u_ahb_bmc) => ()
	  dm_sys_hresp,     // (u_ahb_bmc) => ()
	  dm_sys_hsize,     // (u_ahb_bmc) <= ()
	  dm_sys_htrans,    // (u_ahb_bmc) <= ()
	  dm_sys_hwdata,    // (u_ahb_bmc) <= ()
	  dm_sys_hwrite,    // (u_ahb_bmc) <= ()
      `endif // AE350_AHB_SUPPORT
   `endif // PLATFORM_PLDM_SYS_BUS_ACCESS
`endif // PLATFORM_DEBUG_SUBSYSTEM
	  hbmc_hready,      // () => ()
	  hbmc_hsel,        // () => ()
	  rom_hready,       // () => ()
	  rom_hsel,         // () => ()
	  aclk,             // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	  aresetn,          // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	  hclk,             // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	  hresetn,          // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	  rom_haddr,        // (u_ahb_rom_sdn) => ()
	  rom_hburst,       // (u_ahb_rom_sdn) => ()
	  rom_hprot,        // (u_ahb_rom_sdn) => ()
	  rom_hrdata,       // (u_ahb_rom_sdn) <= ()
	  rom_hreadyout,    // (u_ahb_rom_sdn) <= ()
	  rom_hresp,        // (u_ahb_rom_sdn) <= ()
	  rom_hsize,        // (u_ahb_rom_sdn) => ()
	  rom_htrans,       // (u_ahb_rom_sdn) => ()
	  rom_hwdata,       // (u_ahb_rom_sdn) => ()
	  rom_hwrite,       // (u_ahb_rom_sdn) => ()
	  hbmc_haddr,       // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
	  hbmc_hburst,      // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
	  hbmc_hprot,       // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
	  hbmc_hrdata,      // (u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	  hbmc_hreadyout,   // (u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	  hbmc_hresp,       // (u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	  hbmc_hsize,       // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
	  hbmc_htrans,      // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
	  hbmc_hwdata,      // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
	  hbmc_hwrite       // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
);

`ifdef NDS_NHART
localparam NHART                    = `NDS_NHART;
`else
localparam NHART                    = 1;
`endif // NDS_NHART
localparam PALEN			= `NDS_BIU_ADDR_WIDTH;
localparam BIU_ADDR_WIDTH		= `NDS_BIU_ADDR_WIDTH;
localparam BIU_ADDR_MSB		= BIU_ADDR_WIDTH - 1;
localparam ISA_BASE			= `NDS_ISA_BASE;
localparam XLEN			= ISA_BASE == "rv64i" ? 64 : 32;
localparam MMU_SCHEME			= `NDS_MMU_SCHEME;
localparam VALEN			= (MMU_SCHEME == "bare") ? PALEN : (MMU_SCHEME == "sv32") ? 32 : (MMU_SCHEME == "sv39") ? 39: 48;
`ifdef PLATFORM_FORCE_4GB_SPACE
localparam ADDR_WIDTH			= 32;
`else
localparam ADDR_WIDTH			= PALEN;
`endif // PLATFORM_FORCE_4GB_SPACE
localparam ADDR_MSB			= ADDR_WIDTH - 1;
localparam CPUCORE_BIU_ID_WIDTH	= `NDS_BIU_ID_WIDTH;
localparam CPUCORE_BIU_ID_MSB		= CPUCORE_BIU_ID_WIDTH - 1;
localparam CPUCORE_BIU_DATA_WIDTH	= `NDS_BIU_DATA_WIDTH;
localparam CPUCORE_BIU_DATA_MSB	= CPUCORE_BIU_DATA_WIDTH - 1;
localparam CPUCORE_BIU_WSTRB_WIDTH	= CPUCORE_BIU_DATA_WIDTH / 8;
localparam CPUCORE_BIU_WSTRB_MSB	= CPUCORE_BIU_WSTRB_WIDTH - 1;
localparam SNOOP_DISABLED		= `NDS_SNOOP_DISABLED;
`ifdef NDS_NHART
localparam CPUSUB_BIU_DATA_WIDTH	= `NDS_L2C_BIU_DATA_WIDTH;
localparam L2C_COHERENCE_PORT		= `NDS_L2C_COHERENCE_PORT;
localparam CPUSUB_BIU_ID_WIDTH	= ((L2C_COHERENCE_PORT=="no") && (NHART==1)) ? `NDS_BIU_ID_WIDTH : (`NDS_BIU_ID_WIDTH + 3);
localparam DMAC_DATA_WIDTH		= (L2C_COHERENCE_PORT=="yes") ? CPUCORE_BIU_DATA_WIDTH : CPUSUB_BIU_DATA_WIDTH;
localparam DMAC_ID_WIDTH		= (L2C_COHERENCE_PORT=="yes") ? CPUCORE_BIU_ID_WIDTH : CPUSUB_BIU_ID_WIDTH;
`else
localparam CPUSUB_BIU_DATA_WIDTH	= `NDS_BIU_DATA_WIDTH;
localparam CPUSUB_BIU_ID_WIDTH	= `NDS_BIU_ID_WIDTH;
localparam DMAC_DATA_WIDTH		= CPUSUB_BIU_DATA_WIDTH;
localparam DMAC_ID_WIDTH		= CPUSUB_BIU_ID_WIDTH;
`endif // NDS_NHART
localparam CPUSUB_BIU_ID_MSB		= CPUSUB_BIU_ID_WIDTH - 1;
localparam DMAC_WSTRB_WIDTH		= DMAC_DATA_WIDTH / 8;
localparam CPUSUB_BIU_DATA_MSB	= CPUSUB_BIU_DATA_WIDTH - 1;
localparam CPUSUB_BIU_WSTRB_WIDTH	= CPUSUB_BIU_DATA_WIDTH / 8;
localparam CPUSUB_BIU_WSTRB_MSB	= CPUSUB_BIU_WSTRB_WIDTH - 1;
localparam SLVPORT_DATA_WIDTH		= `NDS_SLAVE_PORT_DATA_WIDTH;
localparam SLVPORT_DATA_MSB		= SLVPORT_DATA_WIDTH - 1;
localparam SLVPORT_WSTRB_WIDTH	= SLVPORT_DATA_WIDTH / 8;
localparam SLVPORT_WSTRB_MSB		= SLVPORT_WSTRB_WIDTH - 1;
`ifdef AE350_AXI_SUPPORT
localparam SYSTEM_BUS_TYPE		= "axi";
`else
localparam SYSTEM_BUS_TYPE		= "ahb";
`endif // AE350_AXI_SUPPORT
`ifdef AE350_AXI_SUPPORT
localparam ROMHBMC_DATA_WIDTH		= 32;
`else
localparam ROMHBMC_DATA_WIDTH		= CPUSUB_BIU_DATA_WIDTH;
`endif // AE350_AXI_SUPPORT
localparam SYNC_STAGE                 = `NDS_SYNC_STAGE;
localparam ROMHBMC_DATA_MSB		= ROMHBMC_DATA_WIDTH - 1;
`ifdef PLATFORM_NO_HBMC_SYNCDN
localparam NO_HBMC_SYNCDN = 1;
`else
localparam NO_HBMC_SYNCDN = 0;
`endif // PLATFORM_NO_HBMC_SYNCDN

`ifdef AE350_AXI_SUPPORT
output                           [ADDR_MSB:0] ram_araddr;
output                                  [1:0] ram_arburst;
output                                  [3:0] ram_arcache;
output                [CPUSUB_BIU_ID_MSB+4:0] ram_arid;
output                                  [7:0] ram_arlen;
output                                        ram_arlock;
output                                  [2:0] ram_arprot;
input                                         ram_arready;
output                                  [2:0] ram_arsize;
output                                        ram_arvalid;
output                           [ADDR_MSB:0] ram_awaddr;
output                                  [1:0] ram_awburst;
output                                  [3:0] ram_awcache;
output                [CPUSUB_BIU_ID_MSB+4:0] ram_awid;
output                                  [7:0] ram_awlen;
output                                        ram_awlock;
output                                  [2:0] ram_awprot;
input                                         ram_awready;
output                                  [2:0] ram_awsize;
output                                        ram_awvalid;
input                 [CPUSUB_BIU_ID_MSB+4:0] ram_bid;
output                                        ram_bready;
input                                   [1:0] ram_bresp;
input                                         ram_bvalid;
input                 [CPUSUB_BIU_DATA_MSB:0] ram_rdata;
input                 [CPUSUB_BIU_ID_MSB+4:0] ram_rid;
input                                         ram_rlast;
output                                        ram_rready;
input                                   [1:0] ram_rresp;
input                                         ram_rvalid;
output                [CPUSUB_BIU_DATA_MSB:0] ram_wdata;
output                                        ram_wlast;
input                                         ram_wready;
output               [CPUSUB_BIU_WSTRB_MSB:0] ram_wstrb;
output                                        ram_wvalid;
`endif // AE350_AXI_SUPPORT
`ifdef AE350_DMA_AXI_SUPPORT
input                            [ADDR_MSB:0] dmac0_araddr;
input                                   [1:0] dmac0_arburst;
input                                   [3:0] dmac0_arcache;
input                   [(DMAC_ID_WIDTH-1):0] dmac0_arid;
input                                   [7:0] dmac0_arlen;
input                                         dmac0_arlock;
input                                   [2:0] dmac0_arprot;
output                                        dmac0_arready;
input                                   [2:0] dmac0_arsize;
input                                         dmac0_arvalid;
input                            [ADDR_MSB:0] dmac0_awaddr;
input                                   [1:0] dmac0_awburst;
input                                   [3:0] dmac0_awcache;
input                   [(DMAC_ID_WIDTH-1):0] dmac0_awid;
input                                   [7:0] dmac0_awlen;
input                                         dmac0_awlock;
input                                   [2:0] dmac0_awprot;
output                                        dmac0_awready;
input                                   [2:0] dmac0_awsize;
input                                         dmac0_awvalid;
output                  [(DMAC_ID_WIDTH-1):0] dmac0_bid;
input                                         dmac0_bready;
output                                  [1:0] dmac0_bresp;
output                                        dmac0_bvalid;
output                [(DMAC_DATA_WIDTH-1):0] dmac0_rdata;
output                  [(DMAC_ID_WIDTH-1):0] dmac0_rid;
output                                        dmac0_rlast;
input                                         dmac0_rready;
output                                  [1:0] dmac0_rresp;
output                                        dmac0_rvalid;
input                 [(DMAC_DATA_WIDTH-1):0] dmac0_wdata;
input                                         dmac0_wlast;
output                                        dmac0_wready;
input                [(DMAC_WSTRB_WIDTH-1):0] dmac0_wstrb;
input                                         dmac0_wvalid;
`endif // AE350_DMA_AXI_SUPPORT
`ifdef AE350_AHB_SUPPORT
output                           [ADDR_MSB:0] ram_haddr;
output                                        bmc_intr;
output                                  [2:0] ram_hburst;
output                                  [3:0] ram_hprot;
input                 [CPUSUB_BIU_DATA_MSB:0] ram_hrdata;
output                                        ram_hready;
input                                         ram_hreadyout;
input                                   [1:0] ram_hresp;
output                                        ram_hsel;
output                                  [2:0] ram_hsize;
output                                  [1:0] ram_htrans;
output                [CPUSUB_BIU_DATA_MSB:0] ram_hwdata;
output                                        ram_hwrite;
`endif // AE350_AHB_SUPPORT
`ifdef AE350_DMA_AHB_SUPPORT
input                                  [31:0] dmac_haddr;
input                                   [2:0] dmac_hburst;
input                                   [3:0] dmac_hprot;
output                [(DMAC_DATA_WIDTH-1):0] dmac_hrdata;
output                                        dmac_hready;
output                                  [1:0] dmac_hresp;
input                                   [2:0] dmac_hsize;
input                                   [1:0] dmac_htrans;
input                 [(DMAC_DATA_WIDTH-1):0] dmac_hwdata;
input                                         dmac_hwrite;
`endif // AE350_DMA_AHB_SUPPORT
`ifdef AE350_MAC_SUPPORT
input                                   [2:0] mac_hburst;
input                                   [3:0] mac_hprot;
output                                        mac_hreadyout;
output                                  [1:0] mac_hresp;
input                                   [2:0] mac_hsize;
input                                  [31:0] mac_haddr;
output                                 [31:0] mac_hrdata;
input                                   [1:0] mac_htrans;
input                                  [31:0] mac_hwdata;
input                                         mac_hwrite;
`endif // AE350_MAC_SUPPORT
`ifdef AE350_LCDC_SUPPORT
input                                   [2:0] lcdc_hburst;
input                                   [3:0] lcdc_hprot;
output                                        lcdc_hreadyout;
output                                  [1:0] lcdc_hresp;
input                                   [2:0] lcdc_hsize;
input                                  [31:0] lcdc_haddr;
output                                 [31:0] lcdc_hrdata;
input                                   [1:0] lcdc_htrans;
input                                  [31:0] lcdc_hwdata;
input                                         lcdc_hwrite;
`endif // AE350_LCDC_SUPPORT
`ifdef AE350_AXI_SUPPORT
   `ifdef NDS_IO_BIU_X2
input                            [ADDR_MSB:0] cpu_d_araddr;
input                                   [1:0] cpu_d_arburst;
input                                   [3:0] cpu_d_arcache;
input                   [CPUSUB_BIU_ID_MSB:0] cpu_d_arid;
input                                   [7:0] cpu_d_arlen;
input                                         cpu_d_arlock;
input                                   [2:0] cpu_d_arprot;
output                                        cpu_d_arready;
input                                   [2:0] cpu_d_arsize;
input                                         cpu_d_arvalid;
input                            [ADDR_MSB:0] cpu_d_awaddr;
input                                   [1:0] cpu_d_awburst;
input                                   [3:0] cpu_d_awcache;
input                   [CPUSUB_BIU_ID_MSB:0] cpu_d_awid;
input                                   [7:0] cpu_d_awlen;
input                                         cpu_d_awlock;
input                                   [2:0] cpu_d_awprot;
output                                        cpu_d_awready;
input                                   [2:0] cpu_d_awsize;
input                                         cpu_d_awvalid;
output                  [CPUSUB_BIU_ID_MSB:0] cpu_d_bid;
input                                         cpu_d_bready;
output                                  [1:0] cpu_d_bresp;
output                                        cpu_d_bvalid;
output                [CPUSUB_BIU_DATA_MSB:0] cpu_d_rdata;
output                  [CPUSUB_BIU_ID_MSB:0] cpu_d_rid;
output                                        cpu_d_rlast;
input                                         cpu_d_rready;
output                                  [1:0] cpu_d_rresp;
output                                        cpu_d_rvalid;
input                 [CPUSUB_BIU_DATA_MSB:0] cpu_d_wdata;
input                                         cpu_d_wlast;
output                                        cpu_d_wready;
input                [CPUSUB_BIU_WSTRB_MSB:0] cpu_d_wstrb;
input                                         cpu_d_wvalid;
input                            [ADDR_MSB:0] cpu_i_araddr;
input                                   [1:0] cpu_i_arburst;
input                                   [3:0] cpu_i_arcache;
input                   [CPUSUB_BIU_ID_MSB:0] cpu_i_arid;
input                                   [7:0] cpu_i_arlen;
input                                         cpu_i_arlock;
input                                   [2:0] cpu_i_arprot;
output                                        cpu_i_arready;
input                                   [2:0] cpu_i_arsize;
input                                         cpu_i_arvalid;
input                            [ADDR_MSB:0] cpu_i_awaddr;
input                                   [1:0] cpu_i_awburst;
input                                   [3:0] cpu_i_awcache;
input                   [CPUSUB_BIU_ID_MSB:0] cpu_i_awid;
input                                   [7:0] cpu_i_awlen;
input                                         cpu_i_awlock;
input                                   [2:0] cpu_i_awprot;
output                                        cpu_i_awready;
input                                   [2:0] cpu_i_awsize;
input                                         cpu_i_awvalid;
output                  [CPUSUB_BIU_ID_MSB:0] cpu_i_bid;
input                                         cpu_i_bready;
output                                  [1:0] cpu_i_bresp;
output                                        cpu_i_bvalid;
output                [CPUSUB_BIU_DATA_MSB:0] cpu_i_rdata;
output                  [CPUSUB_BIU_ID_MSB:0] cpu_i_rid;
output                                        cpu_i_rlast;
input                                         cpu_i_rready;
output                                  [1:0] cpu_i_rresp;
output                                        cpu_i_rvalid;
input                 [CPUSUB_BIU_DATA_MSB:0] cpu_i_wdata;
input                                         cpu_i_wlast;
output                                        cpu_i_wready;
input                [CPUSUB_BIU_WSTRB_MSB:0] cpu_i_wstrb;
input                                         cpu_i_wvalid;
   `else
input                            [ADDR_MSB:0] cpu_araddr;
input                                   [1:0] cpu_arburst;
input                                   [3:0] cpu_arcache;
input                   [CPUSUB_BIU_ID_MSB:0] cpu_arid;
input                                   [7:0] cpu_arlen;
input                                         cpu_arlock;
input                                   [2:0] cpu_arprot;
output                                        cpu_arready;
input                                   [2:0] cpu_arsize;
input                                         cpu_arvalid;
input                            [ADDR_MSB:0] cpu_awaddr;
input                                   [1:0] cpu_awburst;
input                                   [3:0] cpu_awcache;
input                   [CPUSUB_BIU_ID_MSB:0] cpu_awid;
input                                   [7:0] cpu_awlen;
input                                         cpu_awlock;
input                                   [2:0] cpu_awprot;
output                                        cpu_awready;
input                                   [2:0] cpu_awsize;
input                                         cpu_awvalid;
output                  [CPUSUB_BIU_ID_MSB:0] cpu_bid;
input                                         cpu_bready;
output                                  [1:0] cpu_bresp;
output                                        cpu_bvalid;
output                [CPUSUB_BIU_DATA_MSB:0] cpu_rdata;
output                  [CPUSUB_BIU_ID_MSB:0] cpu_rid;
output                                        cpu_rlast;
input                                         cpu_rready;
output                                  [1:0] cpu_rresp;
output                                        cpu_rvalid;
input                 [CPUSUB_BIU_DATA_MSB:0] cpu_wdata;
input                                         cpu_wlast;
output                                        cpu_wready;
input                [CPUSUB_BIU_WSTRB_MSB:0] cpu_wstrb;
input                                         cpu_wvalid;
   `endif // NDS_IO_BIU_X2
   `ifdef NDS_IO_SLAVEPORT
output                [CPUSUB_BIU_ID_MSB+4:0] cpuslv_arid;
output                [CPUSUB_BIU_ID_MSB+4:0] cpuslv_awid;
input                 [CPUSUB_BIU_ID_MSB+4:0] cpuslv_bid;
input                 [CPUSUB_BIU_ID_MSB+4:0] cpuslv_rid;
output                           [ADDR_MSB:0] cpuslv_araddr;
output                                  [1:0] cpuslv_arburst;
output                                  [3:0] cpuslv_arcache;
output                                  [7:0] cpuslv_arlen;
output                                        cpuslv_arlock;
output                                  [2:0] cpuslv_arprot;
input                                         cpuslv_arready;
output                                  [2:0] cpuslv_arsize;
output                                        cpuslv_arvalid;
output                           [ADDR_MSB:0] cpuslv_awaddr;
output                                  [1:0] cpuslv_awburst;
output                                  [3:0] cpuslv_awcache;
output                                  [7:0] cpuslv_awlen;
output                                        cpuslv_awlock;
output                                  [2:0] cpuslv_awprot;
input                                         cpuslv_awready;
output                                  [2:0] cpuslv_awsize;
output                                        cpuslv_awvalid;
output                                        cpuslv_bready;
input                                   [1:0] cpuslv_bresp;
input                                         cpuslv_bvalid;
input              [(SLVPORT_DATA_WIDTH-1):0] cpuslv_rdata;
input                                         cpuslv_rlast;
output                                        cpuslv_rready;
input                                   [1:0] cpuslv_rresp;
input                                         cpuslv_rvalid;
output             [(SLVPORT_DATA_WIDTH-1):0] cpuslv_wdata;
output                                        cpuslv_wlast;
input                                         cpuslv_wready;
output         [((SLVPORT_DATA_WIDTH/8)-1):0] cpuslv_wstrb;
output                                        cpuslv_wvalid;
   `endif // NDS_IO_SLAVEPORT
`endif // AE350_AXI_SUPPORT
`ifdef AE350_DMA_AXI_SUPPORT
   `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
input                            [ADDR_MSB:0] dmac1_araddr;
input                                   [1:0] dmac1_arburst;
input                                   [3:0] dmac1_arcache;
input                   [(DMAC_ID_WIDTH-1):0] dmac1_arid;
input                                   [7:0] dmac1_arlen;
input                                         dmac1_arlock;
input                                   [2:0] dmac1_arprot;
output                                        dmac1_arready;
input                                   [2:0] dmac1_arsize;
input                                         dmac1_arvalid;
input                            [ADDR_MSB:0] dmac1_awaddr;
input                                   [1:0] dmac1_awburst;
input                                   [3:0] dmac1_awcache;
input                   [(DMAC_ID_WIDTH-1):0] dmac1_awid;
input                                   [7:0] dmac1_awlen;
input                                         dmac1_awlock;
input                                   [2:0] dmac1_awprot;
output                                        dmac1_awready;
input                                   [2:0] dmac1_awsize;
input                                         dmac1_awvalid;
output                  [(DMAC_ID_WIDTH-1):0] dmac1_bid;
input                                         dmac1_bready;
output                                  [1:0] dmac1_bresp;
output                                        dmac1_bvalid;
output                [(DMAC_DATA_WIDTH-1):0] dmac1_rdata;
output                  [(DMAC_ID_WIDTH-1):0] dmac1_rid;
output                                        dmac1_rlast;
input                                         dmac1_rready;
output                                  [1:0] dmac1_rresp;
output                                        dmac1_rvalid;
input                 [(DMAC_DATA_WIDTH-1):0] dmac1_wdata;
input                                         dmac1_wlast;
output                                        dmac1_wready;
input                [(DMAC_WSTRB_WIDTH-1):0] dmac1_wstrb;
input                                         dmac1_wvalid;
   `endif // ATCDMAC300_DUAL_MASTER_IF_SUPPORT
`endif // AE350_DMA_AXI_SUPPORT
`ifdef NDS_IO_BIU_X2
   `ifdef AE350_AHB_SUPPORT
input                            [ADDR_MSB:0] cpu_d_haddr;
input                                   [2:0] cpu_d_hburst;
input                                   [3:0] cpu_d_hprot;
output                [CPUSUB_BIU_DATA_MSB:0] cpu_d_hrdata;
output                                        cpu_d_hready;
output                                  [1:0] cpu_d_hresp;
input                                   [2:0] cpu_d_hsize;
input                                   [1:0] cpu_d_htrans;
input                 [CPUSUB_BIU_DATA_MSB:0] cpu_d_hwdata;
input                                         cpu_d_hwrite;
input                            [ADDR_MSB:0] cpu_i_haddr;
input                                   [2:0] cpu_i_hburst;
input                                   [3:0] cpu_i_hprot;
output                [CPUSUB_BIU_DATA_MSB:0] cpu_i_hrdata;
output                                        cpu_i_hready;
output                                  [1:0] cpu_i_hresp;
input                                   [2:0] cpu_i_hsize;
input                                   [1:0] cpu_i_htrans;
input                 [CPUSUB_BIU_DATA_MSB:0] cpu_i_hwdata;
input                                         cpu_i_hwrite;
   `endif // AE350_AHB_SUPPORT
`else
   `ifdef AE350_AHB_SUPPORT
input                            [ADDR_MSB:0] cpu_haddr;
input                                   [2:0] cpu_hburst;
input                                   [3:0] cpu_hprot;
output                [CPUSUB_BIU_DATA_MSB:0] cpu_hrdata;
output                                        cpu_hready;
output                                  [1:0] cpu_hresp;
input                                   [2:0] cpu_hsize;
input                                   [1:0] cpu_htrans;
input                 [CPUSUB_BIU_DATA_MSB:0] cpu_hwdata;
input                                         cpu_hwrite;
   `endif // AE350_AHB_SUPPORT
`endif // NDS_IO_BIU_X2
`ifdef NDS_IO_SLAVEPORT
   `ifdef AE350_AHB_SUPPORT
output                           [ADDR_MSB:0] cpuslv_haddr;
output                                  [2:0] cpuslv_hburst;
output                                  [3:0] cpuslv_hprot;
input                 [CPUSUB_BIU_DATA_MSB:0] cpuslv_hrdata;
output                                        cpuslv_hready;
input                                         cpuslv_hreadyout;
input                                   [1:0] cpuslv_hresp;
output                                        cpuslv_hsel;
output                                  [2:0] cpuslv_hsize;
output                                  [1:0] cpuslv_htrans;
output                [CPUSUB_BIU_DATA_MSB:0] cpuslv_hwdata;
output                                        cpuslv_hwrite;
   `endif // AE350_AHB_SUPPORT
`endif // NDS_IO_SLAVEPORT
`ifdef AE350_AXI_SUPPORT
   `ifdef PLATFORM_DEBUG_SUBSYSTEM
      `ifdef PLATFORM_PLDM_SYS_BUS_ACCESS
input                            [ADDR_MSB:0] dm_sys_araddr;
input                                   [1:0] dm_sys_arburst;
input                                   [3:0] dm_sys_arcache;
input                   [CPUSUB_BIU_ID_MSB:0] dm_sys_arid;
input                                   [7:0] dm_sys_arlen;
input                                         dm_sys_arlock;
input                                   [2:0] dm_sys_arprot;
output                                        dm_sys_arready;
input                                   [2:0] dm_sys_arsize;
input                                         dm_sys_arvalid;
input                            [ADDR_MSB:0] dm_sys_awaddr;
input                                   [1:0] dm_sys_awburst;
input                                   [3:0] dm_sys_awcache;
input                   [CPUSUB_BIU_ID_MSB:0] dm_sys_awid;
input                                   [7:0] dm_sys_awlen;
input                                         dm_sys_awlock;
input                                   [2:0] dm_sys_awprot;
output                                        dm_sys_awready;
input                                   [2:0] dm_sys_awsize;
input                                         dm_sys_awvalid;
output                  [CPUSUB_BIU_ID_MSB:0] dm_sys_bid;
input                                         dm_sys_bready;
output                                  [1:0] dm_sys_bresp;
output                                        dm_sys_bvalid;
output                [CPUSUB_BIU_DATA_MSB:0] dm_sys_rdata;
output                  [CPUSUB_BIU_ID_MSB:0] dm_sys_rid;
output                                        dm_sys_rlast;
input                                         dm_sys_rready;
output                                  [1:0] dm_sys_rresp;
output                                        dm_sys_rvalid;
input                 [CPUSUB_BIU_DATA_MSB:0] dm_sys_wdata;
input                                         dm_sys_wlast;
output                                        dm_sys_wready;
input                [CPUSUB_BIU_WSTRB_MSB:0] dm_sys_wstrb;
input                                         dm_sys_wvalid;
      `endif // PLATFORM_PLDM_SYS_BUS_ACCESS
      `ifdef NDS_IO_TRACE_INSTR
input                  [(BIU_ADDR_WIDTH-1):0] tbuf_sys_araddr;
input                                   [1:0] tbuf_sys_arburst;
input                                   [3:0] tbuf_sys_arcache;
input                   [CPUSUB_BIU_ID_MSB:0] tbuf_sys_arid;
input                                   [7:0] tbuf_sys_arlen;
input                                         tbuf_sys_arlock;
input                                   [2:0] tbuf_sys_arprot;
output                                        tbuf_sys_arready;
input                                   [2:0] tbuf_sys_arsize;
input                                         tbuf_sys_arvalid;
input                  [(BIU_ADDR_WIDTH-1):0] tbuf_sys_awaddr;
input                                   [1:0] tbuf_sys_awburst;
input                                   [3:0] tbuf_sys_awcache;
input                   [CPUSUB_BIU_ID_MSB:0] tbuf_sys_awid;
input                                   [7:0] tbuf_sys_awlen;
input                                         tbuf_sys_awlock;
input                                   [2:0] tbuf_sys_awprot;
output                                        tbuf_sys_awready;
input                                   [2:0] tbuf_sys_awsize;
input                                         tbuf_sys_awvalid;
output                  [CPUSUB_BIU_ID_MSB:0] tbuf_sys_bid;
input                                         tbuf_sys_bready;
output                                  [1:0] tbuf_sys_bresp;
output                                        tbuf_sys_bvalid;
output          [(CPUSUB_BIU_DATA_WIDTH-1):0] tbuf_sys_rdata;
output                  [CPUSUB_BIU_ID_MSB:0] tbuf_sys_rid;
output                                        tbuf_sys_rlast;
input                                         tbuf_sys_rready;
output                                  [1:0] tbuf_sys_rresp;
output                                        tbuf_sys_rvalid;
input           [(CPUSUB_BIU_DATA_WIDTH-1):0] tbuf_sys_wdata;
input                                         tbuf_sys_wlast;
output                                        tbuf_sys_wready;
input       [((CPUSUB_BIU_DATA_WIDTH/8)-1):0] tbuf_sys_wstrb;
input                                         tbuf_sys_wvalid;
      `endif // NDS_IO_TRACE_INSTR
   `endif // PLATFORM_DEBUG_SUBSYSTEM
`endif // AE350_AXI_SUPPORT
`ifdef NDS_NHART
   `ifdef NDS_IO_L2C
      `ifdef NDS_IO_L2C_IO_COHERENCE
output                           [ADDR_MSB:0] m4_araddr;
output                                  [1:0] m4_arburst;
output                                  [3:0] m4_arcache;
output                 [CPUCORE_BIU_ID_MSB:0] m4_arid;
output                                  [7:0] m4_arlen;
output                                        m4_arlock;
output                                  [2:0] m4_arprot;
input                                         m4_arready;
output                                  [2:0] m4_arsize;
output                                        m4_arvalid;
output                           [ADDR_MSB:0] m4_awaddr;
output                                  [1:0] m4_awburst;
output                                  [3:0] m4_awcache;
output                 [CPUCORE_BIU_ID_MSB:0] m4_awid;
output                                  [7:0] m4_awlen;
output                                        m4_awlock;
output                                  [2:0] m4_awprot;
input                                         m4_awready;
output                                  [2:0] m4_awsize;
output                                        m4_awvalid;
input                  [CPUCORE_BIU_ID_MSB:0] m4_bid;
output                                        m4_bready;
input                                   [1:0] m4_bresp;
input                                         m4_bvalid;
input                [CPUCORE_BIU_DATA_MSB:0] m4_rdata;
input                  [CPUCORE_BIU_ID_MSB:0] m4_rid;
input                                         m4_rlast;
output                                        m4_rready;
input                                   [1:0] m4_rresp;
input                                         m4_rvalid;
output               [CPUCORE_BIU_DATA_MSB:0] m4_wdata;
output                                        m4_wlast;
input                                         m4_wready;
output              [CPUCORE_BIU_WSTRB_MSB:0] m4_wstrb;
output                                        m4_wvalid;
      `endif // NDS_IO_L2C_IO_COHERENCE
   `endif // NDS_IO_L2C
`endif // NDS_NHART
`ifdef PLATFORM_DEBUG_SUBSYSTEM
   `ifdef PLATFORM_PLDM_SYS_BUS_ACCESS
      `ifdef AE350_AHB_SUPPORT
input                            [ADDR_MSB:0] dm_sys_haddr;
input                                   [2:0] dm_sys_hburst;
input                                   [3:0] dm_sys_hprot;
output                [CPUSUB_BIU_DATA_MSB:0] dm_sys_hrdata;
output                                        dm_sys_hready;
output                                  [1:0] dm_sys_hresp;
input                                   [2:0] dm_sys_hsize;
input                                   [1:0] dm_sys_htrans;
input                 [CPUSUB_BIU_DATA_MSB:0] dm_sys_hwdata;
input                                         dm_sys_hwrite;
      `endif // AE350_AHB_SUPPORT
   `endif // PLATFORM_PLDM_SYS_BUS_ACCESS
`endif // PLATFORM_DEBUG_SUBSYSTEM
output                                        hbmc_hready;
output                                        hbmc_hsel;
output                                        rom_hready;
output                                        rom_hsel;
input                                         aclk;              // write clock
input                                         aresetn;
input                                         hclk;              // read clock
input                                         hresetn;
output                           [ADDR_MSB:0] rom_haddr;
output                                  [2:0] rom_hburst;
output                                  [3:0] rom_hprot;
input                                  [31:0] rom_hrdata;
input                                         rom_hreadyout;
input                                         rom_hresp;
output                                  [2:0] rom_hsize;
output                                  [1:0] rom_htrans;
output                                 [31:0] rom_hwdata;
output                                        rom_hwrite;
output                           [ADDR_MSB:0] hbmc_haddr;
output                                  [2:0] hbmc_hburst;
output                                  [3:0] hbmc_hprot;
input                                  [31:0] hbmc_hrdata;
input                                         hbmc_hreadyout;
input                                   [1:0] hbmc_hresp;
output                                  [2:0] hbmc_hsize;
output                                  [1:0] hbmc_htrans;
output                                 [31:0] hbmc_hwdata;
output                                        hbmc_hwrite;

`ifdef AE350_AXI_SUPPORT
wire                  [CPUSUB_BIU_ID_MSB+4:0] x2h_hbmc_arid;
wire                  [CPUSUB_BIU_ID_MSB+4:0] x2h_hbmc_awid;
wire                  [CPUSUB_BIU_ID_MSB+4:0] x2h_rom_arid;
wire                  [CPUSUB_BIU_ID_MSB+4:0] x2h_rom_awid;
wire                                          x2h_hbmc_arready;
wire                                          x2h_hbmc_awready;
wire                  [CPUSUB_BIU_ID_MSB+4:0] x2h_hbmc_bid;
wire                                    [1:0] x2h_hbmc_bresp;
wire                                          x2h_hbmc_bvalid;
wire                                   [31:0] x2h_hbmc_rdata;
wire                  [CPUSUB_BIU_ID_MSB+4:0] x2h_hbmc_rid;
wire                                          x2h_hbmc_rlast;
wire                                    [1:0] x2h_hbmc_rresp;
wire                                          x2h_hbmc_rvalid;
wire                                          x2h_hbmc_wready;
wire                                          x2h_rom_arready;
wire                                          x2h_rom_awready;
wire                  [CPUSUB_BIU_ID_MSB+4:0] x2h_rom_bid;
wire                                    [1:0] x2h_rom_bresp;
wire                                          x2h_rom_bvalid;
wire                                   [31:0] x2h_rom_rdata;
wire                  [CPUSUB_BIU_ID_MSB+4:0] x2h_rom_rid;
wire                                          x2h_rom_rlast;
wire                                    [1:0] x2h_rom_rresp;
wire                                          x2h_rom_rvalid;
wire                                          x2h_rom_wready;
wire                                          sys2hbmc_arready;
wire                                          sys2hbmc_awready;
wire                  [CPUSUB_BIU_ID_MSB+4:0] sys2hbmc_bid;
wire                                    [1:0] sys2hbmc_bresp;
wire                                          sys2hbmc_bvalid;
wire                  [CPUSUB_BIU_DATA_MSB:0] sys2hbmc_rdata;
wire                  [CPUSUB_BIU_ID_MSB+4:0] sys2hbmc_rid;
wire                                          sys2hbmc_rlast;
wire                                    [1:0] sys2hbmc_rresp;
wire                                          sys2hbmc_rvalid;
wire                                          sys2hbmc_wready;
wire                             [ADDR_MSB:0] x2h_hbmc_araddr;
wire                                    [1:0] x2h_hbmc_arburst;
wire                                    [3:0] x2h_hbmc_arcache;
wire                                    [7:0] x2h_hbmc_arlen;
wire                                          x2h_hbmc_arlock;
wire                                    [2:0] x2h_hbmc_arprot;
wire                                    [2:0] x2h_hbmc_arsize;
wire                                          x2h_hbmc_arvalid;
wire                             [ADDR_MSB:0] x2h_hbmc_awaddr;
wire                                    [1:0] x2h_hbmc_awburst;
wire                                    [3:0] x2h_hbmc_awcache;
wire                                    [7:0] x2h_hbmc_awlen;
wire                                          x2h_hbmc_awlock;
wire                                    [2:0] x2h_hbmc_awprot;
wire                                    [2:0] x2h_hbmc_awsize;
wire                                          x2h_hbmc_awvalid;
wire                                          x2h_hbmc_bready;
wire                                          x2h_hbmc_rready;
wire                                   [31:0] x2h_hbmc_wdata;
wire                                          x2h_hbmc_wlast;
wire                                    [3:0] x2h_hbmc_wstrb;
wire                                          x2h_hbmc_wvalid;
wire                                          sys2rom_arready;
wire                                          sys2rom_awready;
wire                  [CPUSUB_BIU_ID_MSB+4:0] sys2rom_bid;
wire                                    [1:0] sys2rom_bresp;
wire                                          sys2rom_bvalid;
wire                  [CPUSUB_BIU_DATA_MSB:0] sys2rom_rdata;
wire                  [CPUSUB_BIU_ID_MSB+4:0] sys2rom_rid;
wire                                          sys2rom_rlast;
wire                                    [1:0] sys2rom_rresp;
wire                                          sys2rom_rvalid;
wire                                          sys2rom_wready;
wire                             [ADDR_MSB:0] x2h_rom_araddr;
wire                                    [1:0] x2h_rom_arburst;
wire                                    [3:0] x2h_rom_arcache;
wire                                    [7:0] x2h_rom_arlen;
wire                                          x2h_rom_arlock;
wire                                    [2:0] x2h_rom_arprot;
wire                                    [2:0] x2h_rom_arsize;
wire                                          x2h_rom_arvalid;
wire                             [ADDR_MSB:0] x2h_rom_awaddr;
wire                                    [1:0] x2h_rom_awburst;
wire                                    [3:0] x2h_rom_awcache;
wire                                    [7:0] x2h_rom_awlen;
wire                                          x2h_rom_awlock;
wire                                    [2:0] x2h_rom_awprot;
wire                                    [2:0] x2h_rom_awsize;
wire                                          x2h_rom_awvalid;
wire                                          x2h_rom_bready;
wire                                          x2h_rom_rready;
wire                                   [31:0] x2h_rom_wdata;
wire                                          x2h_rom_wlast;
wire                                    [3:0] x2h_rom_wstrb;
wire                                          x2h_rom_wvalid;
wire                             [ADDR_MSB:0] sys2hbmc_araddr;
wire                                    [1:0] sys2hbmc_arburst;
wire                                    [3:0] sys2hbmc_arcache;
wire                  [CPUSUB_BIU_ID_MSB+4:0] sys2hbmc_arid;
wire                                    [7:0] sys2hbmc_arlen;
wire                                          sys2hbmc_arlock;
wire                                    [2:0] sys2hbmc_arprot;
wire                                    [2:0] sys2hbmc_arsize;
wire                                          sys2hbmc_arvalid;
wire                             [ADDR_MSB:0] sys2hbmc_awaddr;
wire                                    [1:0] sys2hbmc_awburst;
wire                                    [3:0] sys2hbmc_awcache;
wire                  [CPUSUB_BIU_ID_MSB+4:0] sys2hbmc_awid;
wire                                    [7:0] sys2hbmc_awlen;
wire                                          sys2hbmc_awlock;
wire                                    [2:0] sys2hbmc_awprot;
wire                                    [2:0] sys2hbmc_awsize;
wire                                          sys2hbmc_awvalid;
wire                                          sys2hbmc_bready;
wire                                          sys2hbmc_rready;
wire                  [CPUSUB_BIU_DATA_MSB:0] sys2hbmc_wdata;
wire                                          sys2hbmc_wlast;
wire                 [CPUSUB_BIU_WSTRB_MSB:0] sys2hbmc_wstrb;
wire                                          sys2hbmc_wvalid;
wire                             [ADDR_MSB:0] sys2rom_araddr;
wire                                    [1:0] sys2rom_arburst;
wire                                    [3:0] sys2rom_arcache;
wire                  [CPUSUB_BIU_ID_MSB+4:0] sys2rom_arid;
wire                                    [7:0] sys2rom_arlen;
wire                                          sys2rom_arlock;
wire                                    [2:0] sys2rom_arprot;
wire                                    [2:0] sys2rom_arsize;
wire                                          sys2rom_arvalid;
wire                             [ADDR_MSB:0] sys2rom_awaddr;
wire                                    [1:0] sys2rom_awburst;
wire                                    [3:0] sys2rom_awcache;
wire                  [CPUSUB_BIU_ID_MSB+4:0] sys2rom_awid;
wire                                    [7:0] sys2rom_awlen;
wire                                          sys2rom_awlock;
wire                                    [2:0] sys2rom_awprot;
wire                                    [2:0] sys2rom_awsize;
wire                                          sys2rom_awvalid;
wire                                          sys2rom_bready;
wire                                          sys2rom_rready;
wire                  [CPUSUB_BIU_DATA_MSB:0] sys2rom_wdata;
wire                                          sys2rom_wlast;
wire                 [CPUSUB_BIU_WSTRB_MSB:0] sys2rom_wstrb;
wire                                          sys2rom_wvalid;
`endif // AE350_AXI_SUPPORT
`ifdef AE350_AHB_SUPPORT
wire                                   [31:0] sys2hbmc_haddr32;
wire                                   [31:0] sys2rom_haddr32;
`endif // AE350_AHB_SUPPORT
`ifdef AE350_DMA_AHB_SUPPORT
wire                             [ADDR_MSB:0] dmac_haddr_ext;
`endif // AE350_DMA_AHB_SUPPORT
`ifdef AE350_MAC_SUPPORT
wire                             [ADDR_MSB:0] mac_sys_haddr;
wire                                    [2:0] mac_sys_hburst;
wire                                    [3:0] mac_sys_hprot;
wire                                    [2:0] mac_sys_hsize;
wire                                    [1:0] mac_sys_htrans;
wire                                          mac_sys_hwrite;
wire                  [(DMAC_DATA_WIDTH-1):0] mac_sys_hrdata;
wire                                          mac_sys_hreadyout;
wire                                    [1:0] mac_sys_hresp;
wire                  [(DMAC_DATA_WIDTH-1):0] mac_sys_hwdata;
`endif // AE350_MAC_SUPPORT
`ifdef AE350_LCDC_SUPPORT
wire                             [ADDR_MSB:0] lcdc_sys_haddr;
wire                                    [2:0] lcdc_sys_hburst;
wire                                    [3:0] lcdc_sys_hprot;
wire                                    [2:0] lcdc_sys_hsize;
wire                                    [1:0] lcdc_sys_htrans;
wire                                          lcdc_sys_hwrite;
wire                  [CPUSUB_BIU_DATA_MSB:0] lcdc_sys_hrdata;
wire                                          lcdc_sys_hreadyout;
wire                                    [1:0] lcdc_sys_hresp;
wire                  [CPUSUB_BIU_DATA_MSB:0] lcdc_sys_hwdata;
`endif // AE350_LCDC_SUPPORT
`ifdef AE350_L2M4_MSTMUX_SUPPORT
wire                                          mstmux_m4_arready;
wire                                          mstmux_m4_awready;
wire           [(CPUCORE_BIU_ID_WIDTH+4)-1:0] mstmux_m4_bid;
wire                                    [1:0] mstmux_m4_bresp;
wire                                          mstmux_m4_bvalid;
wire                 [CPUCORE_BIU_DATA_MSB:0] mstmux_m4_rdata;
wire           [(CPUCORE_BIU_ID_WIDTH+4)-1:0] mstmux_m4_rid;
wire                                          mstmux_m4_rlast;
wire                                    [1:0] mstmux_m4_rresp;
wire                                          mstmux_m4_rvalid;
wire                                          mstmux_m4_wready;
wire                             [ADDR_MSB:0] mstmux_m4_araddr;
wire                                    [1:0] mstmux_m4_arburst;
wire                                    [3:0] mstmux_m4_arcache;
wire           [(CPUCORE_BIU_ID_WIDTH+4)-1:0] mstmux_m4_arid;
wire                                    [7:0] mstmux_m4_arlen;
wire                                          mstmux_m4_arlock;
wire                                    [2:0] mstmux_m4_arprot;
wire                                    [2:0] mstmux_m4_arsize;
wire                                          mstmux_m4_arvalid;
wire                             [ADDR_MSB:0] mstmux_m4_awaddr;
wire                                    [1:0] mstmux_m4_awburst;
wire                                    [3:0] mstmux_m4_awcache;
wire           [(CPUCORE_BIU_ID_WIDTH+4)-1:0] mstmux_m4_awid;
wire                                    [7:0] mstmux_m4_awlen;
wire                                          mstmux_m4_awlock;
wire                                    [2:0] mstmux_m4_awprot;
wire                                    [2:0] mstmux_m4_awsize;
wire                                          mstmux_m4_awvalid;
wire                                          mstmux_m4_bready;
wire                                          mstmux_m4_rready;
wire                 [CPUCORE_BIU_DATA_MSB:0] mstmux_m4_wdata;
wire                                          mstmux_m4_wlast;
wire                [CPUCORE_BIU_WSTRB_MSB:0] mstmux_m4_wstrb;
wire                                          mstmux_m4_wvalid;
`endif // AE350_L2M4_MSTMUX_SUPPORT
`ifdef AE350_AXI_SUPPORT
   `ifdef AE350_DMA_AXI_SUPPORT
wire                             [ADDR_MSB:0] dmac0_sys_araddr;
wire                                    [1:0] dmac0_sys_arburst;
wire                                    [3:0] dmac0_sys_arcache;
wire                    [(DMAC_ID_WIDTH-1):0] dmac0_sys_arid;
wire                                    [7:0] dmac0_sys_arlen;
wire                                          dmac0_sys_arlock;
wire                                    [2:0] dmac0_sys_arprot;
wire                                    [2:0] dmac0_sys_arsize;
wire                                          dmac0_sys_arvalid;
wire                             [ADDR_MSB:0] dmac0_sys_awaddr;
wire                                    [1:0] dmac0_sys_awburst;
wire                                    [3:0] dmac0_sys_awcache;
wire                    [(DMAC_ID_WIDTH-1):0] dmac0_sys_awid;
wire                                    [7:0] dmac0_sys_awlen;
wire                                          dmac0_sys_awlock;
wire                                    [2:0] dmac0_sys_awprot;
wire                                    [2:0] dmac0_sys_awsize;
wire                                          dmac0_sys_awvalid;
wire                                          dmac0_sys_bready;
wire                                          dmac0_sys_rready;
wire                  [(DMAC_DATA_WIDTH-1):0] dmac0_sys_wdata;
wire                                          dmac0_sys_wlast;
wire                 [(DMAC_WSTRB_WIDTH-1):0] dmac0_sys_wstrb;
wire                                          dmac0_sys_wvalid;
wire                                          dmac0_sys_arready;
wire                                          dmac0_sys_awready;
wire                    [(DMAC_ID_WIDTH-1):0] dmac0_sys_bid;
wire                                    [1:0] dmac0_sys_bresp;
wire                                          dmac0_sys_bvalid;
wire                  [(DMAC_DATA_WIDTH-1):0] dmac0_sys_rdata;
wire                    [(DMAC_ID_WIDTH-1):0] dmac0_sys_rid;
wire                                          dmac0_sys_rlast;
wire                                    [1:0] dmac0_sys_rresp;
wire                                          dmac0_sys_rvalid;
wire                                          dmac0_sys_wready;
   `endif // AE350_DMA_AXI_SUPPORT
   `ifdef NDS_IO_SLAVEPORT
wire                       [(ADDR_WIDTH-1):0] sys2slv_araddr;
wire                                    [1:0] sys2slv_arburst;
wire                                    [3:0] sys2slv_arcache;
wire          [((CPUSUB_BIU_ID_WIDTH+4)-1):0] sys2slv_arid;
wire                                    [7:0] sys2slv_arlen;
wire                                          sys2slv_arlock;
wire                                    [2:0] sys2slv_arprot;
wire                                    [2:0] sys2slv_arsize;
wire                                          sys2slv_arvalid;
wire                       [(ADDR_WIDTH-1):0] sys2slv_awaddr;
wire                                    [1:0] sys2slv_awburst;
wire                                    [3:0] sys2slv_awcache;
wire          [((CPUSUB_BIU_ID_WIDTH+4)-1):0] sys2slv_awid;
wire                                    [7:0] sys2slv_awlen;
wire                                          sys2slv_awlock;
wire                                    [2:0] sys2slv_awprot;
wire                                    [2:0] sys2slv_awsize;
wire                                          sys2slv_awvalid;
wire                                          sys2slv_bready;
wire                                          sys2slv_rready;
wire            [(CPUSUB_BIU_DATA_WIDTH-1):0] sys2slv_wdata;
wire                                          sys2slv_wlast;
wire          [(CPUSUB_BIU_DATA_WIDTH/8)-1:0] sys2slv_wstrb;
wire                                          sys2slv_wvalid;
wire                                          sys2slv_arready;
wire                                          sys2slv_awready;
wire          [((CPUSUB_BIU_ID_WIDTH+4)-1):0] sys2slv_bid;
wire                                    [1:0] sys2slv_bresp;
wire                                          sys2slv_bvalid;
wire            [(CPUSUB_BIU_DATA_WIDTH-1):0] sys2slv_rdata;
wire          [((CPUSUB_BIU_ID_WIDTH+4)-1):0] sys2slv_rid;
wire                                          sys2slv_rlast;
wire                                    [1:0] sys2slv_rresp;
wire                                          sys2slv_rvalid;
wire                                          sys2slv_wready;
   `endif // NDS_IO_SLAVEPORT
   `ifdef AE350_MAC_SUPPORT
wire                    [(DMAC_ID_WIDTH-1):0] mac_sys_arid;
wire                                    [3:0] mac_sys_arlen_4bit;
wire                    [(DMAC_ID_WIDTH-1):0] mac_sys_awid;
wire                                    [3:0] mac_sys_awlen_4bit;
wire                             [ADDR_MSB:0] mac_sys_araddr;
wire                                    [1:0] mac_sys_arburst;
wire                                    [3:0] mac_sys_arcache;
wire                                    [7:0] mac_sys_arlen;
wire                                          mac_sys_arlock;
wire                                    [2:0] mac_sys_arprot;
wire                                    [2:0] mac_sys_arsize;
wire                                          mac_sys_arvalid;
wire                             [ADDR_MSB:0] mac_sys_awaddr;
wire                                    [1:0] mac_sys_awburst;
wire                                    [3:0] mac_sys_awcache;
wire                                    [7:0] mac_sys_awlen;
wire                                          mac_sys_awlock;
wire                                    [2:0] mac_sys_awprot;
wire                                    [2:0] mac_sys_awsize;
wire                                          mac_sys_awvalid;
wire                                          mac_sys_bready;
wire                                          mac_sys_rready;
wire                  [(DMAC_DATA_WIDTH-1):0] mac_sys_wdata;
wire                                          mac_sys_wlast;
wire                 [(DMAC_WSTRB_WIDTH-1):0] mac_sys_wstrb;
wire                                          mac_sys_wvalid;
wire                                          mac_sys_arready;
wire                                          mac_sys_awready;
wire                    [(DMAC_ID_WIDTH-1):0] mac_sys_bid;
wire                                    [1:0] mac_sys_bresp;
wire                                          mac_sys_bvalid;
wire                  [(DMAC_DATA_WIDTH-1):0] mac_sys_rdata;
wire                    [(DMAC_ID_WIDTH-1):0] mac_sys_rid;
wire                                          mac_sys_rlast;
wire                                    [1:0] mac_sys_rresp;
wire                                          mac_sys_rvalid;
wire                                          mac_sys_wready;
   `endif // AE350_MAC_SUPPORT
   `ifdef AE350_LCDC_SUPPORT
wire                    [CPUSUB_BIU_ID_MSB:0] lcdc_sys_arid;
wire                                    [3:0] lcdc_sys_arlen_4bit;
wire                    [CPUSUB_BIU_ID_MSB:0] lcdc_sys_awid;
wire                                    [3:0] lcdc_sys_awlen_4bit;
wire                             [ADDR_MSB:0] lcdc_sys_araddr;
wire                                    [1:0] lcdc_sys_arburst;
wire                                    [3:0] lcdc_sys_arcache;
wire                                    [7:0] lcdc_sys_arlen;
wire                                          lcdc_sys_arlock;
wire                                    [2:0] lcdc_sys_arprot;
wire                                    [2:0] lcdc_sys_arsize;
wire                                          lcdc_sys_arvalid;
wire                             [ADDR_MSB:0] lcdc_sys_awaddr;
wire                                    [1:0] lcdc_sys_awburst;
wire                                    [3:0] lcdc_sys_awcache;
wire                                    [7:0] lcdc_sys_awlen;
wire                                          lcdc_sys_awlock;
wire                                    [2:0] lcdc_sys_awprot;
wire                                    [2:0] lcdc_sys_awsize;
wire                                          lcdc_sys_awvalid;
wire                                          lcdc_sys_bready;
wire                                          lcdc_sys_rready;
wire                  [CPUSUB_BIU_DATA_MSB:0] lcdc_sys_wdata;
wire                                          lcdc_sys_wlast;
wire                 [CPUSUB_BIU_WSTRB_MSB:0] lcdc_sys_wstrb;
wire                                          lcdc_sys_wvalid;
wire                                          lcdc_sys_arready;
wire                                          lcdc_sys_awready;
wire                    [CPUSUB_BIU_ID_MSB:0] lcdc_sys_bid;
wire                                    [1:0] lcdc_sys_bresp;
wire                                          lcdc_sys_bvalid;
wire                  [CPUSUB_BIU_DATA_MSB:0] lcdc_sys_rdata;
wire                    [CPUSUB_BIU_ID_MSB:0] lcdc_sys_rid;
wire                                          lcdc_sys_rlast;
wire                                    [1:0] lcdc_sys_rresp;
wire                                          lcdc_sys_rvalid;
wire                                          lcdc_sys_wready;
   `endif // AE350_LCDC_SUPPORT
`endif // AE350_AXI_SUPPORT
`ifdef AE350_DMA_AXI_SUPPORT
   `ifdef AE350_L2M4_MSTMUX_SUPPORT
wire                             [ADDR_MSB:0] dmac0_mstmux_araddr;
wire                                    [1:0] dmac0_mstmux_arburst;
wire                                    [3:0] dmac0_mstmux_arcache;
wire                    [(DMAC_ID_WIDTH-1):0] dmac0_mstmux_arid;
wire                                    [7:0] dmac0_mstmux_arlen;
wire                                          dmac0_mstmux_arlock;
wire                                    [2:0] dmac0_mstmux_arprot;
wire                                    [2:0] dmac0_mstmux_arsize;
wire                                          dmac0_mstmux_arvalid;
wire                             [ADDR_MSB:0] dmac0_mstmux_awaddr;
wire                                    [1:0] dmac0_mstmux_awburst;
wire                                    [3:0] dmac0_mstmux_awcache;
wire                    [(DMAC_ID_WIDTH-1):0] dmac0_mstmux_awid;
wire                                    [7:0] dmac0_mstmux_awlen;
wire                                          dmac0_mstmux_awlock;
wire                                    [2:0] dmac0_mstmux_awprot;
wire                                    [2:0] dmac0_mstmux_awsize;
wire                                          dmac0_mstmux_awvalid;
wire                                          dmac0_mstmux_bready;
wire                                          dmac0_mstmux_rready;
wire                  [(DMAC_DATA_WIDTH-1):0] dmac0_mstmux_wdata;
wire                                          dmac0_mstmux_wlast;
wire                 [(DMAC_WSTRB_WIDTH-1):0] dmac0_mstmux_wstrb;
wire                                          dmac0_mstmux_wvalid;
wire                                          dmac0_mstmux_arready;
wire                                          dmac0_mstmux_awready;
wire                    [(DMAC_ID_WIDTH-1):0] dmac0_mstmux_bid;
wire                                    [1:0] dmac0_mstmux_bresp;
wire                                          dmac0_mstmux_bvalid;
wire                  [(DMAC_DATA_WIDTH-1):0] dmac0_mstmux_rdata;
wire                    [(DMAC_ID_WIDTH-1):0] dmac0_mstmux_rid;
wire                                          dmac0_mstmux_rlast;
wire                                    [1:0] dmac0_mstmux_rresp;
wire                                          dmac0_mstmux_rvalid;
wire                                          dmac0_mstmux_wready;
   `endif // AE350_L2M4_MSTMUX_SUPPORT
`endif // AE350_DMA_AXI_SUPPORT
`ifdef NDS_IO_SLAVEPORT
   `ifdef AE350_AHB_SUPPORT
wire                                   [31:0] cpuslv_haddr32;
   `endif // AE350_AHB_SUPPORT
`endif // NDS_IO_SLAVEPORT
`ifdef AE350_AHB_SUPPORT
   `ifdef AE350_DMA_AHB_SUPPORT
wire                             [ADDR_MSB:0] dmac_sys_haddr;
wire                                    [2:0] dmac_sys_hburst;
wire                                    [3:0] dmac_sys_hprot;
wire                                    [2:0] dmac_sys_hsize;
wire                                    [1:0] dmac_sys_htrans;
wire                  [(DMAC_DATA_WIDTH-1):0] dmac_sys_hwdata;
wire                                          dmac_sys_hwrite;
wire                  [(DMAC_DATA_WIDTH-1):0] dmac_sys_hrdata;
wire                                          dmac_sys_hready;
wire                                    [1:0] dmac_sys_hresp;
   `endif // AE350_DMA_AHB_SUPPORT
   `ifdef ATCBMC200_AHB_SLV2
wire                                   [31:0] ram_haddr32;
   `endif // ATCBMC200_AHB_SLV2
   `ifdef ATCBMC200_AHB_SLV15
wire                                          bmc_hs15_hready;
wire                                   [31:0] hs15_haddr;
wire                                          hs15_hsel;
wire                                    [2:0] hs15_hsize;
wire                                    [1:0] hs15_htrans;
wire                  [CPUSUB_BIU_DATA_MSB:0] hs15_hwdata;
wire                                          hs15_hwrite;
wire                                          hs15_bmc_hready;
wire                  [CPUSUB_BIU_DATA_MSB:0] hs15_hrdata;
wire                                    [1:0] hs15_hresp;
   `endif // ATCBMC200_AHB_SLV15
   `ifdef ATCBMC200_EXT_ENABLE
wire                                          ahb_slv10_en;
wire                                          ahb_slv1_en;
wire                                          ahb_slv2_en;
wire                                          ahb_slv3_en;
wire                                          ahb_slv4_en;
wire                                          ahb_slv5_en;
wire                                          ahb_slv6_en;
wire                                          ahb_slv7_en;
wire                                          ahb_slv8_en;
wire                                          ahb_slv9_en;
   `endif // ATCBMC200_EXT_ENABLE
`endif // AE350_AHB_SUPPORT
`ifdef AE350_MAC_SUPPORT
   `ifdef AE350_L2M4_MSTMUX_SUPPORT
wire                             [ADDR_MSB:0] mac_mstmux_araddr;
wire                                    [1:0] mac_mstmux_arburst;
wire                                    [3:0] mac_mstmux_arcache;
wire                    [(DMAC_ID_WIDTH-1):0] mac_mstmux_arid;
wire                                    [7:0] mac_mstmux_arlen;
wire                                          mac_mstmux_arlock;
wire                                    [2:0] mac_mstmux_arprot;
wire                                    [2:0] mac_mstmux_arsize;
wire                                          mac_mstmux_arvalid;
wire                             [ADDR_MSB:0] mac_mstmux_awaddr;
wire                                    [1:0] mac_mstmux_awburst;
wire                                    [3:0] mac_mstmux_awcache;
wire                    [(DMAC_ID_WIDTH-1):0] mac_mstmux_awid;
wire                                    [7:0] mac_mstmux_awlen;
wire                                          mac_mstmux_awlock;
wire                                    [2:0] mac_mstmux_awprot;
wire                                    [2:0] mac_mstmux_awsize;
wire                                          mac_mstmux_awvalid;
wire                                          mac_mstmux_bready;
wire                                          mac_mstmux_rready;
wire                  [(DMAC_DATA_WIDTH-1):0] mac_mstmux_wdata;
wire                                          mac_mstmux_wlast;
wire                 [(DMAC_WSTRB_WIDTH-1):0] mac_mstmux_wstrb;
wire                                          mac_mstmux_wvalid;
wire                                          mac_mstmux_arready;
wire                                          mac_mstmux_awready;
wire                    [(DMAC_ID_WIDTH-1):0] mac_mstmux_bid;
wire                                    [1:0] mac_mstmux_bresp;
wire                                          mac_mstmux_bvalid;
wire                  [(DMAC_DATA_WIDTH-1):0] mac_mstmux_rdata;
wire                    [(DMAC_ID_WIDTH-1):0] mac_mstmux_rid;
wire                                          mac_mstmux_rlast;
wire                                    [1:0] mac_mstmux_rresp;
wire                                          mac_mstmux_rvalid;
wire                                          mac_mstmux_wready;
   `endif // AE350_L2M4_MSTMUX_SUPPORT
`endif // AE350_MAC_SUPPORT
`ifdef AE350_AXI_SUPPORT
   `ifdef AE350_DMA_AXI_SUPPORT
      `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
wire                             [ADDR_MSB:0] dmac1_sys_araddr;
wire                                    [1:0] dmac1_sys_arburst;
wire                                    [3:0] dmac1_sys_arcache;
wire                    [(DMAC_ID_WIDTH-1):0] dmac1_sys_arid;
wire                                    [7:0] dmac1_sys_arlen;
wire                                          dmac1_sys_arlock;
wire                                    [2:0] dmac1_sys_arprot;
wire                                    [2:0] dmac1_sys_arsize;
wire                                          dmac1_sys_arvalid;
wire                             [ADDR_MSB:0] dmac1_sys_awaddr;
wire                                    [1:0] dmac1_sys_awburst;
wire                                    [3:0] dmac1_sys_awcache;
wire                    [(DMAC_ID_WIDTH-1):0] dmac1_sys_awid;
wire                                    [7:0] dmac1_sys_awlen;
wire                                          dmac1_sys_awlock;
wire                                    [2:0] dmac1_sys_awprot;
wire                                    [2:0] dmac1_sys_awsize;
wire                                          dmac1_sys_awvalid;
wire                                          dmac1_sys_bready;
wire                                          dmac1_sys_rready;
wire                  [(DMAC_DATA_WIDTH-1):0] dmac1_sys_wdata;
wire                                          dmac1_sys_wlast;
wire                 [(DMAC_WSTRB_WIDTH-1):0] dmac1_sys_wstrb;
wire                                          dmac1_sys_wvalid;
wire                                          dmac1_sys_arready;
wire                                          dmac1_sys_awready;
wire                    [(DMAC_ID_WIDTH-1):0] dmac1_sys_bid;
wire                                    [1:0] dmac1_sys_bresp;
wire                                          dmac1_sys_bvalid;
wire                  [(DMAC_DATA_WIDTH-1):0] dmac1_sys_rdata;
wire                    [(DMAC_ID_WIDTH-1):0] dmac1_sys_rid;
wire                                          dmac1_sys_rlast;
wire                                    [1:0] dmac1_sys_rresp;
wire                                          dmac1_sys_rvalid;
wire                                          dmac1_sys_wready;
      `endif // ATCDMAC300_DUAL_MASTER_IF_SUPPORT
   `endif // AE350_DMA_AXI_SUPPORT
   `ifdef PLATFORM_DEBUG_SUBSYSTEM
      `ifdef PLATFORM_PLDM_SYS_BUS_ACCESS
wire                             [ADDR_MSB:0] dbg_sys_araddr;
wire                                    [1:0] dbg_sys_arburst;
wire                                    [3:0] dbg_sys_arcache;
wire              [(CPUSUB_BIU_ID_WIDTH-1):0] dbg_sys_arid;
wire                                    [7:0] dbg_sys_arlen;
wire                                          dbg_sys_arlock;
wire                                    [2:0] dbg_sys_arprot;
wire                                    [2:0] dbg_sys_arsize;
wire                                          dbg_sys_arvalid;
wire                             [ADDR_MSB:0] dbg_sys_awaddr;
wire                                    [1:0] dbg_sys_awburst;
wire                                    [3:0] dbg_sys_awcache;
wire              [(CPUSUB_BIU_ID_WIDTH-1):0] dbg_sys_awid;
wire                                    [7:0] dbg_sys_awlen;
wire                                          dbg_sys_awlock;
wire                                    [2:0] dbg_sys_awprot;
wire                                    [2:0] dbg_sys_awsize;
wire                                          dbg_sys_awvalid;
wire                                          dbg_sys_bready;
wire                                          dbg_sys_rready;
wire            [(CPUSUB_BIU_DATA_WIDTH-1):0] dbg_sys_wdata;
wire                                          dbg_sys_wlast;
wire        [((CPUSUB_BIU_DATA_WIDTH/8)-1):0] dbg_sys_wstrb;
wire                                          dbg_sys_wvalid;
wire                                          dbg_sys_arready;
wire                                          dbg_sys_awready;
wire              [(CPUSUB_BIU_ID_WIDTH-1):0] dbg_sys_bid;
wire                                    [1:0] dbg_sys_bresp;
wire                                          dbg_sys_bvalid;
wire            [(CPUSUB_BIU_DATA_WIDTH-1):0] dbg_sys_rdata;
wire              [(CPUSUB_BIU_ID_WIDTH-1):0] dbg_sys_rid;
wire                                          dbg_sys_rlast;
wire                                    [1:0] dbg_sys_rresp;
wire                                          dbg_sys_rvalid;
wire                                          dbg_sys_wready;
         `ifdef NDS_IO_TRACE_INSTR
            `ifdef PLATFORM_TRACE_TO_SMEM
wire                                          mux_dm_tbuf_arready;
wire                                          mux_dm_tbuf_awready;
wire            [(CPUSUB_BIU_ID_WIDTH-1+4):0] mux_dm_tbuf_bid;
wire                                    [1:0] mux_dm_tbuf_bresp;
wire                                          mux_dm_tbuf_bvalid;
wire            [(CPUSUB_BIU_DATA_WIDTH-1):0] mux_dm_tbuf_rdata;
wire            [(CPUSUB_BIU_ID_WIDTH-1+4):0] mux_dm_tbuf_rid;
wire                                          mux_dm_tbuf_rlast;
wire                                    [1:0] mux_dm_tbuf_rresp;
wire                                          mux_dm_tbuf_rvalid;
wire                                          mux_dm_tbuf_wready;
wire                             [ADDR_MSB:0] mux_dm_tbuf_araddr;
wire                                    [1:0] mux_dm_tbuf_arburst;
wire                                    [3:0] mux_dm_tbuf_arcache;
wire            [(CPUSUB_BIU_ID_WIDTH-1+4):0] mux_dm_tbuf_arid;
wire                                    [7:0] mux_dm_tbuf_arlen;
wire                                          mux_dm_tbuf_arlock;
wire                                    [2:0] mux_dm_tbuf_arprot;
wire                                    [2:0] mux_dm_tbuf_arsize;
wire                                          mux_dm_tbuf_arvalid;
wire                             [ADDR_MSB:0] mux_dm_tbuf_awaddr;
wire                                    [1:0] mux_dm_tbuf_awburst;
wire                                    [3:0] mux_dm_tbuf_awcache;
wire            [(CPUSUB_BIU_ID_WIDTH-1+4):0] mux_dm_tbuf_awid;
wire                                    [7:0] mux_dm_tbuf_awlen;
wire                                          mux_dm_tbuf_awlock;
wire                                    [2:0] mux_dm_tbuf_awprot;
wire                                    [2:0] mux_dm_tbuf_awsize;
wire                                          mux_dm_tbuf_awvalid;
wire                                          mux_dm_tbuf_bready;
wire                                          mux_dm_tbuf_rready;
wire            [(CPUSUB_BIU_DATA_WIDTH-1):0] mux_dm_tbuf_wdata;
wire                                          mux_dm_tbuf_wlast;
wire        [((CPUSUB_BIU_DATA_WIDTH/8)-1):0] mux_dm_tbuf_wstrb;
wire                                          mux_dm_tbuf_wvalid;
            `endif // PLATFORM_TRACE_TO_SMEM
         `endif // NDS_IO_TRACE_INSTR
      `else
         `ifdef NDS_IO_TRACE_INSTR
            `ifdef PLATFORM_TRACE_TO_SMEM
wire                             [ADDR_MSB:0] dbg_sys_araddr;
wire                                    [1:0] dbg_sys_arburst;
wire                                    [3:0] dbg_sys_arcache;
wire              [(CPUSUB_BIU_ID_WIDTH-1):0] dbg_sys_arid;
wire                                    [7:0] dbg_sys_arlen;
wire                                          dbg_sys_arlock;
wire                                    [2:0] dbg_sys_arprot;
wire                                          dbg_sys_arready;
wire                                    [2:0] dbg_sys_arsize;
wire                                          dbg_sys_arvalid;
wire                             [ADDR_MSB:0] dbg_sys_awaddr;
wire                                    [1:0] dbg_sys_awburst;
wire                                    [3:0] dbg_sys_awcache;
wire              [(CPUSUB_BIU_ID_WIDTH-1):0] dbg_sys_awid;
wire                                    [7:0] dbg_sys_awlen;
wire                                          dbg_sys_awlock;
wire                                    [2:0] dbg_sys_awprot;
wire                                          dbg_sys_awready;
wire                                    [2:0] dbg_sys_awsize;
wire                                          dbg_sys_awvalid;
wire              [(CPUSUB_BIU_ID_WIDTH-1):0] dbg_sys_bid;
wire                                          dbg_sys_bready;
wire                                    [1:0] dbg_sys_bresp;
wire                                          dbg_sys_bvalid;
wire            [(CPUSUB_BIU_DATA_WIDTH-1):0] dbg_sys_rdata;
wire              [(CPUSUB_BIU_ID_WIDTH-1):0] dbg_sys_rid;
wire                                          dbg_sys_rlast;
wire                                          dbg_sys_rready;
wire                                    [1:0] dbg_sys_rresp;
wire                                          dbg_sys_rvalid;
wire            [(CPUSUB_BIU_DATA_WIDTH-1):0] dbg_sys_wdata;
wire                                          dbg_sys_wlast;
wire                                          dbg_sys_wready;
wire        [((CPUSUB_BIU_DATA_WIDTH/8)-1):0] dbg_sys_wstrb;
wire                                          dbg_sys_wvalid;
            `endif // PLATFORM_TRACE_TO_SMEM
         `endif // NDS_IO_TRACE_INSTR
      `endif // PLATFORM_PLDM_SYS_BUS_ACCESS
   `endif // PLATFORM_DEBUG_SUBSYSTEM
`endif // AE350_AXI_SUPPORT
wire                             [ADDR_MSB:0] sys2hbmc_haddr;
wire                                    [2:0] sys2hbmc_hburst;
wire                                    [3:0] sys2hbmc_hprot;
wire                                    [2:0] sys2hbmc_hsize;
wire                                    [1:0] sys2hbmc_htrans;
wire                     [ROMHBMC_DATA_MSB:0] sys2hbmc_hwdata;
wire                                          sys2hbmc_hwrite;
wire                             [ADDR_MSB:0] sys2rom_haddr;
wire                                    [2:0] sys2rom_hburst;
wire                                    [3:0] sys2rom_hprot;
wire                                    [2:0] sys2rom_hsize;
wire                                    [1:0] sys2rom_htrans;
wire                     [ROMHBMC_DATA_MSB:0] sys2rom_hwdata;
wire                                          sys2rom_hwrite;
wire                                          sys2hbmc_hready;
wire                                          sys2hbmc_hsel;
wire                                          sys2rom_hready;
wire                                          sys2rom_hsel;
wire                     [ROMHBMC_DATA_MSB:0] rom2sys_hrdata;
wire                                          rom2sys_hready;
wire                                    [1:0] rom2sys_hresp;
wire                     [ROMHBMC_DATA_MSB:0] hbmc2sys_hrdata;
wire                                          hbmc2sys_hready;
wire                                    [1:0] hbmc2sys_hresp;

`ifdef NDS_IO_AHB
	`ifdef AE350_DMA_AHB_SUPPORT
		 generate
		 if (ADDR_WIDTH > 32) begin: gen_dmac_haddr_zero_extension
		 	assign dmac_haddr_ext = {{(ADDR_WIDTH-32){1'b0}}, dmac_haddr};
		 end
		 else begin: gen_dmac_haddr_noext
		 	assign dmac_haddr_ext = dmac_haddr[ADDR_MSB:0];
		 end
		 endgenerate
		 assign dmac_sys_haddr  = dmac_haddr_ext;
		 assign dmac_sys_hburst = dmac_hburst;
		 assign dmac_sys_hprot  = dmac_hprot;
		 assign dmac_sys_hsize  = dmac_hsize;
		 assign dmac_sys_htrans = dmac_htrans;
		 assign dmac_sys_hwdata = dmac_hwdata;
		 assign dmac_sys_hwrite = dmac_hwrite;
		 assign dmac_hrdata = dmac_sys_hrdata;
		 assign dmac_hready = dmac_sys_hready;
		 assign dmac_hresp  = dmac_sys_hresp;
	`endif // AE350_DMA_AHB_SUPPORT
`else
	generate
	if (CPUSUB_BIU_DATA_WIDTH > 32) begin: gen_x2h_sizedn_connection
		// generate x2h_hbmc_axi with sizedn
		assign x2h_hbmc_arid    = sys2hbmc_arid;
		assign x2h_hbmc_awid    = sys2hbmc_awid;

		// generate x2h_rom_axi with sizedn
		assign x2h_rom_arid    = sys2rom_arid;
		assign x2h_rom_awid    = sys2rom_awid;
	end
	else begin: gen_x2h_sys_connection
		// generate x2h_hbmc_axi without sizedn
		assign x2h_hbmc_araddr  = sys2hbmc_araddr;
		assign x2h_hbmc_arburst = sys2hbmc_arburst;
		assign x2h_hbmc_arcache = sys2hbmc_arcache;
		assign x2h_hbmc_arid    = sys2hbmc_arid;
		assign x2h_hbmc_arlen   = sys2hbmc_arlen;
		assign x2h_hbmc_arlock  = sys2hbmc_arlock;
		assign x2h_hbmc_arprot  = sys2hbmc_arprot;
		assign x2h_hbmc_arsize  = sys2hbmc_arsize;
		assign x2h_hbmc_arvalid = sys2hbmc_arvalid;
		assign sys2hbmc_arready = x2h_hbmc_arready;

		assign x2h_hbmc_awaddr  = sys2hbmc_awaddr;
		assign x2h_hbmc_awburst = sys2hbmc_awburst;
		assign x2h_hbmc_awcache = sys2hbmc_awcache;
		assign x2h_hbmc_awid    = sys2hbmc_awid;
		assign x2h_hbmc_awlen   = sys2hbmc_awlen;
		assign x2h_hbmc_awlock  = sys2hbmc_awlock;
		assign x2h_hbmc_awprot  = sys2hbmc_awprot;
		assign x2h_hbmc_awsize  = sys2hbmc_awsize;
		assign x2h_hbmc_awvalid = sys2hbmc_awvalid;
		assign sys2hbmc_awready = x2h_hbmc_awready;

		assign sys2hbmc_bid    = x2h_hbmc_bid;
		assign sys2hbmc_bresp  = x2h_hbmc_bresp;
		assign sys2hbmc_bvalid = x2h_hbmc_bvalid;
		assign x2h_hbmc_bready = sys2hbmc_bready;

		assign sys2hbmc_rdata  = x2h_hbmc_rdata;
		assign sys2hbmc_rid    = x2h_hbmc_rid;
		assign sys2hbmc_rlast  = x2h_hbmc_rlast;
		assign sys2hbmc_rresp  = x2h_hbmc_rresp;
		assign sys2hbmc_rvalid = x2h_hbmc_rvalid;
		assign x2h_hbmc_rready = sys2hbmc_rready;

		assign x2h_hbmc_wdata  = sys2hbmc_wdata;
		assign x2h_hbmc_wlast  = sys2hbmc_wlast;
		assign x2h_hbmc_wstrb  = sys2hbmc_wstrb;
		assign x2h_hbmc_wvalid = sys2hbmc_wvalid;
		assign sys2hbmc_wready = x2h_hbmc_wready;

		// generate x2h_rom_axi without sizedn
		assign x2h_rom_araddr  = sys2rom_araddr;
		assign x2h_rom_arburst = sys2rom_arburst;
		assign x2h_rom_arcache = sys2rom_arcache;
		assign x2h_rom_arid    = sys2rom_arid;
		assign x2h_rom_arlen   = sys2rom_arlen;
		assign x2h_rom_arlock  = sys2rom_arlock;
		assign x2h_rom_arprot  = sys2rom_arprot;
		assign x2h_rom_arsize  = sys2rom_arsize;
		assign x2h_rom_arvalid = sys2rom_arvalid;
		assign sys2rom_arready = x2h_rom_arready;

		assign x2h_rom_awaddr  = sys2rom_awaddr;
		assign x2h_rom_awburst = sys2rom_awburst;
		assign x2h_rom_awcache = sys2rom_awcache;
		assign x2h_rom_awid    = sys2rom_awid;
		assign x2h_rom_awlen   = sys2rom_awlen;
		assign x2h_rom_awlock  = sys2rom_awlock;
		assign x2h_rom_awprot  = sys2rom_awprot;
		assign x2h_rom_awsize  = sys2rom_awsize;
		assign x2h_rom_awvalid = sys2rom_awvalid;
		assign sys2rom_awready = x2h_rom_awready;

		assign sys2rom_bid    = x2h_rom_bid;
		assign sys2rom_bresp  = x2h_rom_bresp;
		assign sys2rom_bvalid = x2h_rom_bvalid;
		assign x2h_rom_bready = sys2rom_bready;

		assign sys2rom_rdata  = x2h_rom_rdata;
		assign sys2rom_rid    = x2h_rom_rid;
		assign sys2rom_rlast  = x2h_rom_rlast;
		assign sys2rom_rresp  = x2h_rom_rresp;
		assign sys2rom_rvalid = x2h_rom_rvalid;
		assign x2h_rom_rready = sys2rom_rready;

		assign x2h_rom_wdata  = sys2rom_wdata;
		assign x2h_rom_wlast  = sys2rom_wlast;
		assign x2h_rom_wstrb  = sys2rom_wstrb;
		assign x2h_rom_wvalid = sys2rom_wvalid;
		assign sys2rom_wready = x2h_rom_wready;
	end
	endgenerate

	// generate dmac0/1 IO connection
	`ifdef AE350_DMA_AXI_SUPPORT
		assign dmac0_sys_araddr  = dmac0_araddr;
		assign dmac0_sys_arburst = dmac0_arburst;
		assign dmac0_sys_arcache = dmac0_arcache;
		assign dmac0_sys_arid    = dmac0_arid;
		assign dmac0_sys_arlen   = dmac0_arlen;
		assign dmac0_sys_arlock  = dmac0_arlock;
		assign dmac0_sys_arprot  = dmac0_arprot;
		assign dmac0_sys_arsize  = dmac0_arsize;
		assign dmac0_sys_arvalid = dmac0_arvalid;
		assign dmac0_arready = dmac0_sys_arready;

		assign dmac0_sys_awaddr  = dmac0_awaddr;
		assign dmac0_sys_awburst = dmac0_awburst;
		assign dmac0_sys_awcache = dmac0_awcache;
		assign dmac0_sys_awid    = dmac0_awid;
		assign dmac0_sys_awlen   = dmac0_awlen;
		assign dmac0_sys_awlock  = dmac0_awlock;
		assign dmac0_sys_awprot  = dmac0_awprot;
		assign dmac0_sys_awsize  = dmac0_awsize;
		assign dmac0_sys_awvalid = dmac0_awvalid;
		assign dmac0_awready = dmac0_sys_awready;

		assign dmac0_bid    = dmac0_sys_bid;
		assign dmac0_bresp  = dmac0_sys_bresp;
		assign dmac0_bvalid = dmac0_sys_bvalid;
		assign dmac0_sys_bready = dmac0_bready;

		assign dmac0_rdata  = dmac0_sys_rdata;
		assign dmac0_rid    = dmac0_sys_rid;
		assign dmac0_rlast  = dmac0_sys_rlast;
		assign dmac0_rresp  = dmac0_sys_rresp;
		assign dmac0_rvalid = dmac0_sys_rvalid;
		assign dmac0_sys_rready = dmac0_rready;

		assign dmac0_sys_wdata  = dmac0_wdata;
		assign dmac0_sys_wlast  = dmac0_wlast;
		assign dmac0_sys_wstrb  = dmac0_wstrb;
		assign dmac0_sys_wvalid = dmac0_wvalid;
		assign dmac0_wready = dmac0_sys_wready;
		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
			assign dmac1_sys_araddr  = dmac1_araddr;
			assign dmac1_sys_arburst = dmac1_arburst;
			assign dmac1_sys_arcache = dmac1_arcache;
			assign dmac1_sys_arid    = dmac1_arid;
			assign dmac1_sys_arlen   = dmac1_arlen;
			assign dmac1_sys_arlock  = dmac1_arlock;
			assign dmac1_sys_arprot  = dmac1_arprot;
			assign dmac1_sys_arsize  = dmac1_arsize;
			assign dmac1_sys_arvalid = dmac1_arvalid;
			assign dmac1_arready = dmac1_sys_arready;

			assign dmac1_sys_awaddr  = dmac1_awaddr;
			assign dmac1_sys_awburst = dmac1_awburst;
			assign dmac1_sys_awcache = dmac1_awcache;
			assign dmac1_sys_awid    = dmac1_awid;
			assign dmac1_sys_awlen   = dmac1_awlen;
			assign dmac1_sys_awlock  = dmac1_awlock;
			assign dmac1_sys_awprot  = dmac1_awprot;
			assign dmac1_sys_awsize  = dmac1_awsize;
			assign dmac1_sys_awvalid = dmac1_awvalid;
			assign dmac1_awready = dmac1_sys_awready;

			assign dmac1_bid    = dmac1_sys_bid;
			assign dmac1_bresp  = dmac1_sys_bresp;
			assign dmac1_bvalid = dmac1_sys_bvalid;
			assign dmac1_sys_bready = dmac1_bready;

			assign dmac1_rdata  = dmac1_sys_rdata;
			assign dmac1_rid    = dmac1_sys_rid;
			assign dmac1_rlast  = dmac1_sys_rlast;
			assign dmac1_rresp  = dmac1_sys_rresp;
			assign dmac1_rvalid = dmac1_sys_rvalid;
			assign dmac1_sys_rready = dmac1_rready;

			assign dmac1_sys_wdata  = dmac1_wdata;
			assign dmac1_sys_wlast  = dmac1_wlast;
			assign dmac1_sys_wstrb  = dmac1_wstrb;
			assign dmac1_sys_wvalid = dmac1_wvalid;
			assign dmac1_wready = dmac1_sys_wready;
		`endif // ATCDMAC300_DUAL_MASTER_IF_SUPPORT
	`endif	//AE350_DMA_AXI_SUPPORT
`endif // NDS_IO_AHB

// generate L2_M4 IO port
`ifdef AE350_L2_M4_SUPPORT
	`ifdef AE350_L2M4_MSTMUX_SUPPORT
		// m4 IO
		assign m4_araddr =  mstmux_m4_araddr;
		assign m4_arburst = mstmux_m4_arburst;
		assign m4_arcache = mstmux_m4_arcache;

		assign m4_arid    = {mstmux_m4_arid[1],mstmux_m4_arid[CPUCORE_BIU_ID_WIDTH+2:4]}; // mstmux_m4_arid[1]: mstmux mst id, mstmux_m4_arid[6:4]: dmac/lcdc's id
		assign m4_arlen   = mstmux_m4_arlen;
		assign m4_arlock  = mstmux_m4_arlock;
		assign m4_arprot  = mstmux_m4_arprot;
		assign m4_arsize  = mstmux_m4_arsize;
		assign m4_arvalid = mstmux_m4_arvalid;
		assign mstmux_m4_arready  = m4_arready;

		assign m4_awaddr =  mstmux_m4_awaddr;
		assign m4_awburst = mstmux_m4_awburst;
		assign m4_awcache = mstmux_m4_awcache;
		assign m4_awid    = {mstmux_m4_awid[1],mstmux_m4_awid[CPUCORE_BIU_ID_WIDTH+2:4]}; // mstmux_m4_awid[1]: mstmux mst id, mstmux_m4_awid[6:4]: dmac/lcdc's id
		assign m4_awlen   = mstmux_m4_awlen;
		assign m4_awlock  = mstmux_m4_awlock;
		assign m4_awprot  = mstmux_m4_awprot;
		assign m4_awsize  = mstmux_m4_awsize;
		assign m4_awvalid = mstmux_m4_awvalid;
		assign mstmux_m4_awready  = m4_awready;

		assign mstmux_m4_bid = {1'b0,m4_bid[CPUCORE_BIU_ID_WIDTH-2:0],2'b0,m4_bid[3],1'b1}; // m4_bid[3]: mstmux mst id, m4_bid[2:0]: dmac/lcdc's id
		assign mstmux_m4_bresp    = m4_bresp;
		assign mstmux_m4_bvalid   = m4_bvalid;
		assign m4_bready  = mstmux_m4_bready;

		assign mstmux_m4_rdata    = m4_rdata;
		assign mstmux_m4_rid = {1'b0,m4_rid[CPUCORE_BIU_ID_WIDTH-2:0],2'b0,m4_rid[3],1'b1}; // m4_rid[3]: mstmux mst id, m4_rid[2:0]: dmac/lcdc's id
		assign mstmux_m4_rlast    = m4_rlast;
		assign mstmux_m4_rresp    = m4_rresp;
		assign mstmux_m4_rvalid   = m4_rvalid;
		assign m4_rready  = mstmux_m4_rready;

		assign m4_wdata   = mstmux_m4_wdata;
		assign m4_wlast   = mstmux_m4_wlast;
		assign m4_wstrb   = mstmux_m4_wstrb;
		assign m4_wvalid  = mstmux_m4_wvalid;
		assign mstmux_m4_wready   = m4_wready;
		// mac_mstmux AXI
		`ifdef AE350_MAC_SUPPORT
			assign mac_mstmux_araddr    = mac_sys_araddr;
			assign mac_mstmux_arburst   = mac_sys_arburst;
			assign mac_mstmux_arcache   = mac_sys_arcache;
			assign mac_mstmux_arid      = mac_sys_arid;
			assign mac_mstmux_arlen     = mac_sys_arlen;
			assign mac_mstmux_arlock    = mac_sys_arlock;
			assign mac_mstmux_arprot    = mac_sys_arprot;
			assign mac_mstmux_arsize    = mac_sys_arsize;
			assign mac_mstmux_arvalid   = mac_sys_arvalid;
			assign mac_sys_arready = mac_mstmux_arready;

			assign mac_mstmux_awaddr    = mac_sys_awaddr;
			assign mac_mstmux_awburst   = mac_sys_awburst;
			assign mac_mstmux_awcache   = mac_sys_awcache;
			assign mac_mstmux_awid      = mac_sys_awid;
			assign mac_mstmux_awlen     = mac_sys_awlen;
			assign mac_mstmux_awlock    = mac_sys_awlock;
			assign mac_mstmux_awprot    = mac_sys_awprot;
			assign mac_mstmux_awsize    = mac_sys_awsize;
			assign mac_mstmux_awvalid   = mac_sys_awvalid;
			assign mac_sys_awready = mac_mstmux_awready;

			assign mac_sys_bid    = mac_mstmux_bid;
			assign mac_sys_bresp  = mac_mstmux_bresp;
			assign mac_sys_bvalid = mac_mstmux_bvalid;
			assign mac_mstmux_bready   = mac_sys_bready;

			assign mac_sys_rdata  = mac_mstmux_rdata;
			assign mac_sys_rid    = mac_mstmux_rid;
			assign mac_sys_rlast  = mac_mstmux_rlast;
			assign mac_sys_rresp  = mac_mstmux_rresp;
			assign mac_sys_rvalid = mac_mstmux_rvalid;
			assign mac_mstmux_rready   = mac_sys_rready;

			assign mac_mstmux_wdata  = mac_sys_wdata;
			assign mac_mstmux_wlast  = mac_sys_wlast;
			assign mac_mstmux_wstrb  = mac_sys_wstrb;
			assign mac_mstmux_wvalid = mac_sys_wvalid;
			assign mac_sys_wready = mac_mstmux_wready;
		`endif // AE350_MAC_SUPPORT

		// dmac0_mstmux AXI
		`ifdef AE350_DMA_AXI_SUPPORT
			assign dmac0_mstmux_araddr  = dmac0_sys_araddr;
			assign dmac0_mstmux_arburst = dmac0_sys_arburst;
			assign dmac0_mstmux_arcache = dmac0_sys_arcache;
			assign dmac0_mstmux_arid    = dmac0_sys_arid;
			assign dmac0_mstmux_arlen   = dmac0_sys_arlen;
			assign dmac0_mstmux_arlock  = dmac0_sys_arlock;
			assign dmac0_mstmux_arprot  = dmac0_sys_arprot;
			assign dmac0_mstmux_arsize  = dmac0_sys_arsize;
			assign dmac0_mstmux_arvalid = dmac0_sys_arvalid;
			assign dmac0_sys_arready = dmac0_mstmux_arready;

			assign dmac0_mstmux_awaddr  = dmac0_sys_awaddr;
			assign dmac0_mstmux_awburst = dmac0_sys_awburst;
			assign dmac0_mstmux_awcache = dmac0_sys_awcache;
			assign dmac0_mstmux_awid    = dmac0_sys_awid;
			assign dmac0_mstmux_awlen   = dmac0_sys_awlen;
			assign dmac0_mstmux_awlock  = dmac0_sys_awlock;
			assign dmac0_mstmux_awprot  = dmac0_sys_awprot;
			assign dmac0_mstmux_awsize  = dmac0_sys_awsize;
			assign dmac0_mstmux_awvalid = dmac0_sys_awvalid;
			assign dmac0_sys_awready = dmac0_mstmux_awready;

			assign dmac0_sys_bid    = dmac0_mstmux_bid;
			assign dmac0_sys_bresp  = dmac0_mstmux_bresp;
			assign dmac0_sys_bvalid = dmac0_mstmux_bvalid;
			assign dmac0_mstmux_bready = dmac0_sys_bready;

			assign dmac0_sys_rdata  = dmac0_mstmux_rdata;
			assign dmac0_sys_rid    = dmac0_mstmux_rid;
			assign dmac0_sys_rlast  = dmac0_mstmux_rlast;
			assign dmac0_sys_rresp  = dmac0_mstmux_rresp;
			assign dmac0_sys_rvalid = dmac0_mstmux_rvalid;
			assign dmac0_mstmux_rready = dmac0_sys_rready;

			assign dmac0_mstmux_wdata  = dmac0_sys_wdata;
			assign dmac0_mstmux_wlast  = dmac0_sys_wlast;
			assign dmac0_mstmux_wstrb  = dmac0_sys_wstrb;
			assign dmac0_mstmux_wvalid = dmac0_sys_wvalid;
			assign dmac0_sys_wready = dmac0_mstmux_wready;
		`endif // AE350_DMA_AXI_SUPPORT
	`else // !AE350_L2M4_MSTMUX_SUPPORT
		assign m4_araddr  = {ADDR_WIDTH{1'b0}};
		assign m4_arburst = 2'd0;
		assign m4_arcache = 4'd0;
		assign m4_arid    = {CPUSUB_BIU_ID_WIDTH{1'b0}};
		assign m4_arlen   = 8'd0;
		assign m4_arlock  = 1'd0;
		assign m4_arprot  = 3'd0;
		assign m4_arsize  = 3'd0;
		assign m4_arvalid = 1'd0;

		assign m4_awaddr  = {ADDR_WIDTH{1'b0}};
		assign m4_awburst = 2'd0;
		assign m4_awcache = 4'd0;
		assign m4_awid    = {CPUSUB_BIU_ID_WIDTH{1'b0}};
		assign m4_awlen   = 8'd0;
		assign m4_awlock  = 1'd0;
		assign m4_awprot  = 3'd0;
		assign m4_awsize  = 3'd0;
		assign m4_awvalid = 1'd0;

		assign m4_bready = 1'b1;

		assign m4_rready = 1'b1;

		assign m4_wdata  = {CPUCORE_BIU_DATA_WIDTH{1'b0}};
		assign m4_wlast  = 1'd0;
		assign m4_wstrb  = {CPUCORE_BIU_WSTRB_WIDTH{1'd0}};
		assign m4_wvalid = 1'd0;
	`endif // AE350_L2M4_MSTMUX_SUPPORT
`endif //AE350_L2_M4_SUPPORT

generate
if (SYSTEM_BUS_TYPE == "ahb" && (CPUSUB_BIU_DATA_WIDTH != 32 || NO_HBMC_SYNCDN==0)) begin: gen_connect_hbmc_hresp_ahb_sdn
	// When sizedn(CPUSUB_BIU_DATA_WIDTH!=32) or syncdn(NO_HBMC_SYNCDN==0) is used for AHB, connect the following signals.
	assign hbmc2sys_hresp[1]	= 1'b0;
	assign hbmc_hsel   		= 1'b1;
	assign hbmc_hready		= hbmc_hreadyout;
end
if (SYSTEM_BUS_TYPE == "axi" || (CPUSUB_BIU_DATA_WIDTH == 32 && NO_HBMC_SYNCDN == 1)) begin: gen_connect_hbmc_axi
	// For AHB with 32-bit data width, if no syncdn is desired, also connect the sys2hbmc signals to hbmc ones.
	assign hbmc_haddr  = sys2hbmc_haddr;
	assign hbmc_hburst = sys2hbmc_hburst;
	assign hbmc_hprot  = sys2hbmc_hprot;
	assign hbmc_hsize  = sys2hbmc_hsize;
	assign hbmc_htrans = sys2hbmc_htrans;
	assign hbmc_hwrite = sys2hbmc_hwrite;
	assign hbmc_hwdata = sys2hbmc_hwdata;
	assign hbmc_hready = sys2hbmc_hready;
	assign hbmc_hsel   = sys2hbmc_hsel;
	assign hbmc2sys_hready	= hbmc_hreadyout;
	assign hbmc2sys_hresp	= hbmc_hresp;
	assign hbmc2sys_hrdata	= hbmc_hrdata;
end
endgenerate
`ifdef AE350_AXI_SUPPORT
	assign sys2hbmc_hsel = 1'b1;
`endif
`ifdef AE350_AHB_SUPPORT
generate
if (CPUSUB_BIU_DATA_WIDTH > 32 && SYSTEM_BUS_TYPE == "ahb") begin: gen_connect_rom_hresp_ahb_sdn
	assign rom2sys_hresp[1]	= 1'b0;
	assign rom_hsel 	= 1'b1;
	assign rom_hready	= rom_hreadyout;
end
endgenerate
`endif
generate
if (CPUSUB_BIU_DATA_WIDTH > 32 && SYSTEM_BUS_TYPE == "ahb") begin: gen_connect_rom_ahb_sdn
end
else begin: gen_connect_rom_ahb
	assign rom_haddr  = sys2rom_haddr;
	assign rom_hburst = sys2rom_hburst;
	assign rom_hprot  = sys2rom_hprot;
	assign rom_hsize  = sys2rom_hsize;
	assign rom_htrans = sys2rom_htrans;
	assign rom_hwrite = sys2rom_hwrite;
	assign rom_hwdata = sys2rom_hwdata;
	assign rom_hready = sys2rom_hready;
	assign rom_hsel = sys2rom_hsel;
	assign rom2sys_hready = rom_hreadyout;
	assign rom2sys_hresp  = {1'b0, rom_hresp};
	assign rom2sys_hrdata = rom_hrdata;
end
endgenerate
`ifdef AE350_AXI_SUPPORT
	assign sys2rom_hready = rom2sys_hready;
	assign sys2rom_hsel   = 1'b1;
`endif // AE350_AXI_SUPPORT
`ifdef AE350_MAC_SUPPORT
		generate
		if (CPUSUB_BIU_DATA_WIDTH > 32) begin: gen_mac_sys_ahb_sizeup

			assign mac_sys_hburst    = mac_hburst;
			assign mac_sys_hprot     = mac_hprot;
			assign mac_sys_hsize     = mac_hsize;
			assign mac_sys_htrans    = mac_htrans;
			assign mac_sys_hwrite    = mac_hwrite;


			assign mac_hresp  	 =  mac_sys_hresp; // hresp does not throuth size up
			assign mac_hreadyout     = mac_sys_hreadyout;  // hready does not throuth size up
		 end
		 else begin: gen_mac_sys_ahb

			assign mac_sys_hburst = mac_hburst;
			assign mac_sys_hprot  = mac_hprot;
			assign mac_sys_hsize  = mac_hsize;
			assign mac_sys_htrans = mac_htrans;
			assign mac_sys_hwrite = mac_hwrite;
			assign mac_sys_hwdata = mac_hwdata;
			assign mac_hrdata     = mac_sys_hrdata;
			assign mac_hresp      =  mac_sys_hresp; // hresp does not throuth size up
			assign mac_hreadyout     = mac_sys_hreadyout;  // hready does not throuth size up
		 end
		 endgenerate
generate
if (ADDR_WIDTH>32) begin: gen_mac_bus_haddr_gt_32
    assign mac_sys_haddr   = {{(ADDR_WIDTH-32){1'b0}},mac_haddr};
end
else begin: gen_mac_bus_haddr_le_32
    assign mac_sys_haddr   = mac_haddr;
end
endgenerate
`endif //AE350_MAC_SUPPORT
`ifdef AE350_LCDC_SUPPORT
		generate
		if (CPUSUB_BIU_DATA_WIDTH > 32) begin: gen_lcdc_sys_ahb_sizeup

			assign lcdc_sys_hburst    = lcdc_hburst;
			assign lcdc_sys_hprot     = lcdc_hprot;
			assign lcdc_sys_hsize     = lcdc_hsize;
			assign lcdc_sys_htrans    = lcdc_htrans;
			assign lcdc_sys_hwrite    = lcdc_hwrite;


			assign lcdc_hresp  = lcdc_sys_hresp; // hresp does not throuth size up
			assign lcdc_hreadyout     = lcdc_sys_hreadyout;  // hready does not throuth size up
		 end
		 else begin: gen_lcdc_sys_ahb

			assign lcdc_sys_hburst = lcdc_hburst;
			assign lcdc_sys_hprot  = lcdc_hprot;
			assign lcdc_sys_hsize  = lcdc_hsize;
			assign lcdc_sys_htrans = lcdc_htrans;
			assign lcdc_sys_hwrite = lcdc_hwrite;
			assign lcdc_sys_hwdata = lcdc_hwdata;
			assign lcdc_hrdata    = lcdc_sys_hrdata;
			assign lcdc_hresp  = lcdc_sys_hresp; // hresp does not throuth size up
			assign lcdc_hreadyout     = lcdc_sys_hreadyout;  // hready does not throuth size up
		 end
 		 endgenerate
generate
if (ADDR_WIDTH>32) begin: gen_lcdc_bus_haddr_gt_32
    assign lcdc_sys_haddr   = {{(ADDR_WIDTH-32){1'b0}},lcdc_haddr};
end
else begin: gen_lcdc_bus_haddr_le_32
    assign lcdc_sys_haddr   = lcdc_haddr;
end
endgenerate
`endif //AE350_LCDC_SUPPORT
`ifdef AE350_AXI_SUPPORT
	assign sys2hbmc_hready = hbmc2sys_hready;
`endif // AE350_AXI_SUPPORT

`ifdef AE350_AXI_SUPPORT
	`ifdef AE350_MAC_SUPPORT
		assign mac_sys_hresp[1] = 1'b0;
            assign mac_sys_awid = {DMAC_ID_WIDTH{1'b0}};
            assign mac_sys_arid = {DMAC_ID_WIDTH{1'b0}};
		generate
		if (SYSTEM_BUS_TYPE == "axi") begin: gen_mac_awlen_arlen_8bit_to_4bit
		    assign mac_sys_awlen_4bit = mac_sys_awlen[3:0];
		    assign mac_sys_arlen_4bit = mac_sys_arlen[3:0];
		end
		endgenerate
	`endif // AE350_MAC_SUPPORT
`endif // AE350_AXI_SUPPORT

`ifdef AE350_AXI_SUPPORT
	`ifdef AE350_LCDC_SUPPORT
		assign lcdc_sys_hresp[1] = 1'b0;
            assign lcdc_sys_awid = {(CPUSUB_BIU_ID_WIDTH){1'b0}};
            assign lcdc_sys_arid = {(CPUSUB_BIU_ID_WIDTH){1'b0}};
		generate
		if (SYSTEM_BUS_TYPE == "axi") begin: gen_lcdc_awlen_arlen_8bit_to_4bit
		    assign lcdc_sys_awlen_4bit = lcdc_sys_awlen[3:0];
		    assign lcdc_sys_arlen_4bit = lcdc_sys_arlen[3:0];
		end
		endgenerate
	`endif // AE350_LCDC_SUPPORT
`endif // AE350_AXI_SUPPORT
`ifdef AE350_AXI_SUPPORT
`ifdef PLATFORM_DEBUG_SUBSYSTEM
`ifdef PLATFORM_PLDM_SYS_BUS_ACCESS
       `ifdef NDS_IO_TRACE_INSTR
               `ifdef PLATFORM_TRACE_TO_SMEM
               assign	mux_dm_tbuf_arready = dbg_sys_arready;
               assign	mux_dm_tbuf_awready = dbg_sys_awready;
               assign	mux_dm_tbuf_bid     = {1'b0, dbg_sys_bid[0+:(CPUSUB_BIU_ID_WIDTH-1)], 3'b000, dbg_sys_bid[CPUSUB_BIU_ID_MSB]};
               assign	mux_dm_tbuf_bresp   = dbg_sys_bresp;
               assign	mux_dm_tbuf_bvalid  = dbg_sys_bvalid;
               assign	mux_dm_tbuf_rdata   = dbg_sys_rdata;
               assign	mux_dm_tbuf_rid     = {1'b0, dbg_sys_rid[0+:(CPUSUB_BIU_ID_WIDTH-1)], 3'b000, dbg_sys_rid[CPUSUB_BIU_ID_MSB]};
               assign	mux_dm_tbuf_rlast   = dbg_sys_rlast;
               assign	mux_dm_tbuf_rresp   = dbg_sys_rresp;
               assign	mux_dm_tbuf_rvalid  = dbg_sys_rvalid;
               assign	mux_dm_tbuf_wready  = dbg_sys_wready;
               assign	dbg_sys_araddr = mux_dm_tbuf_araddr;
               assign	dbg_sys_arburst = mux_dm_tbuf_arburst;
               assign	dbg_sys_arcache = mux_dm_tbuf_arcache ;
               assign	dbg_sys_arid    = {mux_dm_tbuf_arid[0], mux_dm_tbuf_arid[4 +: (CPUSUB_BIU_ID_WIDTH-1)]};
               assign	dbg_sys_arlen   = mux_dm_tbuf_arlen;
               assign	dbg_sys_arlock  = mux_dm_tbuf_arlock;
               assign	dbg_sys_arprot  = mux_dm_tbuf_arprot;
               assign	dbg_sys_arsize  = mux_dm_tbuf_arsize;
               assign	dbg_sys_arvalid = mux_dm_tbuf_arvalid;
               assign	dbg_sys_awaddr  = mux_dm_tbuf_awaddr;
               assign	dbg_sys_awburst = mux_dm_tbuf_awburst ;
               assign	dbg_sys_awcache = mux_dm_tbuf_awcache ;
               assign	dbg_sys_awid    = {mux_dm_tbuf_awid[0], mux_dm_tbuf_awid[4 +: (CPUSUB_BIU_ID_WIDTH-1)]};
               assign	dbg_sys_awlen   = mux_dm_tbuf_awlen   ;
               assign	dbg_sys_awlock  = mux_dm_tbuf_awlock  ;
               assign	dbg_sys_awprot  = mux_dm_tbuf_awprot  ;
               assign	dbg_sys_awsize  = mux_dm_tbuf_awsize  ;
               assign	dbg_sys_awvalid = mux_dm_tbuf_awvalid ;
               assign	dbg_sys_bready  = mux_dm_tbuf_bready  ;
               assign	dbg_sys_rready  = mux_dm_tbuf_rready  ;
               assign	dbg_sys_wdata   = mux_dm_tbuf_wdata   ;
               assign	dbg_sys_wlast   = mux_dm_tbuf_wlast   ;
               assign	dbg_sys_wstrb   = mux_dm_tbuf_wstrb   ;
               assign	dbg_sys_wvalid  = mux_dm_tbuf_wvalid  ;
               `else // !PLATFORM_TRACE_TO_SMEM
               // connect dm_sys_* to dbg_sys_*
               assign	dm_sys_arready = dbg_sys_arready;
               assign	dm_sys_awready = dbg_sys_awready;
               assign	dm_sys_bid     = dbg_sys_bid;
               assign	dm_sys_bresp   = dbg_sys_bresp;
               assign	dm_sys_bvalid  = dbg_sys_bvalid;
               assign	dm_sys_rdata   = dbg_sys_rdata;
               assign	dm_sys_rid     = dbg_sys_rid;
               assign	dm_sys_rlast   = dbg_sys_rlast;
               assign	dm_sys_rresp   = dbg_sys_rresp;
               assign	dm_sys_rvalid  = dbg_sys_rvalid;
               assign	dm_sys_wready  = dbg_sys_wready;
               assign	dbg_sys_araddr = dm_sys_araddr ;
               assign	dbg_sys_arburst = dm_sys_arburst ;
               assign	dbg_sys_arcache = dm_sys_arcache;
               assign	dbg_sys_arid = dm_sys_arid;
               assign	dbg_sys_arlen = dm_sys_arlen;
               assign	dbg_sys_arlock = dm_sys_arlock;
               assign	dbg_sys_arprot = dm_sys_arprot;
               assign	dbg_sys_arsize = dm_sys_arsize;
               assign	dbg_sys_arvalid = dm_sys_arvalid;
               assign	dbg_sys_awaddr = dm_sys_awaddr;
               assign	dbg_sys_awburst = dm_sys_awburst;
               assign	dbg_sys_awcache = dm_sys_awcache;
               assign	dbg_sys_awid = dm_sys_awid;
               assign	dbg_sys_awlen = dm_sys_awlen;
               assign	dbg_sys_awlock = dm_sys_awlock;
               assign	dbg_sys_awprot = dm_sys_awprot;
               assign	dbg_sys_awsize = dm_sys_awsize;
               assign	dbg_sys_awvalid = dm_sys_awvalid;
               assign	dbg_sys_bready = dm_sys_bready;
               assign	dbg_sys_rready = dm_sys_rready;
               assign	dbg_sys_wdata = dm_sys_wdata;
               assign	dbg_sys_wlast = dm_sys_wlast;
               assign	dbg_sys_wstrb = dm_sys_wstrb;
               assign	dbg_sys_wvalid = dm_sys_wvalid;
               // tie output ports to 0
               assign      tbuf_sys_arready =  1'b0;
               assign      tbuf_sys_awready =  1'b0;
               assign      tbuf_sys_bid     =  {CPUSUB_BIU_ID_WIDTH{1'b0}};
               assign      tbuf_sys_bresp   =  2'd0;
               assign      tbuf_sys_bvalid  =  1'b0;
               assign      tbuf_sys_rdata   =  {CPUSUB_BIU_DATA_WIDTH{1'b0}};
               assign      tbuf_sys_rid     =  {CPUSUB_BIU_ID_WIDTH{1'b0}};
               assign      tbuf_sys_rlast   =  1'b0;
               assign      tbuf_sys_rresp   =  2'd0;
               assign      tbuf_sys_rvalid  =  1'b0;
               assign      tbuf_sys_wready  =  1'b0;
               `endif //!PLATFORM_TRACE_TO_SMEM
       `else //!NDS_IO_TRACE_INSTR
               // connect dm_sys_* to dbg_sys_*
               assign	dm_sys_arready = dbg_sys_arready;
               assign	dm_sys_awready = dbg_sys_awready;
               assign	dm_sys_bid     = dbg_sys_bid;
               assign	dm_sys_bresp   = dbg_sys_bresp;
               assign	dm_sys_bvalid  = dbg_sys_bvalid;
               assign	dm_sys_rdata   = dbg_sys_rdata;
               assign	dm_sys_rid     = dbg_sys_rid;
               assign	dm_sys_rlast   = dbg_sys_rlast;
               assign	dm_sys_rresp   = dbg_sys_rresp;
               assign	dm_sys_rvalid  = dbg_sys_rvalid;
               assign	dm_sys_wready  = dbg_sys_wready;
               assign	dbg_sys_araddr = dm_sys_araddr ;
               assign	dbg_sys_arburst = dm_sys_arburst ;
               assign	dbg_sys_arcache = dm_sys_arcache;
               assign	dbg_sys_arid = dm_sys_arid;
               assign	dbg_sys_arlen = dm_sys_arlen;
               assign	dbg_sys_arlock = dm_sys_arlock;
               assign	dbg_sys_arprot = dm_sys_arprot;
               assign	dbg_sys_arsize = dm_sys_arsize;
               assign	dbg_sys_arvalid = dm_sys_arvalid;
               assign	dbg_sys_awaddr = dm_sys_awaddr;
               assign	dbg_sys_awburst = dm_sys_awburst;
               assign	dbg_sys_awcache = dm_sys_awcache;
               assign	dbg_sys_awid = dm_sys_awid;
               assign	dbg_sys_awlen = dm_sys_awlen;
               assign	dbg_sys_awlock = dm_sys_awlock;
               assign	dbg_sys_awprot = dm_sys_awprot;
               assign	dbg_sys_awsize = dm_sys_awsize;
               assign	dbg_sys_awvalid = dm_sys_awvalid;
               assign	dbg_sys_bready = dm_sys_bready;
               assign	dbg_sys_rready = dm_sys_rready;
               assign	dbg_sys_wdata = dm_sys_wdata;
               assign	dbg_sys_wlast = dm_sys_wlast;
               assign	dbg_sys_wstrb = dm_sys_wstrb;
               assign	dbg_sys_wvalid = dm_sys_wvalid;
       `endif //!NDS_IO_TRACE_INSTR
`else // !PLATFORM_PLDM_SYS_BUS_ACCESS
       `ifdef NDS_IO_TRACE_INSTR
               `ifdef PLATFORM_TRACE_TO_SMEM
               assign	tbuf_sys_arready = dbg_sys_arready;
               assign	tbuf_sys_awready = dbg_sys_awready;
               assign	tbuf_sys_bid     = dbg_sys_bid;
               assign	tbuf_sys_bresp   = dbg_sys_bresp;
               assign	tbuf_sys_bvalid  = dbg_sys_bvalid;
               assign	tbuf_sys_rdata   = dbg_sys_rdata;
               assign	tbuf_sys_rid     = dbg_sys_rid;
               assign	tbuf_sys_rlast   = dbg_sys_rlast;
               assign	tbuf_sys_rresp   = dbg_sys_rresp;
               assign	tbuf_sys_rvalid  = dbg_sys_rvalid;
               assign	tbuf_sys_wready  = dbg_sys_wready;
               assign	dbg_sys_araddr = tbuf_sys_araddr ;
               assign	dbg_sys_arburst = tbuf_sys_arburst ;
               assign	dbg_sys_arcache = tbuf_sys_arcache;
               assign	dbg_sys_arid = tbuf_sys_arid;
               assign	dbg_sys_arlen = tbuf_sys_arlen;
               assign	dbg_sys_arlock = tbuf_sys_arlock;
               assign	dbg_sys_arprot = tbuf_sys_arprot;
               assign	dbg_sys_arsize = tbuf_sys_arsize;
               assign	dbg_sys_arvalid = tbuf_sys_arvalid;
               assign	dbg_sys_awaddr = tbuf_sys_awaddr;
               assign	dbg_sys_awburst = tbuf_sys_awburst;
               assign	dbg_sys_awcache = tbuf_sys_awcache;
               assign	dbg_sys_awid = tbuf_sys_awid;
               assign	dbg_sys_awlen = tbuf_sys_awlen;
               assign	dbg_sys_awlock = tbuf_sys_awlock;
               assign	dbg_sys_awprot = tbuf_sys_awprot;
               assign	dbg_sys_awsize = tbuf_sys_awsize;
               assign	dbg_sys_awvalid = tbuf_sys_awvalid;
               assign	dbg_sys_bready = tbuf_sys_bready;
               assign	dbg_sys_rready = tbuf_sys_rready;
               assign	dbg_sys_wdata = tbuf_sys_wdata;
               assign	dbg_sys_wlast = tbuf_sys_wlast;
               assign	dbg_sys_wstrb = tbuf_sys_wstrb;
               assign	dbg_sys_wvalid = tbuf_sys_wvalid;
               `else // PLATFORM_TRACE_TO_SMEM
               // tie output ports to 0
               assign      tbuf_sys_arready =  1'b0;
               assign      tbuf_sys_awready =  1'b0;
               assign      tbuf_sys_bid     =  {CPUSUB_BIU_ID_WIDTH{1'b0}};
               assign      tbuf_sys_bresp   =  2'd0;
               assign      tbuf_sys_bvalid  =  1'b0;
               assign      tbuf_sys_rdata   =  {CPUSUB_BIU_DATA_WIDTH{1'b0}};
               assign      tbuf_sys_rid     =  {CPUSUB_BIU_ID_WIDTH{1'b0}};
               assign      tbuf_sys_rlast   =  1'b0;
               assign      tbuf_sys_rresp   =  2'd0;
               assign      tbuf_sys_rvalid  =  1'b0;
               assign      tbuf_sys_wready  =  1'b0;
               `endif // PLATFORM_TRACE_TO_SMEM
       `endif // NDS_IO_TRACE_INSTR
`endif // !PLATFORM_PLDM_SYS_BUS_ACCESS
`endif // !PLATFORM_DEBUG_SUBSYSTEM
`endif // AE350_AXI_SUPPORT
`ifdef NDS_IO_SLAVEPORT
	`ifdef NDS_IO_AHB
	`else
	generate
	if (CPUSUB_BIU_DATA_WIDTH > SLVPORT_DATA_WIDTH) begin: gen_connect_axi_slvport_sdn
		assign cpuslv_arid = sys2slv_arid;
		assign cpuslv_awid = sys2slv_awid;
	end
	else begin: gen_connect_axi_slvport
			assign cpuslv_araddr   = sys2slv_araddr;
			assign cpuslv_arburst  = sys2slv_arburst;
			assign cpuslv_arcache  = sys2slv_arcache;
			assign cpuslv_arid     = sys2slv_arid;
			assign cpuslv_arlen    = sys2slv_arlen;
			assign cpuslv_arlock   = sys2slv_arlock;
			assign cpuslv_arprot   = sys2slv_arprot;
			assign cpuslv_arsize   = sys2slv_arsize;
			assign cpuslv_arvalid  = sys2slv_arvalid;
			assign sys2slv_arready = cpuslv_arready;

			assign cpuslv_awaddr   = sys2slv_awaddr;
			assign cpuslv_awburst  = sys2slv_awburst;
			assign cpuslv_awcache  = sys2slv_awcache;
			assign cpuslv_awid     = sys2slv_awid;
			assign cpuslv_awlen    = sys2slv_awlen;
			assign cpuslv_awlock   = sys2slv_awlock;
			assign cpuslv_awprot   = sys2slv_awprot;
			assign cpuslv_awsize   = sys2slv_awsize;
			assign cpuslv_awvalid  = sys2slv_awvalid;
			assign sys2slv_awready = cpuslv_awready;

			assign sys2slv_bid     = cpuslv_bid;
			assign sys2slv_bresp   = cpuslv_bresp;
			assign sys2slv_bvalid  = cpuslv_bvalid;
			assign cpuslv_bready   = sys2slv_bready;

			assign sys2slv_rdata   = cpuslv_rdata;
			assign sys2slv_rid     = cpuslv_rid;
			assign sys2slv_rlast   = cpuslv_rlast;
			assign sys2slv_rresp   = cpuslv_rresp;
			assign sys2slv_rvalid  = cpuslv_rvalid;
			assign cpuslv_rready   = sys2slv_rready;

			assign cpuslv_wdata    = sys2slv_wdata;
			assign cpuslv_wlast    = sys2slv_wlast;
			assign cpuslv_wstrb    = sys2slv_wstrb;
			assign cpuslv_wvalid   = sys2slv_wvalid;
			assign sys2slv_wready  = cpuslv_wready;
	end
	endgenerate
	`endif // NDS_IO_AHB
`endif // NDS_IO_SLAVEPORT
`ifdef AE350_AHB_SUPPORT
	`ifdef NDS_IO_SLAVEPORT
generate
if (ADDR_WIDTH>32) begin: gen_cpuslv_haddr_gt_32
	assign cpuslv_haddr	= {{(ADDR_WIDTH-32){1'b0}},cpuslv_haddr32};
end
else begin: gen_cpuslv_haddr_le_32
	assign cpuslv_haddr	= cpuslv_haddr32;
end
endgenerate
	`endif // NDS_IO_SLAVEPORT
generate
if (ADDR_WIDTH>32) begin: gen_bus_haddr_gt_32
	`ifdef ATCBMC200_AHB_SLV2
	assign ram_haddr	= {{(ADDR_WIDTH-32){1'b0}},ram_haddr32};
	`endif
	assign sys2rom_haddr	= {{(ADDR_WIDTH-32){1'b0}},sys2rom_haddr32};
	assign sys2hbmc_haddr	= {{(ADDR_WIDTH-32){1'b0}},sys2hbmc_haddr32};
end
else begin: gen_bus_haddr_le_32
	`ifdef ATCBMC200_AHB_SLV2
	assign ram_haddr	= ram_haddr32;
	`endif
	assign sys2rom_haddr	= sys2rom_haddr32;
	assign sys2hbmc_haddr	= sys2hbmc_haddr32;
end
endgenerate
`endif // AE350_AHB_SUPPORT

`ifdef AE350_AHB_SUPPORT
generate
if ((CPUSUB_BIU_DATA_WIDTH > 32)) begin : gen_hbmc_sizedn

	atcsizedn100 #(
		.ADDR_WIDTH      (ADDR_WIDTH      ),
		.DS_DATA_WIDTH   (32              ),
		.US_DATA_WIDTH   (CPUSUB_BIU_DATA_WIDTH)
	) u_hbmc_sizedn (
		.hclk        (hclk             ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.hresetn     (hresetn          ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.us_haddr    (sys2hbmc_haddr   ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc)
		.us_hburst   (sys2hbmc_hburst  ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_hprot    (sys2hbmc_hprot   ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_hsel     (1'b1             ), // (u_hbmc_sizedn) <= ()
		.us_hrdata   (hbmc2sys_hrdata  ), // (u_hbmc_sizedn,u_hbmc_syncdn) => (axi2ahb_hbmc,u_ahb_bmc)
		.us_hready   (sys2hbmc_hready  ), // (u_hbmc_sizedn) <= (u_ahb_bmc)
		.us_hreadyout(hbmc2sys_hready  ), // (u_hbmc_sizedn,u_hbmc_syncdn) => (axi2ahb_hbmc,u_ahb_bmc,u_hbmc_syncdn)
		.us_hresp    (hbmc2sys_hresp[0]), // (u_hbmc_sizedn,u_hbmc_syncdn) => (axi2ahb_hbmc,u_ahb_bmc)
		.us_hsize    (sys2hbmc_hsize   ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_hwdata   (sys2hbmc_hwdata  ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_hwrite   (sys2hbmc_hwrite  ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_htrans   (sys2hbmc_htrans  ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.ds_haddr    (hbmc_haddr       ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hburst   (hbmc_hburst      ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hprot    (hbmc_hprot       ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hrdata   (hbmc_hrdata      ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.ds_hready   (hbmc_hreadyout   ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.ds_hresp    (hbmc_hresp[0]    ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.ds_hsize    (hbmc_hsize       ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hwdata   (hbmc_hwdata      ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hwrite   (hbmc_hwrite      ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_htrans   (hbmc_htrans      ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.bufw_err    (/* NC */         )  // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	); // end of u_hbmc_sizedn

end // end of gen_hbmc_sizedn
endgenerate

generate
if (CPUSUB_BIU_DATA_WIDTH == 32 && NO_HBMC_SYNCDN == 0) begin : gen_hbmc_syncdn

	atcsyncdn100 #(
		.ADDR_WIDTH      (ADDR_WIDTH      ),
		.BUFF_WRITE      (0               ),
		.DATA_WIDTH      (CPUSUB_BIU_DATA_WIDTH),
		.SYNC_BURST      (0               )
	) u_hbmc_syncdn (
		.hclk        (hclk             ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.hresetn     (hresetn          ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.hclk_en     (1'b1             ), // (u_hbmc_syncdn) <= ()
		.us_haddr    (sys2hbmc_haddr   ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc)
		.us_htrans   (sys2hbmc_htrans  ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_hwrite   (sys2hbmc_hwrite  ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_hsize    (sys2hbmc_hsize   ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_hburst   (sys2hbmc_hburst  ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_hprot    (sys2hbmc_hprot   ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_hmastlock(1'b0             ), // (u_hbmc_syncdn) <= ()
		.us_hwdata   (sys2hbmc_hwdata  ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= (axi2ahb_hbmc,u_ahb_bmc)
		.us_hsel     (sys2hbmc_hsel    ), // (u_hbmc_syncdn) <= (u_ahb_bmc)
		.us_hready   (hbmc2sys_hready  ), // (axi2ahb_hbmc,u_ahb_bmc,u_hbmc_syncdn) <= (u_hbmc_sizedn,u_hbmc_syncdn)
		.us_hreadyout(hbmc2sys_hready  ), // (u_hbmc_sizedn,u_hbmc_syncdn) => (axi2ahb_hbmc,u_ahb_bmc,u_hbmc_syncdn)
		.us_hresp    (hbmc2sys_hresp[0]), // (u_hbmc_sizedn,u_hbmc_syncdn) => (axi2ahb_hbmc,u_ahb_bmc)
		.us_hrdata   (hbmc2sys_hrdata  ), // (u_hbmc_sizedn,u_hbmc_syncdn) => (axi2ahb_hbmc,u_ahb_bmc)
		.bufw_err    (/* NC */         ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
		.ds_haddr    (hbmc_haddr       ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_htrans   (hbmc_htrans      ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hwrite   (hbmc_hwrite      ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hsize    (hbmc_hsize       ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hburst   (hbmc_hburst      ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hprot    (hbmc_hprot       ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hmastlock(/* NC */         ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
		.ds_hwdata   (hbmc_hwdata      ), // (u_hbmc_sizedn,u_hbmc_syncdn) => ()
		.ds_hready   (hbmc_hreadyout   ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.ds_hresp    (hbmc_hresp[0]    ), // (u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.ds_hrdata   (hbmc_hrdata      )  // (u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	); // end of u_hbmc_syncdn

end // end of gen_hbmc_syncdn
endgenerate

generate
if ((CPUSUB_BIU_DATA_WIDTH > 32)) begin : gen_ahb_rom_sdn

	atcsizedn100 #(
		.ADDR_WIDTH      (ADDR_WIDTH      ),
		.DS_DATA_WIDTH   (32              ),
		.US_DATA_WIDTH   (CPUSUB_BIU_DATA_WIDTH)
	) u_ahb_rom_sdn (
		.hclk        (hclk            ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.hresetn     (hresetn         ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.us_haddr    (sys2rom_haddr   ), // (u_ahb_rom_sdn) <= (axi2ahb_rom)
		.us_hburst   (sys2rom_hburst  ), // (u_ahb_rom_sdn) <= (axi2ahb_rom,u_ahb_bmc)
		.us_hprot    (sys2rom_hprot   ), // (u_ahb_rom_sdn) <= (axi2ahb_rom,u_ahb_bmc)
		.us_hsel     (1'b1            ), // (u_ahb_rom_sdn) <= ()
		.us_hrdata   (rom2sys_hrdata  ), // (u_ahb_rom_sdn) => (axi2ahb_rom,u_ahb_bmc)
		.us_hready   (sys2rom_hready  ), // (u_ahb_rom_sdn) <= (u_ahb_bmc)
		.us_hreadyout(rom2sys_hready  ), // (u_ahb_rom_sdn) => (axi2ahb_rom,u_ahb_bmc)
		.us_hresp    (rom2sys_hresp[0]), // (u_ahb_rom_sdn) => (axi2ahb_rom,u_ahb_bmc)
		.us_hsize    (sys2rom_hsize   ), // (u_ahb_rom_sdn) <= (axi2ahb_rom,u_ahb_bmc)
		.us_hwdata   (sys2rom_hwdata  ), // (u_ahb_rom_sdn) <= (axi2ahb_rom,u_ahb_bmc)
		.us_hwrite   (sys2rom_hwrite  ), // (u_ahb_rom_sdn) <= (axi2ahb_rom,u_ahb_bmc)
		.us_htrans   (sys2rom_htrans  ), // (u_ahb_rom_sdn) <= (axi2ahb_rom,u_ahb_bmc)
		.ds_haddr    (rom_haddr       ), // (u_ahb_rom_sdn) => ()
		.ds_hburst   (rom_hburst      ), // (u_ahb_rom_sdn) => ()
		.ds_hprot    (rom_hprot       ), // (u_ahb_rom_sdn) => ()
		.ds_hrdata   (rom_hrdata      ), // (u_ahb_rom_sdn) <= ()
		.ds_hready   (rom_hreadyout   ), // (u_ahb_rom_sdn) <= ()
		.ds_hresp    (rom_hresp       ), // (u_ahb_rom_sdn) <= ()
		.ds_hsize    (rom_hsize       ), // (u_ahb_rom_sdn) => ()
		.ds_hwdata   (rom_hwdata      ), // (u_ahb_rom_sdn) => ()
		.ds_hwrite   (rom_hwrite      ), // (u_ahb_rom_sdn) => ()
		.ds_htrans   (rom_htrans      ), // (u_ahb_rom_sdn) => ()
		.bufw_err    (/* NC */        )  // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	); // end of u_ahb_rom_sdn

end // end of gen_ahb_rom_sdn
endgenerate

`endif // AE350_AHB_SUPPORT
`ifdef AE350_AXI_SUPPORT
generate
if ((CPUSUB_BIU_DATA_WIDTH > 32)) begin : gen_sizedn_for_gt32b_bus

	atcsizedn300 #(
		.ADDR_WIDTH      (ADDR_WIDTH      ),
		.DS_DATA_WIDTH   (32              ),
		.ID_WIDTH        (CPUSUB_BIU_ID_WIDTH+4),
		.US_DATA_WIDTH   (CPUSUB_BIU_DATA_WIDTH)
	) sizedn_axibus_hbmc (
		.ds_bready (x2h_hbmc_bready                       ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_bresp  (x2h_hbmc_bresp[1:0]                   ), // (sizedn_axibus_hbmc) <= (axi2ahb_hbmc)
		.ds_bvalid (x2h_hbmc_bvalid                       ), // (sizedn_axibus_hbmc) <= (axi2ahb_hbmc)
		.ds_rdata  (x2h_hbmc_rdata[31:0]                  ), // (sizedn_axibus_hbmc) <= (axi2ahb_hbmc)
		.ds_rlast  (x2h_hbmc_rlast                        ), // (sizedn_axibus_hbmc) <= (axi2ahb_hbmc)
		.ds_rready (x2h_hbmc_rready                       ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_rresp  (x2h_hbmc_rresp[1:0]                   ), // (sizedn_axibus_hbmc) <= (axi2ahb_hbmc)
		.ds_rvalid (x2h_hbmc_rvalid                       ), // (sizedn_axibus_hbmc) <= (axi2ahb_hbmc)
		.ds_wdata  (x2h_hbmc_wdata[31:0]                  ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_wlast  (x2h_hbmc_wlast                        ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_wready (x2h_hbmc_wready                       ), // (sizedn_axibus_hbmc) <= (axi2ahb_hbmc)
		.ds_wstrb  (x2h_hbmc_wstrb[3:0]                   ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_wvalid (x2h_hbmc_wvalid                       ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.us_bid    (sys2hbmc_bid[CPUSUB_BIU_ID_MSB+4:0]   ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_bready (sys2hbmc_bready                       ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_bresp  (sys2hbmc_bresp                        ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_bvalid (sys2hbmc_bvalid                       ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_rdata  (sys2hbmc_rdata[CPUSUB_BIU_DATA_MSB:0] ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_rid    (sys2hbmc_rid[CPUSUB_BIU_ID_MSB+4:0]   ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_rlast  (sys2hbmc_rlast                        ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_rready (sys2hbmc_rready                       ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_rresp  (sys2hbmc_rresp                        ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_rvalid (sys2hbmc_rvalid                       ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_wdata  (sys2hbmc_wdata[CPUSUB_BIU_DATA_MSB:0] ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_wlast  (sys2hbmc_wlast                        ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_wready (sys2hbmc_wready                       ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_wstrb  (sys2hbmc_wstrb[CPUSUB_BIU_WSTRB_MSB:0]), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_wvalid (sys2hbmc_wvalid                       ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.ds_arready(x2h_hbmc_arready                      ), // (sizedn_axibus_hbmc) <= (axi2ahb_hbmc)
		.aclk      (aclk                                  ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
		.aresetn   (aresetn                               ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
		.ds_awready(x2h_hbmc_awready                      ), // (sizedn_axibus_hbmc) <= (axi2ahb_hbmc)
		.ds_araddr (x2h_hbmc_araddr[ADDR_MSB:0]           ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_arburst(x2h_hbmc_arburst[1:0]                 ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_arcache(x2h_hbmc_arcache[3:0]                 ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_arlen  (x2h_hbmc_arlen[7:0]                   ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_arlock (x2h_hbmc_arlock                       ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_arprot (x2h_hbmc_arprot[2:0]                  ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_arsize (x2h_hbmc_arsize[2:0]                  ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_arvalid(x2h_hbmc_arvalid                      ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.us_araddr (sys2hbmc_araddr[ADDR_MSB:0]           ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_arburst(sys2hbmc_arburst[1:0]                 ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_arcache(sys2hbmc_arcache[3:0]                 ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_arid   (sys2hbmc_arid[CPUSUB_BIU_ID_MSB+4:0]  ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_arlen  (sys2hbmc_arlen[7:0]                   ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_arlock (sys2hbmc_arlock                       ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_arprot (sys2hbmc_arprot[2:0]                  ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_arready(sys2hbmc_arready                      ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_arsize (sys2hbmc_arsize[2:0]                  ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_arvalid(sys2hbmc_arvalid                      ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.ds_awaddr (x2h_hbmc_awaddr[ADDR_MSB:0]           ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_awburst(x2h_hbmc_awburst[1:0]                 ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_awcache(x2h_hbmc_awcache[3:0]                 ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_awlen  (x2h_hbmc_awlen[7:0]                   ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_awlock (x2h_hbmc_awlock                       ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_awprot (x2h_hbmc_awprot[2:0]                  ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_awsize (x2h_hbmc_awsize[2:0]                  ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.ds_awvalid(x2h_hbmc_awvalid                      ), // (sizedn_axibus_hbmc) => (axi2ahb_hbmc)
		.us_awaddr (sys2hbmc_awaddr[ADDR_MSB:0]           ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_awburst(sys2hbmc_awburst[1:0]                 ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_awcache(sys2hbmc_awcache[3:0]                 ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_awid   (sys2hbmc_awid[CPUSUB_BIU_ID_MSB+4:0]  ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_awlen  (sys2hbmc_awlen[7:0]                   ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_awlock (sys2hbmc_awlock                       ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_awprot (sys2hbmc_awprot[2:0]                  ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_awready(sys2hbmc_awready                      ), // (sizedn_axibus_hbmc) => (u_axi_bmc)
		.us_awsize (sys2hbmc_awsize[2:0]                  ), // (sizedn_axibus_hbmc) <= (u_axi_bmc)
		.us_awvalid(sys2hbmc_awvalid                      )  // (sizedn_axibus_hbmc) <= (u_axi_bmc)
	); // end of sizedn_axibus_hbmc

	atcsizedn300 #(
		.ADDR_WIDTH      (ADDR_WIDTH      ),
		.DS_DATA_WIDTH   (32              ),
		.ID_WIDTH        (CPUSUB_BIU_ID_WIDTH+4),
		.US_DATA_WIDTH   (CPUSUB_BIU_DATA_WIDTH)
	) sizedn_axibus_rom (
		.ds_bready (x2h_rom_bready                       ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_bresp  (x2h_rom_bresp[1:0]                   ), // (sizedn_axibus_rom) <= (axi2ahb_rom)
		.ds_bvalid (x2h_rom_bvalid                       ), // (sizedn_axibus_rom) <= (axi2ahb_rom)
		.ds_rdata  (x2h_rom_rdata[31:0]                  ), // (sizedn_axibus_rom) <= (axi2ahb_rom)
		.ds_rlast  (x2h_rom_rlast                        ), // (sizedn_axibus_rom) <= (axi2ahb_rom)
		.ds_rready (x2h_rom_rready                       ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_rresp  (x2h_rom_rresp[1:0]                   ), // (sizedn_axibus_rom) <= (axi2ahb_rom)
		.ds_rvalid (x2h_rom_rvalid                       ), // (sizedn_axibus_rom) <= (axi2ahb_rom)
		.ds_wdata  (x2h_rom_wdata[31:0]                  ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_wlast  (x2h_rom_wlast                        ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_wready (x2h_rom_wready                       ), // (sizedn_axibus_rom) <= (axi2ahb_rom)
		.ds_wstrb  (x2h_rom_wstrb[3:0]                   ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_wvalid (x2h_rom_wvalid                       ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.us_bid    (sys2rom_bid[CPUSUB_BIU_ID_MSB+4:0]   ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_bready (sys2rom_bready                       ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_bresp  (sys2rom_bresp                        ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_bvalid (sys2rom_bvalid                       ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_rdata  (sys2rom_rdata[CPUSUB_BIU_DATA_MSB:0] ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_rid    (sys2rom_rid[CPUSUB_BIU_ID_MSB+4:0]   ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_rlast  (sys2rom_rlast                        ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_rready (sys2rom_rready                       ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_rresp  (sys2rom_rresp                        ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_rvalid (sys2rom_rvalid                       ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_wdata  (sys2rom_wdata[CPUSUB_BIU_DATA_MSB:0] ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_wlast  (sys2rom_wlast                        ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_wready (sys2rom_wready                       ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_wstrb  (sys2rom_wstrb[CPUSUB_BIU_WSTRB_MSB:0]), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_wvalid (sys2rom_wvalid                       ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.ds_arready(x2h_rom_arready                      ), // (sizedn_axibus_rom) <= (axi2ahb_rom)
		.aclk      (aclk                                 ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
		.aresetn   (aresetn                              ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
		.ds_awready(x2h_rom_awready                      ), // (sizedn_axibus_rom) <= (axi2ahb_rom)
		.ds_araddr (x2h_rom_araddr[ADDR_MSB:0]           ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_arburst(x2h_rom_arburst[1:0]                 ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_arcache(x2h_rom_arcache[3:0]                 ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_arlen  (x2h_rom_arlen[7:0]                   ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_arlock (x2h_rom_arlock                       ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_arprot (x2h_rom_arprot[2:0]                  ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_arsize (x2h_rom_arsize[2:0]                  ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_arvalid(x2h_rom_arvalid                      ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.us_araddr (sys2rom_araddr[ADDR_MSB:0]           ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_arburst(sys2rom_arburst[1:0]                 ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_arcache(sys2rom_arcache[3:0]                 ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_arid   (sys2rom_arid[CPUSUB_BIU_ID_MSB+4:0]  ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_arlen  (sys2rom_arlen[7:0]                   ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_arlock (sys2rom_arlock                       ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_arprot (sys2rom_arprot[2:0]                  ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_arready(sys2rom_arready                      ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_arsize (sys2rom_arsize[2:0]                  ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_arvalid(sys2rom_arvalid                      ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.ds_awaddr (x2h_rom_awaddr[ADDR_MSB:0]           ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_awburst(x2h_rom_awburst[1:0]                 ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_awcache(x2h_rom_awcache[3:0]                 ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_awlen  (x2h_rom_awlen[7:0]                   ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_awlock (x2h_rom_awlock                       ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_awprot (x2h_rom_awprot[2:0]                  ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_awsize (x2h_rom_awsize[2:0]                  ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.ds_awvalid(x2h_rom_awvalid                      ), // (sizedn_axibus_rom) => (axi2ahb_rom)
		.us_awaddr (sys2rom_awaddr[ADDR_MSB:0]           ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_awburst(sys2rom_awburst[1:0]                 ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_awcache(sys2rom_awcache[3:0]                 ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_awid   (sys2rom_awid[CPUSUB_BIU_ID_MSB+4:0]  ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_awlen  (sys2rom_awlen[7:0]                   ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_awlock (sys2rom_awlock                       ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_awprot (sys2rom_awprot[2:0]                  ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_awready(sys2rom_awready                      ), // (sizedn_axibus_rom) => (u_axi_bmc)
		.us_awsize (sys2rom_awsize[2:0]                  ), // (sizedn_axibus_rom) <= (u_axi_bmc)
		.us_awvalid(sys2rom_awvalid                      )  // (sizedn_axibus_rom) <= (u_axi_bmc)
	); // end of sizedn_axibus_rom

end // end of gen_sizedn_for_gt32b_bus
endgenerate

`endif // AE350_AXI_SUPPORT
`ifdef AE350_MAC_SUPPORT
generate
if ((CPUSUB_BIU_DATA_WIDTH > 32)) begin : gen_cpu_mac_sizeup

	atcsizeup100 #(
		.DS_DATA_WIDTH   (DMAC_DATA_WIDTH ),
		.US_DATA_WIDTH   (32              )
	) sizeup_mac_ahbbus (
		.hclk        (hclk            ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.hresetn     (hresetn         ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.us_haddr_5_2(mac_haddr[5:2]  ), // (sizeup_mac_ahbbus) <= ()
		.us_hsel     (1'b1            ), // (sizeup_mac_ahbbus) <= ()
		.us_hrdata   (mac_hrdata[31:0]), // (sizeup_mac_ahbbus) => ()
		.us_hready   (mac_hreadyout   ), // (sizeup_mac_ahbbus) <= ()
		.us_hwdata   (mac_hwdata[31:0]), // (sizeup_mac_ahbbus) <= ()
		.us_hwrite   (mac_hwrite      ), // (sizeup_mac_ahbbus) <= ()
		.us_htrans   (mac_htrans[1:0] ), // (sizeup_mac_ahbbus) <= ()
		.ds_hrdata   (mac_sys_hrdata  ), // (sizeup_mac_ahbbus) <= (ahb2axi_mac,u_ahb_bmc)
		.ds_hwdata   (mac_sys_hwdata  )  // (sizeup_mac_ahbbus) => (ahb2axi_mac,u_ahb_bmc)
	); // end of sizeup_mac_ahbbus

end // end of gen_cpu_mac_sizeup
endgenerate

`endif // AE350_MAC_SUPPORT
`ifdef AE350_LCDC_SUPPORT
generate
if ((CPUSUB_BIU_DATA_WIDTH > 32)) begin : gen_cpu_lcdc_sizeup

	atcsizeup100 #(
		.DS_DATA_WIDTH   (CPUSUB_BIU_DATA_WIDTH),
		.US_DATA_WIDTH   (32              )
	) sizeup_lcdc_ahbbus (
		.hclk        (hclk             ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.hresetn     (hresetn          ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
		.us_haddr_5_2(lcdc_haddr[5:2]  ), // (sizeup_lcdc_ahbbus) <= ()
		.us_hsel     (1'b1             ), // (sizeup_lcdc_ahbbus) <= ()
		.us_hrdata   (lcdc_hrdata[31:0]), // (sizeup_lcdc_ahbbus) => ()
		.us_hready   (lcdc_hreadyout   ), // (sizeup_lcdc_ahbbus) <= ()
		.us_hwdata   (lcdc_hwdata[31:0]), // (sizeup_lcdc_ahbbus) <= ()
		.us_hwrite   (lcdc_hwrite      ), // (sizeup_lcdc_ahbbus) <= ()
		.us_htrans   (lcdc_htrans[1:0] ), // (sizeup_lcdc_ahbbus) <= ()
		.ds_hrdata   (lcdc_sys_hrdata  ), // (sizeup_lcdc_ahbbus) <= (ahb2axi_lcdc,u_ahb_bmc)
		.ds_hwdata   (lcdc_sys_hwdata  )  // (sizeup_lcdc_ahbbus) => (ahb2axi_lcdc,u_ahb_bmc)
	); // end of sizeup_lcdc_ahbbus

end // end of gen_cpu_lcdc_sizeup
endgenerate

`endif // AE350_LCDC_SUPPORT
`ifdef AE350_L2M4_MSTMUX_SUPPORT
atcmstmux300 #(
	.ID_WIDTH        (CPUCORE_BIU_ID_WIDTH)
) u_l2m4_mstmux (
   `ifdef ATCMSTMUX300_MST0_SUPPORT
	.us0_araddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us0_arburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_arcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_arid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us0_arlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_arlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_arprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_arready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_arsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_arvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_awaddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us0_awburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_awcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_awid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us0_awlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_awlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_awprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_awready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_awsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_awvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_bid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_bready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us0_bresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_bvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_rdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_rid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_rlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_rready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us0_rresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_rvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_wdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us0_wlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us0_wready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us0_wstrb   ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us0_wvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST0_SUPPORT
   `ifdef ATCMSTMUX300_SLV1_SUPPORT
	.ds1_araddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_arburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_arcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_arid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_arlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_arlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_arprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_arready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds1_arsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_arvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_awaddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_awburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_awcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_awid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_awlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_awlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_awprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_awready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds1_awsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_awvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_bid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds1_bready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_bresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds1_bvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds1_rdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds1_rid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds1_rlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds1_rready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_rresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds1_rvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds1_wdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_wlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_wready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds1_wstrb   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds1_wvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV1_SUPPORT
   `ifdef ATCMSTMUX300_SLV2_SUPPORT
	.ds2_araddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds2_arsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awaddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds2_awsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_bid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds2_bready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_bresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds2_bvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds2_rdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds2_rid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds2_rlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds2_rready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_rresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds2_rvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds2_wdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_wlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_wready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds2_wstrb   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_wvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV2_SUPPORT
   `ifdef ATCMSTMUX300_SLV3_SUPPORT
	.ds3_araddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds3_arsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awaddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds3_awsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_bid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds3_bready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_bresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds3_bvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds3_rdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds3_rid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds3_rlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds3_rready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_rresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds3_rvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds3_wdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_wlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_wready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds3_wstrb   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_wvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV3_SUPPORT
   `ifdef ATCMSTMUX300_SLV4_SUPPORT
	.ds4_araddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds4_arsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awaddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds4_awsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_bid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds4_bready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_bresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds4_bvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds4_rdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds4_rid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds4_rlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds4_rready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_rresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds4_rvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds4_wdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_wlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_wready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds4_wstrb   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_wvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV4_SUPPORT
   `ifdef ATCMSTMUX300_SLV5_SUPPORT
	.ds5_araddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds5_arsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awaddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds5_awsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_bid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds5_bready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_bresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds5_bvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds5_rdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds5_rid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds5_rlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds5_rready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_rresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds5_rvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds5_wdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_wlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_wready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds5_wstrb   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_wvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV5_SUPPORT
   `ifdef ATCMSTMUX300_SLV6_SUPPORT
	.ds6_araddr  (mstmux_m4_araddr                ), // (u_l2m4_mstmux) => ()
	.ds6_arburst (mstmux_m4_arburst               ), // (u_l2m4_mstmux) => ()
	.ds6_arcache (mstmux_m4_arcache               ), // (u_l2m4_mstmux) => ()
	.ds6_arid    (mstmux_m4_arid                  ), // (u_l2m4_mstmux) => ()
	.ds6_arlen   (mstmux_m4_arlen                 ), // (u_l2m4_mstmux) => ()
	.ds6_arlock  (mstmux_m4_arlock                ), // (u_l2m4_mstmux) => ()
	.ds6_arprot  (mstmux_m4_arprot                ), // (u_l2m4_mstmux) => ()
	.ds6_arready (mstmux_m4_arready               ), // (u_l2m4_mstmux) <= ()
	.ds6_arsize  (mstmux_m4_arsize                ), // (u_l2m4_mstmux) => ()
	.ds6_arvalid (mstmux_m4_arvalid               ), // (u_l2m4_mstmux) => ()
	.ds6_awaddr  (mstmux_m4_awaddr                ), // (u_l2m4_mstmux) => ()
	.ds6_awburst (mstmux_m4_awburst               ), // (u_l2m4_mstmux) => ()
	.ds6_awcache (mstmux_m4_awcache               ), // (u_l2m4_mstmux) => ()
	.ds6_awid    (mstmux_m4_awid                  ), // (u_l2m4_mstmux) => ()
	.ds6_awlen   (mstmux_m4_awlen                 ), // (u_l2m4_mstmux) => ()
	.ds6_awlock  (mstmux_m4_awlock                ), // (u_l2m4_mstmux) => ()
	.ds6_awprot  (mstmux_m4_awprot                ), // (u_l2m4_mstmux) => ()
	.ds6_awready (mstmux_m4_awready               ), // (u_l2m4_mstmux) <= ()
	.ds6_awsize  (mstmux_m4_awsize                ), // (u_l2m4_mstmux) => ()
	.ds6_awvalid (mstmux_m4_awvalid               ), // (u_l2m4_mstmux) => ()
	.ds6_bid     (mstmux_m4_bid                   ), // (u_l2m4_mstmux) <= ()
	.ds6_bready  (mstmux_m4_bready                ), // (u_l2m4_mstmux) => ()
	.ds6_bresp   (mstmux_m4_bresp                 ), // (u_l2m4_mstmux) <= ()
	.ds6_bvalid  (mstmux_m4_bvalid                ), // (u_l2m4_mstmux) <= ()
	.ds6_rdata   (mstmux_m4_rdata                 ), // (u_l2m4_mstmux) <= ()
	.ds6_rid     (mstmux_m4_rid                   ), // (u_l2m4_mstmux) <= ()
	.ds6_rlast   (mstmux_m4_rlast                 ), // (u_l2m4_mstmux) <= ()
	.ds6_rready  (mstmux_m4_rready                ), // (u_l2m4_mstmux) => ()
	.ds6_rresp   (mstmux_m4_rresp                 ), // (u_l2m4_mstmux) <= ()
	.ds6_rvalid  (mstmux_m4_rvalid                ), // (u_l2m4_mstmux) <= ()
	.ds6_wdata   (mstmux_m4_wdata                 ), // (u_l2m4_mstmux) => ()
	.ds6_wlast   (mstmux_m4_wlast                 ), // (u_l2m4_mstmux) => ()
	.ds6_wready  (mstmux_m4_wready                ), // (u_l2m4_mstmux) <= ()
	.ds6_wstrb   (mstmux_m4_wstrb                 ), // (u_l2m4_mstmux) => ()
	.ds6_wvalid  (mstmux_m4_wvalid                ), // (u_l2m4_mstmux) => ()
   `endif // ATCMSTMUX300_SLV6_SUPPORT
   `ifdef ATCMSTMUX300_SLV7_SUPPORT
	.ds7_araddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds7_arsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awaddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds7_awsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_bid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds7_bready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_bresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds7_bvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds7_rdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds7_rid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds7_rlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds7_rready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_rresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds7_rvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds7_wdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_wlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_wready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds7_wstrb   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_wvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV7_SUPPORT
   `ifdef ATCMSTMUX300_SLV8_SUPPORT
	.ds8_araddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds8_arsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awaddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds8_awsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_bid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds8_bready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_bresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds8_bvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds8_rdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds8_rid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds8_rlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds8_rready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_rresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds8_rvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds8_wdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_wlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_wready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds8_wstrb   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_wvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV8_SUPPORT
   `ifdef ATCMSTMUX300_SLV9_SUPPORT
	.ds9_araddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds9_arsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awaddr  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awburst (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awcache (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awlen   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awlock  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awprot  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds9_awsize  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_bid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds9_bready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_bresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds9_bvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds9_rdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds9_rid     ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds9_rlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds9_rready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_rresp   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds9_rvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds9_wdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_wlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_wready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds9_wstrb   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_wvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV9_SUPPORT
   `ifdef ATCMSTMUX300_SLV10_SUPPORT
	.ds10_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds10_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds10_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds10_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds10_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds10_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds10_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds10_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds10_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds10_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds10_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds10_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV10_SUPPORT
   `ifdef ATCMSTMUX300_SLV11_SUPPORT
	.ds11_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds11_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds11_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds11_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds11_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds11_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds11_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds11_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds11_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds11_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds11_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds11_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV11_SUPPORT
   `ifdef ATCMSTMUX300_SLV12_SUPPORT
	.ds12_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds12_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds12_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds12_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds12_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds12_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds12_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds12_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds12_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds12_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds12_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds12_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV12_SUPPORT
   `ifdef ATCMSTMUX300_SLV13_SUPPORT
	.ds13_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds13_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds13_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds13_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds13_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds13_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds13_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds13_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds13_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds13_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds13_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds13_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV13_SUPPORT
   `ifdef ATCMSTMUX300_SLV14_SUPPORT
	.ds14_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds14_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds14_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds14_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds14_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds14_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds14_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds14_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds14_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds14_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds14_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds14_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV14_SUPPORT
   `ifdef ATCMSTMUX300_SLV15_SUPPORT
	.ds15_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds15_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds15_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds15_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds15_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds15_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds15_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds15_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds15_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds15_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds15_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds15_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV15_SUPPORT
   `ifdef ATCMSTMUX300_SLV16_SUPPORT
	.ds16_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds16_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds16_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds16_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds16_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds16_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds16_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds16_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds16_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds16_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds16_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds16_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV16_SUPPORT
   `ifdef ATCMSTMUX300_SLV17_SUPPORT
	.ds17_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds17_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds17_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds17_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds17_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds17_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds17_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds17_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds17_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds17_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds17_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds17_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV17_SUPPORT
   `ifdef ATCMSTMUX300_SLV18_SUPPORT
	.ds18_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds18_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds18_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds18_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds18_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds18_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds18_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds18_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds18_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds18_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds18_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds18_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV18_SUPPORT
   `ifdef ATCMSTMUX300_SLV19_SUPPORT
	.ds19_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds19_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds19_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds19_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds19_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds19_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds19_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds19_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds19_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds19_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds19_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds19_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV19_SUPPORT
   `ifdef ATCMSTMUX300_SLV20_SUPPORT
	.ds20_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds20_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds20_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds20_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds20_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds20_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds20_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds20_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds20_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds20_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds20_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds20_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV20_SUPPORT
   `ifdef ATCMSTMUX300_SLV21_SUPPORT
	.ds21_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds21_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds21_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds21_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds21_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds21_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds21_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds21_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds21_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds21_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds21_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds21_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV21_SUPPORT
   `ifdef ATCMSTMUX300_SLV22_SUPPORT
	.ds22_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds22_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds22_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds22_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds22_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds22_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds22_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds22_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds22_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds22_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds22_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds22_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV22_SUPPORT
   `ifdef ATCMSTMUX300_SLV23_SUPPORT
	.ds23_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds23_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds23_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds23_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds23_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds23_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds23_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds23_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds23_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds23_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds23_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds23_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV23_SUPPORT
   `ifdef ATCMSTMUX300_SLV24_SUPPORT
	.ds24_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds24_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds24_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds24_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds24_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds24_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds24_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds24_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds24_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds24_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds24_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds24_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV24_SUPPORT
   `ifdef ATCMSTMUX300_SLV25_SUPPORT
	.ds25_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds25_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds25_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds25_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds25_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds25_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds25_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds25_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds25_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds25_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds25_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds25_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV25_SUPPORT
   `ifdef ATCMSTMUX300_SLV26_SUPPORT
	.ds26_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds26_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds26_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds26_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds26_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds26_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds26_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds26_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds26_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds26_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds26_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds26_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV26_SUPPORT
   `ifdef ATCMSTMUX300_SLV27_SUPPORT
	.ds27_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds27_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds27_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds27_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds27_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds27_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds27_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds27_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds27_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds27_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds27_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds27_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV27_SUPPORT
   `ifdef ATCMSTMUX300_SLV28_SUPPORT
	.ds28_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds28_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds28_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds28_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds28_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds28_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds28_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds28_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds28_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds28_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds28_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds28_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV28_SUPPORT
   `ifdef ATCMSTMUX300_SLV29_SUPPORT
	.ds29_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds29_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds29_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds29_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds29_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds29_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds29_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds29_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds29_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds29_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds29_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds29_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV29_SUPPORT
   `ifdef ATCMSTMUX300_SLV30_SUPPORT
	.ds30_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds30_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds30_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds30_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds30_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds30_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds30_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds30_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds30_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds30_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds30_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds30_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV30_SUPPORT
   `ifdef ATCMSTMUX300_SLV31_SUPPORT
	.ds31_araddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds31_arsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awaddr (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awburst(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awcache(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awid   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awlen  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awlock (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awprot (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awready(1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds31_awsize (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awvalid(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_bid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds31_bready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_bresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds31_bvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds31_rdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.ds31_rid    ({(CPUCORE_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds31_rlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds31_rready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_rresp  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds31_rvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.ds31_wdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_wlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_wready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.ds31_wstrb  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_wvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCMSTMUX300_SLV31_SUPPORT
   `ifdef ATCMSTMUX300_MST1_SUPPORT
	.us1_araddr  (dmac0_mstmux_araddr             ), // (u_l2m4_mstmux) <= ()
	.us1_arburst (dmac0_mstmux_arburst            ), // (u_l2m4_mstmux) <= ()
	.us1_arcache (dmac0_mstmux_arcache            ), // (u_l2m4_mstmux) <= ()
	.us1_arid    (dmac0_mstmux_arid               ), // (u_l2m4_mstmux) <= ()
	.us1_arlen   (dmac0_mstmux_arlen              ), // (u_l2m4_mstmux) <= ()
	.us1_arlock  (dmac0_mstmux_arlock             ), // (u_l2m4_mstmux) <= ()
	.us1_arprot  (dmac0_mstmux_arprot             ), // (u_l2m4_mstmux) <= ()
	.us1_arready (dmac0_mstmux_arready            ), // (u_l2m4_mstmux) => ()
	.us1_arsize  (dmac0_mstmux_arsize             ), // (u_l2m4_mstmux) <= ()
	.us1_arvalid (dmac0_mstmux_arvalid            ), // (u_l2m4_mstmux) <= ()
	.us1_awaddr  (dmac0_mstmux_awaddr             ), // (u_l2m4_mstmux) <= ()
	.us1_awburst (dmac0_mstmux_awburst            ), // (u_l2m4_mstmux) <= ()
	.us1_awcache (dmac0_mstmux_awcache            ), // (u_l2m4_mstmux) <= ()
	.us1_awid    (dmac0_mstmux_awid               ), // (u_l2m4_mstmux) <= ()
	.us1_awlen   (dmac0_mstmux_awlen              ), // (u_l2m4_mstmux) <= ()
	.us1_awlock  (dmac0_mstmux_awlock             ), // (u_l2m4_mstmux) <= ()
	.us1_awprot  (dmac0_mstmux_awprot             ), // (u_l2m4_mstmux) <= ()
	.us1_awready (dmac0_mstmux_awready            ), // (u_l2m4_mstmux) => ()
	.us1_awsize  (dmac0_mstmux_awsize             ), // (u_l2m4_mstmux) <= ()
	.us1_awvalid (dmac0_mstmux_awvalid            ), // (u_l2m4_mstmux) <= ()
	.us1_bid     (dmac0_mstmux_bid                ), // (u_l2m4_mstmux) => ()
	.us1_bready  (dmac0_mstmux_bready             ), // (u_l2m4_mstmux) <= ()
	.us1_bresp   (dmac0_mstmux_bresp              ), // (u_l2m4_mstmux) => ()
	.us1_bvalid  (dmac0_mstmux_bvalid             ), // (u_l2m4_mstmux) => ()
	.us1_rdata   (dmac0_mstmux_rdata              ), // (u_l2m4_mstmux) => ()
	.us1_rid     (dmac0_mstmux_rid                ), // (u_l2m4_mstmux) => ()
	.us1_rlast   (dmac0_mstmux_rlast              ), // (u_l2m4_mstmux) => ()
	.us1_rready  (dmac0_mstmux_rready             ), // (u_l2m4_mstmux) <= ()
	.us1_rresp   (dmac0_mstmux_rresp              ), // (u_l2m4_mstmux) => ()
	.us1_rvalid  (dmac0_mstmux_rvalid             ), // (u_l2m4_mstmux) => ()
	.us1_wdata   (dmac0_mstmux_wdata              ), // (u_l2m4_mstmux) <= ()
	.us1_wlast   (dmac0_mstmux_wlast              ), // (u_l2m4_mstmux) <= ()
	.us1_wready  (dmac0_mstmux_wready             ), // (u_l2m4_mstmux) => ()
	.us1_wstrb   (dmac0_mstmux_wstrb              ), // (u_l2m4_mstmux) <= ()
	.us1_wvalid  (dmac0_mstmux_wvalid             ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST1_SUPPORT
   `ifdef ATCMSTMUX300_MST2_SUPPORT
	.us2_araddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us2_arburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_arcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_arid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us2_arlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_arlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_arprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_arready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_arsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_arvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_awaddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us2_awburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_awcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_awid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us2_awlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_awlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_awprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_awready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_awsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_awvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_bid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_bready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us2_bresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_bvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_rdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_rid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_rlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_rready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us2_rresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_rvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_wdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us2_wlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us2_wready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_wstrb   ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us2_wvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST2_SUPPORT
   `ifdef ATCMSTMUX300_MST3_SUPPORT
	.us3_araddr  (mac_mstmux_araddr               ), // (u_l2m4_mstmux) <= ()
	.us3_arburst (mac_mstmux_arburst              ), // (u_l2m4_mstmux) <= ()
	.us3_arcache (mac_mstmux_arcache              ), // (u_l2m4_mstmux) <= ()
	.us3_arid    (mac_mstmux_arid                 ), // (u_l2m4_mstmux) <= ()
	.us3_arlen   (mac_mstmux_arlen                ), // (u_l2m4_mstmux) <= ()
	.us3_arlock  (mac_mstmux_arlock               ), // (u_l2m4_mstmux) <= ()
	.us3_arprot  (mac_mstmux_arprot               ), // (u_l2m4_mstmux) <= ()
	.us3_arready (mac_mstmux_arready              ), // (u_l2m4_mstmux) => ()
	.us3_arsize  (mac_mstmux_arsize               ), // (u_l2m4_mstmux) <= ()
	.us3_arvalid (mac_mstmux_arvalid              ), // (u_l2m4_mstmux) <= ()
	.us3_awaddr  (mac_mstmux_awaddr               ), // (u_l2m4_mstmux) <= ()
	.us3_awburst (mac_mstmux_awburst              ), // (u_l2m4_mstmux) <= ()
	.us3_awcache (mac_mstmux_awcache              ), // (u_l2m4_mstmux) <= ()
	.us3_awid    (mac_mstmux_awid                 ), // (u_l2m4_mstmux) <= ()
	.us3_awlen   (mac_mstmux_awlen                ), // (u_l2m4_mstmux) <= ()
	.us3_awlock  (mac_mstmux_awlock               ), // (u_l2m4_mstmux) <= ()
	.us3_awprot  (mac_mstmux_awprot               ), // (u_l2m4_mstmux) <= ()
	.us3_awready (mac_mstmux_awready              ), // (u_l2m4_mstmux) => ()
	.us3_awsize  (mac_mstmux_awsize               ), // (u_l2m4_mstmux) <= ()
	.us3_awvalid (mac_mstmux_awvalid              ), // (u_l2m4_mstmux) <= ()
	.us3_bid     (mac_mstmux_bid                  ), // (u_l2m4_mstmux) => ()
	.us3_bready  (mac_mstmux_bready               ), // (u_l2m4_mstmux) <= ()
	.us3_bresp   (mac_mstmux_bresp                ), // (u_l2m4_mstmux) => ()
	.us3_bvalid  (mac_mstmux_bvalid               ), // (u_l2m4_mstmux) => ()
	.us3_rdata   (mac_mstmux_rdata                ), // (u_l2m4_mstmux) => ()
	.us3_rid     (mac_mstmux_rid                  ), // (u_l2m4_mstmux) => ()
	.us3_rlast   (mac_mstmux_rlast                ), // (u_l2m4_mstmux) => ()
	.us3_rready  (mac_mstmux_rready               ), // (u_l2m4_mstmux) <= ()
	.us3_rresp   (mac_mstmux_rresp                ), // (u_l2m4_mstmux) => ()
	.us3_rvalid  (mac_mstmux_rvalid               ), // (u_l2m4_mstmux) => ()
	.us3_wdata   (mac_mstmux_wdata                ), // (u_l2m4_mstmux) <= ()
	.us3_wlast   (mac_mstmux_wlast                ), // (u_l2m4_mstmux) <= ()
	.us3_wready  (mac_mstmux_wready               ), // (u_l2m4_mstmux) => ()
	.us3_wstrb   (mac_mstmux_wstrb                ), // (u_l2m4_mstmux) <= ()
	.us3_wvalid  (mac_mstmux_wvalid               ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST3_SUPPORT
   `ifdef ATCMSTMUX300_MST4_SUPPORT
	.us4_araddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us4_arburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_arcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_arid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us4_arlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_arlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_arprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_arready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_arsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_arvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_awaddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us4_awburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_awcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_awid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us4_awlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_awlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_awprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_awready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_awsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_awvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_bid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_bready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us4_bresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_bvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_rdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_rid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_rlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_rready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us4_rresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_rvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_wdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us4_wlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us4_wready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_wstrb   ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us4_wvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST4_SUPPORT
   `ifdef ATCMSTMUX300_MST5_SUPPORT
	.us5_araddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us5_arburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_arcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_arid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us5_arlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_arlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_arprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_arready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_arsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_arvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_awaddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us5_awburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_awcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_awid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us5_awlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_awlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_awprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_awready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_awsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_awvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_bid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_bready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us5_bresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_bvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_rdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_rid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_rlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_rready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us5_rresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_rvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_wdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us5_wlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us5_wready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_wstrb   ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us5_wvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST5_SUPPORT
   `ifdef ATCMSTMUX300_MST6_SUPPORT
	.us6_araddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us6_arburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_arcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_arid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us6_arlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_arlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_arprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_arready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_arsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_arvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_awaddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us6_awburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_awcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_awid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us6_awlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_awlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_awprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_awready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_awsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_awvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_bid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_bready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us6_bresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_bvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us6_rresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_wdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us6_wlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us6_wready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_wstrb   ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us6_wvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST6_SUPPORT
   `ifdef ATCMSTMUX300_MST7_SUPPORT
	.us7_araddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us7_arburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_arcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_arid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us7_arlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_arlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_arprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_arready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_arsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_arvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_awaddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us7_awburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_awcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_awid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us7_awlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_awlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_awprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_awready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_awsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_awvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_bid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_bready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us7_bresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_bvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_rdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_rid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_rlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_rready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us7_rresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_rvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_wdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us7_wlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us7_wready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_wstrb   ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us7_wvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST7_SUPPORT
   `ifdef ATCMSTMUX300_MST8_SUPPORT
	.us8_araddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us8_arburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_arcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_arid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us8_arlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_arlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_arprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_arready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_arsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_arvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_awaddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us8_awburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_awcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_awid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us8_awlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_awlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_awprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_awready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_awsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_awvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_bid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_bready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us8_bresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_bvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_rdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_rid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_rlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_rready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us8_rresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_rvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_wdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us8_wlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us8_wready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_wstrb   ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us8_wvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST8_SUPPORT
   `ifdef ATCMSTMUX300_MST9_SUPPORT
	.us9_araddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us9_arburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_arcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_arid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us9_arlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_arlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_arprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_arready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_arsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_arvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_awaddr  ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us9_awburst (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_awcache (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_awid    ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us9_awlen   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_awlock  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_awprot  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_awready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_awsize  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_awvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_bid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_bready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us9_bresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_bvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rdata   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rid     (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rlast   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rready  (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us9_rresp   (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rvalid  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_wdata   ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us9_wlast   (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us9_wready  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_wstrb   ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us9_wvalid  (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST9_SUPPORT
   `ifdef ATCMSTMUX300_MST10_SUPPORT
	.us10_araddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us10_arburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_arcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_arid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us10_arlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_arlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_arprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_arready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_arsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_arvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_awaddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us10_awburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_awcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_awid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us10_awlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_awlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_awprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_awready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_awsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_awvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_bid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_bready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us10_bresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_bvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us10_rresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_wdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us10_wlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us10_wready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_wstrb  ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us10_wvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST10_SUPPORT
   `ifdef ATCMSTMUX300_MST11_SUPPORT
	.us11_araddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us11_arburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_arcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_arid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us11_arlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_arlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_arprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_arready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_arsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_arvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_awaddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us11_awburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_awcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_awid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us11_awlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_awlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_awprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_awready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_awsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_awvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_bid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_bready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us11_bresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_bvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us11_rresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_wdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us11_wlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us11_wready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_wstrb  ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us11_wvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST11_SUPPORT
   `ifdef ATCMSTMUX300_MST12_SUPPORT
	.us12_araddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us12_arburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_arcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_arid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us12_arlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_arlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_arprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_arready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_arsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_arvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_awaddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us12_awburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_awcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_awid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us12_awlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_awlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_awprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_awready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_awsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_awvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_bid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_bready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us12_bresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_bvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us12_rresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_wdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us12_wlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us12_wready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_wstrb  ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us12_wvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST12_SUPPORT
   `ifdef ATCMSTMUX300_MST13_SUPPORT
	.us13_araddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us13_arburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_arcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_arid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us13_arlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_arlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_arprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_arready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_arsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_arvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_awaddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us13_awburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_awcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_awid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us13_awlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_awlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_awprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_awready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_awsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_awvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_bid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_bready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us13_bresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_bvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us13_rresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_wdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us13_wlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us13_wready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_wstrb  ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us13_wvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST13_SUPPORT
   `ifdef ATCMSTMUX300_MST14_SUPPORT
	.us14_araddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us14_arburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_arcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_arid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us14_arlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_arlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_arprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_arready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_arsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_arvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_awaddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us14_awburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_awcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_awid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us14_awlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_awlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_awprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_awready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_awsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_awvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_bid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_bready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us14_bresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_bvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us14_rresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_wdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us14_wlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us14_wready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_wstrb  ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us14_wvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST14_SUPPORT
   `ifdef ATCMSTMUX300_MST15_SUPPORT
	.us15_araddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us15_arburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_arcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_arid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us15_arlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_arlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_arprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_arready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_arsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_arvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_awaddr ({ADDR_WIDTH{1'b0}}              ), // () <= ()
	.us15_awburst(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_awcache(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_awid   ({CPUCORE_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us15_awlen  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_awlock (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_awprot (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_awready(/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_awsize (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_awvalid(1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_bid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_bready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us15_bresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_bvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rdata  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rid    (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rlast  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rready (1'b1                            ), // (u_l2m4_mstmux) <= ()
	.us15_rresp  (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rvalid (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_wdata  ({CPUCORE_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us15_wlast  (1'b0                            ), // (u_l2m4_mstmux) <= ()
	.us15_wready (/* NC */                        ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_wstrb  ({CPUCORE_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us15_wvalid (1'b0                            ), // (u_l2m4_mstmux) <= ()
   `endif // ATCMSTMUX300_MST15_SUPPORT
	.aclk        (aclk                            ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	.aresetn     (aresetn                         )  // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
); // end of u_l2m4_mstmux

`endif // AE350_L2M4_MSTMUX_SUPPORT
`ifdef AE350_AXI_SUPPORT
atcbmc300 #(
	.ADDR_WIDTH      (ADDR_WIDTH      ),
	.DATA_WIDTH      (CPUSUB_BIU_DATA_WIDTH),
	.ID_WIDTH        (CPUSUB_BIU_ID_WIDTH)
) u_axi_bmc (
   `ifdef ATCBMC300_MST0_SUPPORT
	.us0_araddr  (cpu_araddr                            ), // (u_axi_bmc) <= ()
	.us0_arburst (cpu_arburst                           ), // (u_axi_bmc) <= ()
	.us0_arcache (cpu_arcache                           ), // (u_axi_bmc) <= ()
	.us0_arid    (cpu_arid                              ), // (u_axi_bmc) <= ()
	.us0_arlen   (cpu_arlen                             ), // (u_axi_bmc) <= ()
	.us0_arlock  (cpu_arlock                            ), // (u_axi_bmc) <= ()
	.us0_arprot  (cpu_arprot                            ), // (u_axi_bmc) <= ()
	.us0_arready (cpu_arready                           ), // (u_axi_bmc) => ()
	.us0_arsize  (cpu_arsize                            ), // (u_axi_bmc) <= ()
	.us0_arvalid (cpu_arvalid                           ), // (u_axi_bmc) <= ()
	.us0_awaddr  (cpu_awaddr                            ), // (u_axi_bmc) <= ()
	.us0_awburst (cpu_awburst                           ), // (u_axi_bmc) <= ()
	.us0_awcache (cpu_awcache                           ), // (u_axi_bmc) <= ()
	.us0_awid    (cpu_awid                              ), // (u_axi_bmc) <= ()
	.us0_awlen   (cpu_awlen                             ), // (u_axi_bmc) <= ()
	.us0_awlock  (cpu_awlock                            ), // (u_axi_bmc) <= ()
	.us0_awprot  (cpu_awprot                            ), // (u_axi_bmc) <= ()
	.us0_awready (cpu_awready                           ), // (u_axi_bmc) => ()
	.us0_awsize  (cpu_awsize                            ), // (u_axi_bmc) <= ()
	.us0_awvalid (cpu_awvalid                           ), // (u_axi_bmc) <= ()
	.us0_bid     (cpu_bid                               ), // (u_axi_bmc) => ()
	.us0_bready  (cpu_bready                            ), // (u_axi_bmc) <= ()
	.us0_bresp   (cpu_bresp                             ), // (u_axi_bmc) => ()
	.us0_bvalid  (cpu_bvalid                            ), // (u_axi_bmc) => ()
	.us0_rdata   (cpu_rdata                             ), // (u_axi_bmc) => ()
	.us0_rid     (cpu_rid                               ), // (u_axi_bmc) => ()
	.us0_rlast   (cpu_rlast                             ), // (u_axi_bmc) => ()
	.us0_rready  (cpu_rready                            ), // (u_axi_bmc) <= ()
	.us0_rresp   (cpu_rresp                             ), // (u_axi_bmc) => ()
	.us0_rvalid  (cpu_rvalid                            ), // (u_axi_bmc) => ()
	.us0_wdata   (cpu_wdata                             ), // (u_axi_bmc) <= ()
	.us0_wlast   (cpu_wlast                             ), // (u_axi_bmc) <= ()
	.us0_wready  (cpu_wready                            ), // (u_axi_bmc) => ()
	.us0_wstrb   (cpu_wstrb                             ), // (u_axi_bmc) <= ()
	.us0_wvalid  (cpu_wvalid                            ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST0_SUPPORT
   `ifdef ATCBMC300_SLV1_SUPPORT
	.ds1_araddr  (sys2hbmc_araddr[ADDR_MSB:0]           ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_arburst (sys2hbmc_arburst[1:0]                 ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_arcache (sys2hbmc_arcache[3:0]                 ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_arid    (sys2hbmc_arid[CPUSUB_BIU_ID_MSB+4:0]  ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_arlen   (sys2hbmc_arlen[7:0]                   ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_arlock  (sys2hbmc_arlock                       ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_arprot  (sys2hbmc_arprot[2:0]                  ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_arready (sys2hbmc_arready                      ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_arsize  (sys2hbmc_arsize[2:0]                  ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_arvalid (sys2hbmc_arvalid                      ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_awaddr  (sys2hbmc_awaddr[ADDR_MSB:0]           ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_awburst (sys2hbmc_awburst[1:0]                 ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_awcache (sys2hbmc_awcache[3:0]                 ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_awid    (sys2hbmc_awid[CPUSUB_BIU_ID_MSB+4:0]  ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_awlen   (sys2hbmc_awlen[7:0]                   ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_awlock  (sys2hbmc_awlock                       ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_awprot  (sys2hbmc_awprot[2:0]                  ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_awready (sys2hbmc_awready                      ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_awsize  (sys2hbmc_awsize[2:0]                  ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_awvalid (sys2hbmc_awvalid                      ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_bid     (sys2hbmc_bid[CPUSUB_BIU_ID_MSB+4:0]   ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_bready  (sys2hbmc_bready                       ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_bresp   (sys2hbmc_bresp[1:0]                   ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_bvalid  (sys2hbmc_bvalid                       ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_rdata   (sys2hbmc_rdata[CPUSUB_BIU_DATA_MSB:0] ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_rid     (sys2hbmc_rid[CPUSUB_BIU_ID_MSB+4:0]   ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_rlast   (sys2hbmc_rlast                        ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_rready  (sys2hbmc_rready                       ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_rresp   (sys2hbmc_rresp[1:0]                   ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_rvalid  (sys2hbmc_rvalid                       ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_wdata   (sys2hbmc_wdata[CPUSUB_BIU_DATA_MSB:0] ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_wlast   (sys2hbmc_wlast                        ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_wready  (sys2hbmc_wready                       ), // (u_axi_bmc) <= (sizedn_axibus_hbmc)
	.ds1_wstrb   (sys2hbmc_wstrb[CPUSUB_BIU_WSTRB_MSB:0]), // (u_axi_bmc) => (sizedn_axibus_hbmc)
	.ds1_wvalid  (sys2hbmc_wvalid                       ), // (u_axi_bmc) => (sizedn_axibus_hbmc)
   `endif // ATCBMC300_SLV1_SUPPORT
   `ifdef ATCBMC300_SLV2_SUPPORT
	.ds2_araddr  (ram_araddr                            ), // (u_axi_bmc) => ()
	.ds2_arburst (ram_arburst                           ), // (u_axi_bmc) => ()
	.ds2_arcache (ram_arcache                           ), // (u_axi_bmc) => ()
	.ds2_arid    (ram_arid                              ), // (u_axi_bmc) => ()
	.ds2_arlen   (ram_arlen                             ), // (u_axi_bmc) => ()
	.ds2_arlock  (ram_arlock                            ), // (u_axi_bmc) => ()
	.ds2_arprot  (ram_arprot                            ), // (u_axi_bmc) => ()
	.ds2_arready (ram_arready                           ), // (u_axi_bmc) <= ()
	.ds2_arsize  (ram_arsize                            ), // (u_axi_bmc) => ()
	.ds2_arvalid (ram_arvalid                           ), // (u_axi_bmc) => ()
	.ds2_awaddr  (ram_awaddr                            ), // (u_axi_bmc) => ()
	.ds2_awburst (ram_awburst                           ), // (u_axi_bmc) => ()
	.ds2_awcache (ram_awcache                           ), // (u_axi_bmc) => ()
	.ds2_awid    (ram_awid                              ), // (u_axi_bmc) => ()
	.ds2_awlen   (ram_awlen                             ), // (u_axi_bmc) => ()
	.ds2_awlock  (ram_awlock                            ), // (u_axi_bmc) => ()
	.ds2_awprot  (ram_awprot                            ), // (u_axi_bmc) => ()
	.ds2_awready (ram_awready                           ), // (u_axi_bmc) <= ()
	.ds2_awsize  (ram_awsize                            ), // (u_axi_bmc) => ()
	.ds2_awvalid (ram_awvalid                           ), // (u_axi_bmc) => ()
	.ds2_bid     (ram_bid                               ), // (u_axi_bmc) <= ()
	.ds2_bready  (ram_bready                            ), // (u_axi_bmc) => ()
	.ds2_bresp   (ram_bresp                             ), // (u_axi_bmc) <= ()
	.ds2_bvalid  (ram_bvalid                            ), // (u_axi_bmc) <= ()
	.ds2_rdata   (ram_rdata                             ), // (u_axi_bmc) <= ()
	.ds2_rid     (ram_rid                               ), // (u_axi_bmc) <= ()
	.ds2_rlast   (ram_rlast                             ), // (u_axi_bmc) <= ()
	.ds2_rready  (ram_rready                            ), // (u_axi_bmc) => ()
	.ds2_rresp   (ram_rresp                             ), // (u_axi_bmc) <= ()
	.ds2_rvalid  (ram_rvalid                            ), // (u_axi_bmc) <= ()
	.ds2_wdata   (ram_wdata                             ), // (u_axi_bmc) => ()
	.ds2_wlast   (ram_wlast                             ), // (u_axi_bmc) => ()
	.ds2_wready  (ram_wready                            ), // (u_axi_bmc) <= ()
	.ds2_wstrb   (ram_wstrb                             ), // (u_axi_bmc) => ()
	.ds2_wvalid  (ram_wvalid                            ), // (u_axi_bmc) => ()
   `endif // ATCBMC300_SLV2_SUPPORT
   `ifdef ATCBMC300_SLV3_SUPPORT
	.ds3_araddr  (sys2slv_araddr                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_arburst (sys2slv_arburst                       ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_arcache (sys2slv_arcache                       ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_arid    (sys2slv_arid                          ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_arlen   (sys2slv_arlen                         ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_arlock  (sys2slv_arlock                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_arprot  (sys2slv_arprot                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_arready (sys2slv_arready                       ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_arsize  (sys2slv_arsize                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_arvalid (sys2slv_arvalid                       ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_awaddr  (sys2slv_awaddr                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_awburst (sys2slv_awburst                       ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_awcache (sys2slv_awcache                       ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_awid    (sys2slv_awid                          ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_awlen   (sys2slv_awlen                         ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_awlock  (sys2slv_awlock                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_awprot  (sys2slv_awprot                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_awready (sys2slv_awready                       ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_awsize  (sys2slv_awsize                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_awvalid (sys2slv_awvalid                       ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_bid     (sys2slv_bid                           ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_bready  (sys2slv_bready                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_bresp   (sys2slv_bresp                         ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_bvalid  (sys2slv_bvalid                        ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_rdata   (sys2slv_rdata                         ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_rid     (sys2slv_rid                           ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_rlast   (sys2slv_rlast                         ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_rready  (sys2slv_rready                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_rresp   (sys2slv_rresp                         ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_rvalid  (sys2slv_rvalid                        ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_wdata   (sys2slv_wdata                         ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_wlast   (sys2slv_wlast                         ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_wready  (sys2slv_wready                        ), // (u_axi_bmc) <= (u_axi_slvport_sdn)
	.ds3_wstrb   (sys2slv_wstrb                         ), // (u_axi_bmc) => (u_axi_slvport_sdn)
	.ds3_wvalid  (sys2slv_wvalid                        ), // (u_axi_bmc) => (u_axi_slvport_sdn)
   `endif // ATCBMC300_SLV3_SUPPORT
   `ifdef ATCBMC300_SLV4_SUPPORT
	.ds4_araddr  (sys2rom_araddr[ADDR_MSB:0]            ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_arburst (sys2rom_arburst[1:0]                  ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_arcache (sys2rom_arcache[3:0]                  ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_arid    (sys2rom_arid[CPUSUB_BIU_ID_MSB+4:0]   ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_arlen   (sys2rom_arlen[7:0]                    ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_arlock  (sys2rom_arlock                        ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_arprot  (sys2rom_arprot[2:0]                   ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_arready (sys2rom_arready                       ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_arsize  (sys2rom_arsize[2:0]                   ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_arvalid (sys2rom_arvalid                       ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_awaddr  (sys2rom_awaddr[ADDR_MSB:0]            ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_awburst (sys2rom_awburst[1:0]                  ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_awcache (sys2rom_awcache[3:0]                  ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_awid    (sys2rom_awid[CPUSUB_BIU_ID_MSB+4:0]   ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_awlen   (sys2rom_awlen[7:0]                    ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_awlock  (sys2rom_awlock                        ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_awprot  (sys2rom_awprot[2:0]                   ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_awready (sys2rom_awready                       ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_awsize  (sys2rom_awsize[2:0]                   ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_awvalid (sys2rom_awvalid                       ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_bid     (sys2rom_bid[CPUSUB_BIU_ID_MSB+4:0]    ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_bready  (sys2rom_bready                        ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_bresp   (sys2rom_bresp[1:0]                    ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_bvalid  (sys2rom_bvalid                        ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_rdata   (sys2rom_rdata[CPUSUB_BIU_DATA_MSB:0]  ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_rid     (sys2rom_rid[CPUSUB_BIU_ID_MSB+4:0]    ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_rlast   (sys2rom_rlast                         ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_rready  (sys2rom_rready                        ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_rresp   (sys2rom_rresp[1:0]                    ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_rvalid  (sys2rom_rvalid                        ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_wdata   (sys2rom_wdata[CPUSUB_BIU_DATA_MSB:0]  ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_wlast   (sys2rom_wlast                         ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_wready  (sys2rom_wready                        ), // (u_axi_bmc) <= (sizedn_axibus_rom)
	.ds4_wstrb   (sys2rom_wstrb[CPUSUB_BIU_WSTRB_MSB:0] ), // (u_axi_bmc) => (sizedn_axibus_rom)
	.ds4_wvalid  (sys2rom_wvalid                        ), // (u_axi_bmc) => (sizedn_axibus_rom)
   `endif // ATCBMC300_SLV4_SUPPORT
   `ifdef ATCBMC300_SLV5_SUPPORT
	.ds5_araddr  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arburst (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arcache (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arlen   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arlock  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arprot  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds5_arsize  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awaddr  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awburst (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awcache (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awlen   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awlock  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awprot  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds5_awsize  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds5_bready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_bresp   (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds5_bvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds5_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds5_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds5_rlast   (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds5_rready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_rresp   (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds5_rvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds5_wdata   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_wlast   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_wready  (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds5_wstrb   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_wvalid  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV5_SUPPORT
   `ifdef ATCBMC300_SLV6_SUPPORT
	.ds6_araddr  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arburst (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arcache (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arlen   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arlock  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arprot  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds6_arsize  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awaddr  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awburst (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awcache (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awlen   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awlock  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awprot  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds6_awsize  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds6_bready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_bresp   (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds6_bvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds6_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds6_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds6_rlast   (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds6_rready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_rresp   (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds6_rvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds6_wdata   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_wlast   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_wready  (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds6_wstrb   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_wvalid  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV6_SUPPORT
   `ifdef ATCBMC300_SLV7_SUPPORT
	.ds7_araddr  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arburst (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arcache (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arlen   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arlock  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arprot  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds7_arsize  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awaddr  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awburst (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awcache (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awlen   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awlock  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awprot  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds7_awsize  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds7_bready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_bresp   (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds7_bvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds7_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds7_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds7_rlast   (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds7_rready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_rresp   (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds7_rvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds7_wdata   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_wlast   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_wready  (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds7_wstrb   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_wvalid  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV7_SUPPORT
   `ifdef ATCBMC300_SLV8_SUPPORT
	.ds8_araddr  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arburst (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arcache (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arlen   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arlock  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arprot  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds8_arsize  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awaddr  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awburst (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awcache (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awlen   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awlock  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awprot  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds8_awsize  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds8_bready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_bresp   (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds8_bvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds8_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds8_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds8_rlast   (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds8_rready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_rresp   (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds8_rvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds8_wdata   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_wlast   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_wready  (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds8_wstrb   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_wvalid  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV8_SUPPORT
   `ifdef ATCBMC300_SLV9_SUPPORT
	.ds9_araddr  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arburst (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arcache (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arlen   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arlock  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arprot  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds9_arsize  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awaddr  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awburst (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awcache (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awlen   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awlock  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awprot  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds9_awsize  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds9_bready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_bresp   (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds9_bvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds9_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds9_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds9_rlast   (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds9_rready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_rresp   (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds9_rvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds9_wdata   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_wlast   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_wready  (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds9_wstrb   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_wvalid  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV9_SUPPORT
   `ifdef ATCBMC300_SLV10_SUPPORT
	.ds10_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds10_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds10_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds10_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds10_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds10_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds10_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds10_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds10_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds10_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds10_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds10_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV10_SUPPORT
   `ifdef ATCBMC300_SLV11_SUPPORT
	.ds11_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds11_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds11_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds11_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds11_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds11_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds11_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds11_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds11_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds11_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds11_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds11_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV11_SUPPORT
   `ifdef ATCBMC300_SLV12_SUPPORT
	.ds12_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds12_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds12_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds12_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds12_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds12_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds12_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds12_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds12_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds12_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds12_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds12_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV12_SUPPORT
   `ifdef ATCBMC300_SLV13_SUPPORT
	.ds13_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds13_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds13_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds13_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds13_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds13_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds13_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds13_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds13_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds13_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds13_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds13_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV13_SUPPORT
   `ifdef ATCBMC300_SLV14_SUPPORT
	.ds14_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds14_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds14_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds14_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds14_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds14_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds14_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds14_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds14_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds14_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds14_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds14_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV14_SUPPORT
   `ifdef ATCBMC300_SLV15_SUPPORT
	.ds15_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds15_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds15_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds15_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds15_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds15_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds15_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds15_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds15_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds15_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds15_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds15_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV15_SUPPORT
   `ifdef ATCBMC300_SLV16_SUPPORT
	.ds16_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds16_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds16_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds16_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds16_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds16_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds16_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds16_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds16_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds16_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds16_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds16_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV16_SUPPORT
   `ifdef ATCBMC300_SLV17_SUPPORT
	.ds17_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds17_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds17_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds17_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds17_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds17_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds17_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds17_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds17_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds17_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds17_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds17_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV17_SUPPORT
   `ifdef ATCBMC300_SLV18_SUPPORT
	.ds18_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds18_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds18_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds18_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds18_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds18_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds18_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds18_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds18_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds18_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds18_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds18_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV18_SUPPORT
   `ifdef ATCBMC300_SLV19_SUPPORT
	.ds19_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds19_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds19_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds19_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds19_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds19_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds19_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds19_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds19_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds19_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds19_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds19_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV19_SUPPORT
   `ifdef ATCBMC300_SLV20_SUPPORT
	.ds20_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds20_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds20_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds20_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds20_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds20_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds20_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds20_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds20_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds20_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds20_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds20_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV20_SUPPORT
   `ifdef ATCBMC300_SLV21_SUPPORT
	.ds21_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds21_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds21_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds21_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds21_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds21_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds21_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds21_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds21_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds21_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds21_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds21_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV21_SUPPORT
   `ifdef ATCBMC300_SLV22_SUPPORT
	.ds22_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds22_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds22_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds22_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds22_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds22_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds22_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds22_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds22_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds22_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds22_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds22_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV22_SUPPORT
   `ifdef ATCBMC300_SLV23_SUPPORT
	.ds23_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds23_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds23_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds23_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds23_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds23_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds23_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds23_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds23_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds23_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds23_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds23_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV23_SUPPORT
   `ifdef ATCBMC300_SLV24_SUPPORT
	.ds24_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds24_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds24_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds24_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds24_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds24_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds24_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds24_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds24_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds24_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds24_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds24_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV24_SUPPORT
   `ifdef ATCBMC300_SLV25_SUPPORT
	.ds25_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds25_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds25_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds25_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds25_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds25_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds25_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds25_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds25_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds25_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds25_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds25_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV25_SUPPORT
   `ifdef ATCBMC300_SLV26_SUPPORT
	.ds26_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds26_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds26_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds26_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds26_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds26_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds26_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds26_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds26_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds26_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds26_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds26_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV26_SUPPORT
   `ifdef ATCBMC300_SLV27_SUPPORT
	.ds27_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds27_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds27_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds27_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds27_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds27_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds27_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds27_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds27_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds27_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds27_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds27_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV27_SUPPORT
   `ifdef ATCBMC300_SLV28_SUPPORT
	.ds28_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds28_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds28_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds28_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds28_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds28_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds28_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds28_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds28_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds28_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds28_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds28_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV28_SUPPORT
   `ifdef ATCBMC300_SLV29_SUPPORT
	.ds29_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds29_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds29_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds29_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds29_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds29_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds29_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds29_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds29_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds29_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds29_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds29_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV29_SUPPORT
   `ifdef ATCBMC300_SLV30_SUPPORT
	.ds30_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds30_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds30_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds30_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds30_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds30_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds30_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds30_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds30_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds30_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds30_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds30_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV30_SUPPORT
   `ifdef ATCBMC300_SLV31_SUPPORT
	.ds31_araddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds31_arsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awaddr (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awburst(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awcache(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awid   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awlen  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awlock (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awprot (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awready(1'b1                                  ), // (u_axi_bmc) <= ()
	.ds31_awsize (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awvalid(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds31_bready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_bresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds31_bvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds31_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}       ), // () <= ()
	.ds31_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}       ), // () <= ()
	.ds31_rlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds31_rready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_rresp  (2'b0                                  ), // (u_axi_bmc) <= ()
	.ds31_rvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.ds31_wdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_wlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_wready (1'b1                                  ), // (u_axi_bmc) <= ()
	.ds31_wstrb  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_wvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC300_SLV31_SUPPORT
   `ifdef ATCBMC300_MST1_SUPPORT
	.us1_araddr  (cpu_i_araddr                          ), // (u_axi_bmc) <= ()
	.us1_arburst (cpu_i_arburst                         ), // (u_axi_bmc) <= ()
	.us1_arcache (cpu_i_arcache                         ), // (u_axi_bmc) <= ()
	.us1_arid    (cpu_i_arid                            ), // (u_axi_bmc) <= ()
	.us1_arlen   (cpu_i_arlen                           ), // (u_axi_bmc) <= ()
	.us1_arlock  (cpu_i_arlock                          ), // (u_axi_bmc) <= ()
	.us1_arprot  (cpu_i_arprot                          ), // (u_axi_bmc) <= ()
	.us1_arready (cpu_i_arready                         ), // (u_axi_bmc) => ()
	.us1_arsize  (cpu_i_arsize                          ), // (u_axi_bmc) <= ()
	.us1_arvalid (cpu_i_arvalid                         ), // (u_axi_bmc) <= ()
	.us1_awaddr  (cpu_i_awaddr                          ), // (u_axi_bmc) <= ()
	.us1_awburst (cpu_i_awburst                         ), // (u_axi_bmc) <= ()
	.us1_awcache (cpu_i_awcache                         ), // (u_axi_bmc) <= ()
	.us1_awid    (cpu_i_awid                            ), // (u_axi_bmc) <= ()
	.us1_awlen   (cpu_i_awlen                           ), // (u_axi_bmc) <= ()
	.us1_awlock  (cpu_i_awlock                          ), // (u_axi_bmc) <= ()
	.us1_awprot  (cpu_i_awprot                          ), // (u_axi_bmc) <= ()
	.us1_awready (cpu_i_awready                         ), // (u_axi_bmc) => ()
	.us1_awsize  (cpu_i_awsize                          ), // (u_axi_bmc) <= ()
	.us1_awvalid (cpu_i_awvalid                         ), // (u_axi_bmc) <= ()
	.us1_bid     (cpu_i_bid                             ), // (u_axi_bmc) => ()
	.us1_bready  (cpu_i_bready                          ), // (u_axi_bmc) <= ()
	.us1_bresp   (cpu_i_bresp                           ), // (u_axi_bmc) => ()
	.us1_bvalid  (cpu_i_bvalid                          ), // (u_axi_bmc) => ()
	.us1_rdata   (cpu_i_rdata                           ), // (u_axi_bmc) => ()
	.us1_rid     (cpu_i_rid                             ), // (u_axi_bmc) => ()
	.us1_rlast   (cpu_i_rlast                           ), // (u_axi_bmc) => ()
	.us1_rready  (cpu_i_rready                          ), // (u_axi_bmc) <= ()
	.us1_rresp   (cpu_i_rresp                           ), // (u_axi_bmc) => ()
	.us1_rvalid  (cpu_i_rvalid                          ), // (u_axi_bmc) => ()
	.us1_wdata   (cpu_i_wdata                           ), // (u_axi_bmc) <= ()
	.us1_wlast   (cpu_i_wlast                           ), // (u_axi_bmc) <= ()
	.us1_wready  (cpu_i_wready                          ), // (u_axi_bmc) => ()
	.us1_wstrb   (cpu_i_wstrb                           ), // (u_axi_bmc) <= ()
	.us1_wvalid  (cpu_i_wvalid                          ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST1_SUPPORT
   `ifdef ATCBMC300_MST2_SUPPORT
	.us2_araddr  (cpu_d_araddr                          ), // (u_axi_bmc) <= ()
	.us2_arburst (cpu_d_arburst                         ), // (u_axi_bmc) <= ()
	.us2_arcache (cpu_d_arcache                         ), // (u_axi_bmc) <= ()
	.us2_arid    (cpu_d_arid                            ), // (u_axi_bmc) <= ()
	.us2_arlen   (cpu_d_arlen                           ), // (u_axi_bmc) <= ()
	.us2_arlock  (cpu_d_arlock                          ), // (u_axi_bmc) <= ()
	.us2_arprot  (cpu_d_arprot                          ), // (u_axi_bmc) <= ()
	.us2_arready (cpu_d_arready                         ), // (u_axi_bmc) => ()
	.us2_arsize  (cpu_d_arsize                          ), // (u_axi_bmc) <= ()
	.us2_arvalid (cpu_d_arvalid                         ), // (u_axi_bmc) <= ()
	.us2_awaddr  (cpu_d_awaddr                          ), // (u_axi_bmc) <= ()
	.us2_awburst (cpu_d_awburst                         ), // (u_axi_bmc) <= ()
	.us2_awcache (cpu_d_awcache                         ), // (u_axi_bmc) <= ()
	.us2_awid    (cpu_d_awid                            ), // (u_axi_bmc) <= ()
	.us2_awlen   (cpu_d_awlen                           ), // (u_axi_bmc) <= ()
	.us2_awlock  (cpu_d_awlock                          ), // (u_axi_bmc) <= ()
	.us2_awprot  (cpu_d_awprot                          ), // (u_axi_bmc) <= ()
	.us2_awready (cpu_d_awready                         ), // (u_axi_bmc) => ()
	.us2_awsize  (cpu_d_awsize                          ), // (u_axi_bmc) <= ()
	.us2_awvalid (cpu_d_awvalid                         ), // (u_axi_bmc) <= ()
	.us2_bid     (cpu_d_bid                             ), // (u_axi_bmc) => ()
	.us2_bready  (cpu_d_bready                          ), // (u_axi_bmc) <= ()
	.us2_bresp   (cpu_d_bresp                           ), // (u_axi_bmc) => ()
	.us2_bvalid  (cpu_d_bvalid                          ), // (u_axi_bmc) => ()
	.us2_rdata   (cpu_d_rdata                           ), // (u_axi_bmc) => ()
	.us2_rid     (cpu_d_rid                             ), // (u_axi_bmc) => ()
	.us2_rlast   (cpu_d_rlast                           ), // (u_axi_bmc) => ()
	.us2_rready  (cpu_d_rready                          ), // (u_axi_bmc) <= ()
	.us2_rresp   (cpu_d_rresp                           ), // (u_axi_bmc) => ()
	.us2_rvalid  (cpu_d_rvalid                          ), // (u_axi_bmc) => ()
	.us2_wdata   (cpu_d_wdata                           ), // (u_axi_bmc) <= ()
	.us2_wlast   (cpu_d_wlast                           ), // (u_axi_bmc) <= ()
	.us2_wready  (cpu_d_wready                          ), // (u_axi_bmc) => ()
	.us2_wstrb   (cpu_d_wstrb                           ), // (u_axi_bmc) <= ()
	.us2_wvalid  (cpu_d_wvalid                          ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST2_SUPPORT
   `ifdef ATCBMC300_MST3_SUPPORT
	.us3_araddr  (dmac0_sys_araddr                      ), // (u_axi_bmc) <= ()
	.us3_arburst (dmac0_sys_arburst                     ), // (u_axi_bmc) <= ()
	.us3_arcache (dmac0_sys_arcache                     ), // (u_axi_bmc) <= ()
	.us3_arid    (dmac0_sys_arid                        ), // (u_axi_bmc) <= ()
	.us3_arlen   (dmac0_sys_arlen                       ), // (u_axi_bmc) <= ()
	.us3_arlock  (dmac0_sys_arlock                      ), // (u_axi_bmc) <= ()
	.us3_arprot  (dmac0_sys_arprot                      ), // (u_axi_bmc) <= ()
	.us3_arready (dmac0_sys_arready                     ), // (u_axi_bmc) => ()
	.us3_arsize  (dmac0_sys_arsize                      ), // (u_axi_bmc) <= ()
	.us3_arvalid (dmac0_sys_arvalid                     ), // (u_axi_bmc) <= ()
	.us3_awaddr  (dmac0_sys_awaddr                      ), // (u_axi_bmc) <= ()
	.us3_awburst (dmac0_sys_awburst                     ), // (u_axi_bmc) <= ()
	.us3_awcache (dmac0_sys_awcache                     ), // (u_axi_bmc) <= ()
	.us3_awid    (dmac0_sys_awid                        ), // (u_axi_bmc) <= ()
	.us3_awlen   (dmac0_sys_awlen                       ), // (u_axi_bmc) <= ()
	.us3_awlock  (dmac0_sys_awlock                      ), // (u_axi_bmc) <= ()
	.us3_awprot  (dmac0_sys_awprot                      ), // (u_axi_bmc) <= ()
	.us3_awready (dmac0_sys_awready                     ), // (u_axi_bmc) => ()
	.us3_awsize  (dmac0_sys_awsize                      ), // (u_axi_bmc) <= ()
	.us3_awvalid (dmac0_sys_awvalid                     ), // (u_axi_bmc) <= ()
	.us3_bid     (dmac0_sys_bid                         ), // (u_axi_bmc) => ()
	.us3_bready  (dmac0_sys_bready                      ), // (u_axi_bmc) <= ()
	.us3_bresp   (dmac0_sys_bresp                       ), // (u_axi_bmc) => ()
	.us3_bvalid  (dmac0_sys_bvalid                      ), // (u_axi_bmc) => ()
	.us3_rdata   (dmac0_sys_rdata                       ), // (u_axi_bmc) => ()
	.us3_rid     (dmac0_sys_rid                         ), // (u_axi_bmc) => ()
	.us3_rlast   (dmac0_sys_rlast                       ), // (u_axi_bmc) => ()
	.us3_rready  (dmac0_sys_rready                      ), // (u_axi_bmc) <= ()
	.us3_rresp   (dmac0_sys_rresp                       ), // (u_axi_bmc) => ()
	.us3_rvalid  (dmac0_sys_rvalid                      ), // (u_axi_bmc) => ()
	.us3_wdata   (dmac0_sys_wdata                       ), // (u_axi_bmc) <= ()
	.us3_wlast   (dmac0_sys_wlast                       ), // (u_axi_bmc) <= ()
	.us3_wready  (dmac0_sys_wready                      ), // (u_axi_bmc) => ()
	.us3_wstrb   (dmac0_sys_wstrb                       ), // (u_axi_bmc) <= ()
	.us3_wvalid  (dmac0_sys_wvalid                      ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST3_SUPPORT
   `ifdef ATCBMC300_MST4_SUPPORT
	.us4_araddr  (dmac1_sys_araddr                      ), // (u_axi_bmc) <= ()
	.us4_arburst (dmac1_sys_arburst                     ), // (u_axi_bmc) <= ()
	.us4_arcache (dmac1_sys_arcache                     ), // (u_axi_bmc) <= ()
	.us4_arid    (dmac1_sys_arid                        ), // (u_axi_bmc) <= ()
	.us4_arlen   (dmac1_sys_arlen                       ), // (u_axi_bmc) <= ()
	.us4_arlock  (dmac1_sys_arlock                      ), // (u_axi_bmc) <= ()
	.us4_arprot  (dmac1_sys_arprot                      ), // (u_axi_bmc) <= ()
	.us4_arready (dmac1_sys_arready                     ), // (u_axi_bmc) => ()
	.us4_arsize  (dmac1_sys_arsize                      ), // (u_axi_bmc) <= ()
	.us4_arvalid (dmac1_sys_arvalid                     ), // (u_axi_bmc) <= ()
	.us4_awaddr  (dmac1_sys_awaddr                      ), // (u_axi_bmc) <= ()
	.us4_awburst (dmac1_sys_awburst                     ), // (u_axi_bmc) <= ()
	.us4_awcache (dmac1_sys_awcache                     ), // (u_axi_bmc) <= ()
	.us4_awid    (dmac1_sys_awid                        ), // (u_axi_bmc) <= ()
	.us4_awlen   (dmac1_sys_awlen                       ), // (u_axi_bmc) <= ()
	.us4_awlock  (dmac1_sys_awlock                      ), // (u_axi_bmc) <= ()
	.us4_awprot  (dmac1_sys_awprot                      ), // (u_axi_bmc) <= ()
	.us4_awready (dmac1_sys_awready                     ), // (u_axi_bmc) => ()
	.us4_awsize  (dmac1_sys_awsize                      ), // (u_axi_bmc) <= ()
	.us4_awvalid (dmac1_sys_awvalid                     ), // (u_axi_bmc) <= ()
	.us4_bid     (dmac1_sys_bid                         ), // (u_axi_bmc) => ()
	.us4_bready  (dmac1_sys_bready                      ), // (u_axi_bmc) <= ()
	.us4_bresp   (dmac1_sys_bresp                       ), // (u_axi_bmc) => ()
	.us4_bvalid  (dmac1_sys_bvalid                      ), // (u_axi_bmc) => ()
	.us4_rdata   (dmac1_sys_rdata                       ), // (u_axi_bmc) => ()
	.us4_rid     (dmac1_sys_rid                         ), // (u_axi_bmc) => ()
	.us4_rlast   (dmac1_sys_rlast                       ), // (u_axi_bmc) => ()
	.us4_rready  (dmac1_sys_rready                      ), // (u_axi_bmc) <= ()
	.us4_rresp   (dmac1_sys_rresp                       ), // (u_axi_bmc) => ()
	.us4_rvalid  (dmac1_sys_rvalid                      ), // (u_axi_bmc) => ()
	.us4_wdata   (dmac1_sys_wdata                       ), // (u_axi_bmc) <= ()
	.us4_wlast   (dmac1_sys_wlast                       ), // (u_axi_bmc) <= ()
	.us4_wready  (dmac1_sys_wready                      ), // (u_axi_bmc) => ()
	.us4_wstrb   (dmac1_sys_wstrb                       ), // (u_axi_bmc) <= ()
	.us4_wvalid  (dmac1_sys_wvalid                      ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST4_SUPPORT
   `ifdef ATCBMC300_MST5_SUPPORT
	.us5_araddr  (mac_sys_araddr                        ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_arburst (mac_sys_arburst                       ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_arcache (mac_sys_arcache                       ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_arid    (mac_sys_arid                          ), // (u_axi_bmc) <= ()
	.us5_arlen   (mac_sys_arlen                         ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_arlock  (mac_sys_arlock                        ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_arprot  (mac_sys_arprot                        ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_arready (mac_sys_arready                       ), // (u_axi_bmc) => (ahb2axi_mac)
	.us5_arsize  (mac_sys_arsize                        ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_arvalid (mac_sys_arvalid                       ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_awaddr  (mac_sys_awaddr                        ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_awburst (mac_sys_awburst                       ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_awcache (mac_sys_awcache                       ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_awid    (mac_sys_awid                          ), // (u_axi_bmc) <= ()
	.us5_awlen   (mac_sys_awlen                         ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_awlock  (mac_sys_awlock                        ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_awprot  (mac_sys_awprot                        ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_awready (mac_sys_awready                       ), // (u_axi_bmc) => (ahb2axi_mac)
	.us5_awsize  (mac_sys_awsize                        ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_awvalid (mac_sys_awvalid                       ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_bid     (mac_sys_bid                           ), // (u_axi_bmc) => ()
	.us5_bready  (mac_sys_bready                        ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_bresp   (mac_sys_bresp                         ), // (u_axi_bmc) => (ahb2axi_mac)
	.us5_bvalid  (mac_sys_bvalid                        ), // (u_axi_bmc) => (ahb2axi_mac)
	.us5_rdata   (mac_sys_rdata                         ), // (u_axi_bmc) => (ahb2axi_mac)
	.us5_rid     (mac_sys_rid                           ), // (u_axi_bmc) => ()
	.us5_rlast   (mac_sys_rlast                         ), // (u_axi_bmc) => (ahb2axi_mac)
	.us5_rready  (mac_sys_rready                        ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_rresp   (mac_sys_rresp                         ), // (u_axi_bmc) => (ahb2axi_mac)
	.us5_rvalid  (mac_sys_rvalid                        ), // (u_axi_bmc) => (ahb2axi_mac)
	.us5_wdata   (mac_sys_wdata                         ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_wlast   (mac_sys_wlast                         ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_wready  (mac_sys_wready                        ), // (u_axi_bmc) => (ahb2axi_mac)
	.us5_wstrb   (mac_sys_wstrb                         ), // (u_axi_bmc) <= (ahb2axi_mac)
	.us5_wvalid  (mac_sys_wvalid                        ), // (u_axi_bmc) <= (ahb2axi_mac)
   `endif // ATCBMC300_MST5_SUPPORT
   `ifdef ATCBMC300_MST6_SUPPORT
	.us6_araddr  ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us6_arburst (2'b0                                  ), // (u_axi_bmc) <= ()
	.us6_arcache (4'b0                                  ), // (u_axi_bmc) <= ()
	.us6_arid    ({(CPUSUB_BIU_ID_WIDTH){1'b0}}         ), // () <= ()
	.us6_arlen   (8'b0                                  ), // (u_axi_bmc) <= ()
	.us6_arlock  (/* NC */                              ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us6_arprot  (3'b0                                  ), // (u_axi_bmc) <= ()
	.us6_arready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_arsize  (3'b0                                  ), // (u_axi_bmc) <= ()
	.us6_arvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.us6_awaddr  ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us6_awburst (2'b0                                  ), // (u_axi_bmc) <= ()
	.us6_awcache (4'b0                                  ), // (u_axi_bmc) <= ()
	.us6_awid    ({CPUSUB_BIU_ID_WIDTH{1'b0}}           ), // () <= ()
	.us6_awlen   (8'b0                                  ), // (u_axi_bmc) <= ()
	.us6_awlock  (1'b0                                  ), // (u_axi_bmc) <= ()
	.us6_awprot  (3'b0                                  ), // (u_axi_bmc) <= ()
	.us6_awready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_awsize  (3'b0                                  ), // (u_axi_bmc) <= ()
	.us6_awvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.us6_bid     (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_bready  (1'b1                                  ), // (u_axi_bmc) <= ()
	.us6_bresp   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_bvalid  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rdata   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rid     (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rlast   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rready  (1'b1                                  ), // (u_axi_bmc) <= ()
	.us6_rresp   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rvalid  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_wdata   ({CPUSUB_BIU_DATA_WIDTH{1'b0}}         ), // () <= ()
	.us6_wlast   (1'b0                                  ), // (u_axi_bmc) <= ()
	.us6_wready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_wstrb   ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}}        ), // () <= ()
	.us6_wvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST6_SUPPORT
   `ifdef ATCBMC300_MST7_SUPPORT
	.us7_araddr  (dbg_sys_araddr                        ), // (u_axi_bmc) <= ()
	.us7_arburst (dbg_sys_arburst                       ), // (u_axi_bmc) <= ()
	.us7_arcache (dbg_sys_arcache                       ), // (u_axi_bmc) <= ()
	.us7_arid    (dbg_sys_arid                          ), // (u_axi_bmc) <= ()
	.us7_arlen   (dbg_sys_arlen                         ), // (u_axi_bmc) <= ()
	.us7_arlock  (dbg_sys_arlock                        ), // (u_axi_bmc) <= ()
	.us7_arprot  (dbg_sys_arprot                        ), // (u_axi_bmc) <= ()
	.us7_arready (dbg_sys_arready                       ), // (u_axi_bmc) => ()
	.us7_arsize  (dbg_sys_arsize                        ), // (u_axi_bmc) <= ()
	.us7_arvalid (dbg_sys_arvalid                       ), // (u_axi_bmc) <= ()
	.us7_awaddr  (dbg_sys_awaddr                        ), // (u_axi_bmc) <= ()
	.us7_awburst (dbg_sys_awburst                       ), // (u_axi_bmc) <= ()
	.us7_awcache (dbg_sys_awcache                       ), // (u_axi_bmc) <= ()
	.us7_awid    (dbg_sys_awid                          ), // (u_axi_bmc) <= ()
	.us7_awlen   (dbg_sys_awlen                         ), // (u_axi_bmc) <= ()
	.us7_awlock  (dbg_sys_awlock                        ), // (u_axi_bmc) <= ()
	.us7_awprot  (dbg_sys_awprot                        ), // (u_axi_bmc) <= ()
	.us7_awready (dbg_sys_awready                       ), // (u_axi_bmc) => ()
	.us7_awsize  (dbg_sys_awsize                        ), // (u_axi_bmc) <= ()
	.us7_awvalid (dbg_sys_awvalid                       ), // (u_axi_bmc) <= ()
	.us7_bid     (dbg_sys_bid                           ), // (u_axi_bmc) => ()
	.us7_bready  (dbg_sys_bready                        ), // (u_axi_bmc) <= ()
	.us7_bresp   (dbg_sys_bresp                         ), // (u_axi_bmc) => ()
	.us7_bvalid  (dbg_sys_bvalid                        ), // (u_axi_bmc) => ()
	.us7_rdata   (dbg_sys_rdata                         ), // (u_axi_bmc) => ()
	.us7_rid     (dbg_sys_rid                           ), // (u_axi_bmc) => ()
	.us7_rlast   (dbg_sys_rlast                         ), // (u_axi_bmc) => ()
	.us7_rready  (dbg_sys_rready                        ), // (u_axi_bmc) <= ()
	.us7_rresp   (dbg_sys_rresp                         ), // (u_axi_bmc) => ()
	.us7_rvalid  (dbg_sys_rvalid                        ), // (u_axi_bmc) => ()
	.us7_wdata   (dbg_sys_wdata                         ), // (u_axi_bmc) <= ()
	.us7_wlast   (dbg_sys_wlast                         ), // (u_axi_bmc) <= ()
	.us7_wready  (dbg_sys_wready                        ), // (u_axi_bmc) => ()
	.us7_wstrb   (dbg_sys_wstrb                         ), // (u_axi_bmc) <= ()
	.us7_wvalid  (dbg_sys_wvalid                        ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST7_SUPPORT
   `ifdef ATCBMC300_MST8_SUPPORT
	.us8_araddr  (lcdc_sys_araddr                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_arburst (lcdc_sys_arburst                      ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_arcache (lcdc_sys_arcache                      ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_arid    (lcdc_sys_arid                         ), // (u_axi_bmc) <= ()
	.us8_arlen   (lcdc_sys_arlen                        ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_arlock  (lcdc_sys_arlock                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_arprot  (lcdc_sys_arprot                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_arready (lcdc_sys_arready                      ), // (u_axi_bmc) => (ahb2axi_lcdc)
	.us8_arsize  (lcdc_sys_arsize                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_arvalid (lcdc_sys_arvalid                      ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_awaddr  (lcdc_sys_awaddr                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_awburst (lcdc_sys_awburst                      ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_awcache (lcdc_sys_awcache                      ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_awid    (lcdc_sys_awid                         ), // (u_axi_bmc) <= ()
	.us8_awlen   (lcdc_sys_awlen                        ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_awlock  (lcdc_sys_awlock                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_awprot  (lcdc_sys_awprot                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_awready (lcdc_sys_awready                      ), // (u_axi_bmc) => (ahb2axi_lcdc)
	.us8_awsize  (lcdc_sys_awsize                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_awvalid (lcdc_sys_awvalid                      ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_bid     (lcdc_sys_bid                          ), // (u_axi_bmc) => ()
	.us8_bready  (lcdc_sys_bready                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_bresp   (lcdc_sys_bresp                        ), // (u_axi_bmc) => (ahb2axi_lcdc)
	.us8_bvalid  (lcdc_sys_bvalid                       ), // (u_axi_bmc) => (ahb2axi_lcdc)
	.us8_rdata   (lcdc_sys_rdata                        ), // (u_axi_bmc) => (ahb2axi_lcdc)
	.us8_rid     (lcdc_sys_rid                          ), // (u_axi_bmc) => ()
	.us8_rlast   (lcdc_sys_rlast                        ), // (u_axi_bmc) => (ahb2axi_lcdc)
	.us8_rready  (lcdc_sys_rready                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_rresp   (lcdc_sys_rresp                        ), // (u_axi_bmc) => (ahb2axi_lcdc)
	.us8_rvalid  (lcdc_sys_rvalid                       ), // (u_axi_bmc) => (ahb2axi_lcdc)
	.us8_wdata   (lcdc_sys_wdata                        ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_wlast   (lcdc_sys_wlast                        ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_wready  (lcdc_sys_wready                       ), // (u_axi_bmc) => (ahb2axi_lcdc)
	.us8_wstrb   (lcdc_sys_wstrb                        ), // (u_axi_bmc) <= (ahb2axi_lcdc)
	.us8_wvalid  (lcdc_sys_wvalid                       ), // (u_axi_bmc) <= (ahb2axi_lcdc)
   `endif // ATCBMC300_MST8_SUPPORT
   `ifdef ATCBMC300_MST9_SUPPORT
	.us9_araddr  ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us9_arburst (2'b0                                  ), // (u_axi_bmc) <= ()
	.us9_arcache (4'b0                                  ), // (u_axi_bmc) <= ()
	.us9_arid    ({(CPUSUB_BIU_ID_WIDTH){1'b0}}         ), // () <= ()
	.us9_arlen   (8'b0                                  ), // (u_axi_bmc) <= ()
	.us9_arlock  (/* NC */                              ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us9_arprot  (3'b0                                  ), // (u_axi_bmc) <= ()
	.us9_arready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_arsize  (3'b0                                  ), // (u_axi_bmc) <= ()
	.us9_arvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.us9_awaddr  ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us9_awburst (2'b0                                  ), // (u_axi_bmc) <= ()
	.us9_awcache (4'b0                                  ), // (u_axi_bmc) <= ()
	.us9_awid    ({CPUSUB_BIU_ID_WIDTH{1'b0}}           ), // () <= ()
	.us9_awlen   (8'b0                                  ), // (u_axi_bmc) <= ()
	.us9_awlock  (1'b0                                  ), // (u_axi_bmc) <= ()
	.us9_awprot  (3'b0                                  ), // (u_axi_bmc) <= ()
	.us9_awready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_awsize  (3'b0                                  ), // (u_axi_bmc) <= ()
	.us9_awvalid (1'b0                                  ), // (u_axi_bmc) <= ()
	.us9_bid     (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_bready  (1'b1                                  ), // (u_axi_bmc) <= ()
	.us9_bresp   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_bvalid  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rdata   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rid     (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rlast   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rready  (1'b1                                  ), // (u_axi_bmc) <= ()
	.us9_rresp   (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rvalid  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_wdata   ({CPUSUB_BIU_DATA_WIDTH{1'b0}}         ), // () <= ()
	.us9_wlast   (1'b0                                  ), // (u_axi_bmc) <= ()
	.us9_wready  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_wstrb   ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}}        ), // () <= ()
	.us9_wvalid  (1'b0                                  ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST9_SUPPORT
   `ifdef ATCBMC300_MST10_SUPPORT
	.us10_araddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us10_arburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us10_arcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us10_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}         ), // () <= ()
	.us10_arlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us10_arlock (/* NC */                              ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us10_arprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us10_arready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_arsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us10_arvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us10_awaddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us10_awburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us10_awcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us10_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}           ), // () <= ()
	.us10_awlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us10_awlock (1'b0                                  ), // (u_axi_bmc) <= ()
	.us10_awprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us10_awready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_awsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us10_awvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us10_bid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_bready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us10_bresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_bvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us10_rresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}         ), // () <= ()
	.us10_wlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.us10_wready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}}        ), // () <= ()
	.us10_wvalid (1'b0                                  ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST10_SUPPORT
   `ifdef ATCBMC300_MST11_SUPPORT
	.us11_araddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us11_arburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us11_arcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us11_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}         ), // () <= ()
	.us11_arlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us11_arlock (/* NC */                              ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us11_arprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us11_arready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_arsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us11_arvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us11_awaddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us11_awburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us11_awcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us11_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}           ), // () <= ()
	.us11_awlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us11_awlock (1'b0                                  ), // (u_axi_bmc) <= ()
	.us11_awprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us11_awready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_awsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us11_awvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us11_bid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_bready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us11_bresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_bvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us11_rresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}         ), // () <= ()
	.us11_wlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.us11_wready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}}        ), // () <= ()
	.us11_wvalid (1'b0                                  ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST11_SUPPORT
   `ifdef ATCBMC300_MST12_SUPPORT
	.us12_araddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us12_arburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us12_arcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us12_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}         ), // () <= ()
	.us12_arlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us12_arlock (/* NC */                              ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us12_arprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us12_arready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_arsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us12_arvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us12_awaddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us12_awburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us12_awcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us12_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}           ), // () <= ()
	.us12_awlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us12_awlock (1'b0                                  ), // (u_axi_bmc) <= ()
	.us12_awprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us12_awready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_awsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us12_awvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us12_bid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_bready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us12_bresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_bvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us12_rresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}         ), // () <= ()
	.us12_wlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.us12_wready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}}        ), // () <= ()
	.us12_wvalid (1'b0                                  ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST12_SUPPORT
   `ifdef ATCBMC300_MST13_SUPPORT
	.us13_araddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us13_arburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us13_arcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us13_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}         ), // () <= ()
	.us13_arlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us13_arlock (/* NC */                              ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us13_arprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us13_arready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_arsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us13_arvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us13_awaddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us13_awburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us13_awcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us13_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}           ), // () <= ()
	.us13_awlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us13_awlock (1'b0                                  ), // (u_axi_bmc) <= ()
	.us13_awprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us13_awready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_awsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us13_awvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us13_bid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_bready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us13_bresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_bvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us13_rresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}         ), // () <= ()
	.us13_wlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.us13_wready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}}        ), // () <= ()
	.us13_wvalid (1'b0                                  ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST13_SUPPORT
   `ifdef ATCBMC300_MST14_SUPPORT
	.us14_araddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us14_arburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us14_arcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us14_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}         ), // () <= ()
	.us14_arlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us14_arlock (/* NC */                              ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us14_arprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us14_arready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_arsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us14_arvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us14_awaddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us14_awburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us14_awcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us14_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}           ), // () <= ()
	.us14_awlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us14_awlock (1'b0                                  ), // (u_axi_bmc) <= ()
	.us14_awprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us14_awready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_awsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us14_awvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us14_bid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_bready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us14_bresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_bvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us14_rresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}         ), // () <= ()
	.us14_wlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.us14_wready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}}        ), // () <= ()
	.us14_wvalid (1'b0                                  ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST14_SUPPORT
   `ifdef ATCBMC300_MST15_SUPPORT
	.us15_araddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us15_arburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us15_arcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us15_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}         ), // () <= ()
	.us15_arlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us15_arlock (/* NC */                              ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us15_arprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us15_arready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_arsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us15_arvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us15_awaddr ({ADDR_WIDTH{1'b0}}                    ), // () <= ()
	.us15_awburst(2'b0                                  ), // (u_axi_bmc) <= ()
	.us15_awcache(4'b0                                  ), // (u_axi_bmc) <= ()
	.us15_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}           ), // () <= ()
	.us15_awlen  (8'b0                                  ), // (u_axi_bmc) <= ()
	.us15_awlock (1'b0                                  ), // (u_axi_bmc) <= ()
	.us15_awprot (3'b0                                  ), // (u_axi_bmc) <= ()
	.us15_awready(/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_awsize (3'b0                                  ), // (u_axi_bmc) <= ()
	.us15_awvalid(1'b0                                  ), // (u_axi_bmc) <= ()
	.us15_bid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_bready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us15_bresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_bvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rdata  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rid    (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rlast  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rready (1'b1                                  ), // (u_axi_bmc) <= ()
	.us15_rresp  (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rvalid (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}         ), // () <= ()
	.us15_wlast  (1'b0                                  ), // (u_axi_bmc) <= ()
	.us15_wready (/* NC */                              ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}}        ), // () <= ()
	.us15_wvalid (1'b0                                  ), // (u_axi_bmc) <= ()
   `endif // ATCBMC300_MST15_SUPPORT
	.aclk        (aclk                                  ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	.aresetn     (aresetn                               )  // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
); // end of u_axi_bmc

   `ifdef PLATFORM_DEBUG_SUBSYSTEM
      `ifdef PLATFORM_PLDM_SYS_BUS_ACCESS
         `ifdef NDS_IO_TRACE_INSTR
            `ifdef PLATFORM_TRACE_TO_SMEM
atcdbgtrmux300 #(
	.ADDR_WIDTH      (ADDR_WIDTH      ),
	.DATA_WIDTH      (CPUSUB_BIU_DATA_WIDTH),
	.ID_WIDTH        (CPUSUB_BIU_ID_WIDTH)
) u_dbgtrmux (
               `ifdef ATCDBGTRMUX300_MST0_SUPPORT
	.us0_araddr  (dm_sys_araddr                  ), // (u_dbgtrmux) <= ()
	.us0_arburst (dm_sys_arburst                 ), // (u_dbgtrmux) <= ()
	.us0_arcache (dm_sys_arcache                 ), // (u_dbgtrmux) <= ()
	.us0_arid    (dm_sys_arid                    ), // (u_dbgtrmux) <= ()
	.us0_arlen   (dm_sys_arlen                   ), // (u_dbgtrmux) <= ()
	.us0_arlock  (dm_sys_arlock                  ), // (u_dbgtrmux) <= ()
	.us0_arprot  (dm_sys_arprot                  ), // (u_dbgtrmux) <= ()
	.us0_arready (dm_sys_arready                 ), // (u_dbgtrmux) => ()
	.us0_arsize  (dm_sys_arsize                  ), // (u_dbgtrmux) <= ()
	.us0_arvalid (dm_sys_arvalid                 ), // (u_dbgtrmux) <= ()
	.us0_awaddr  (dm_sys_awaddr                  ), // (u_dbgtrmux) <= ()
	.us0_awburst (dm_sys_awburst                 ), // (u_dbgtrmux) <= ()
	.us0_awcache (dm_sys_awcache                 ), // (u_dbgtrmux) <= ()
	.us0_awid    (dm_sys_awid                    ), // (u_dbgtrmux) <= ()
	.us0_awlen   (dm_sys_awlen                   ), // (u_dbgtrmux) <= ()
	.us0_awlock  (dm_sys_awlock                  ), // (u_dbgtrmux) <= ()
	.us0_awprot  (dm_sys_awprot                  ), // (u_dbgtrmux) <= ()
	.us0_awready (dm_sys_awready                 ), // (u_dbgtrmux) => ()
	.us0_awsize  (dm_sys_awsize                  ), // (u_dbgtrmux) <= ()
	.us0_awvalid (dm_sys_awvalid                 ), // (u_dbgtrmux) <= ()
	.us0_bid     (dm_sys_bid                     ), // (u_dbgtrmux) => ()
	.us0_bready  (dm_sys_bready                  ), // (u_dbgtrmux) <= ()
	.us0_bresp   (dm_sys_bresp                   ), // (u_dbgtrmux) => ()
	.us0_bvalid  (dm_sys_bvalid                  ), // (u_dbgtrmux) => ()
	.us0_rdata   (dm_sys_rdata                   ), // (u_dbgtrmux) => ()
	.us0_rid     (dm_sys_rid                     ), // (u_dbgtrmux) => ()
	.us0_rlast   (dm_sys_rlast                   ), // (u_dbgtrmux) => ()
	.us0_rready  (dm_sys_rready                  ), // (u_dbgtrmux) <= ()
	.us0_rresp   (dm_sys_rresp                   ), // (u_dbgtrmux) => ()
	.us0_rvalid  (dm_sys_rvalid                  ), // (u_dbgtrmux) => ()
	.us0_wdata   (dm_sys_wdata                   ), // (u_dbgtrmux) <= ()
	.us0_wlast   (dm_sys_wlast                   ), // (u_dbgtrmux) <= ()
	.us0_wready  (dm_sys_wready                  ), // (u_dbgtrmux) => ()
	.us0_wstrb   (dm_sys_wstrb                   ), // (u_dbgtrmux) <= ()
	.us0_wvalid  (dm_sys_wvalid                  ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST0_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV1_SUPPORT
	.ds1_araddr  (mux_dm_tbuf_araddr             ), // (u_dbgtrmux) => ()
	.ds1_arburst (mux_dm_tbuf_arburst            ), // (u_dbgtrmux) => ()
	.ds1_arcache (mux_dm_tbuf_arcache            ), // (u_dbgtrmux) => ()
	.ds1_arid    (mux_dm_tbuf_arid               ), // (u_dbgtrmux) => ()
	.ds1_arlen   (mux_dm_tbuf_arlen              ), // (u_dbgtrmux) => ()
	.ds1_arlock  (mux_dm_tbuf_arlock             ), // (u_dbgtrmux) => ()
	.ds1_arprot  (mux_dm_tbuf_arprot             ), // (u_dbgtrmux) => ()
	.ds1_arready (mux_dm_tbuf_arready            ), // (u_dbgtrmux) <= ()
	.ds1_arsize  (mux_dm_tbuf_arsize             ), // (u_dbgtrmux) => ()
	.ds1_arvalid (mux_dm_tbuf_arvalid            ), // (u_dbgtrmux) => ()
	.ds1_awaddr  (mux_dm_tbuf_awaddr             ), // (u_dbgtrmux) => ()
	.ds1_awburst (mux_dm_tbuf_awburst            ), // (u_dbgtrmux) => ()
	.ds1_awcache (mux_dm_tbuf_awcache            ), // (u_dbgtrmux) => ()
	.ds1_awid    (mux_dm_tbuf_awid               ), // (u_dbgtrmux) => ()
	.ds1_awlen   (mux_dm_tbuf_awlen              ), // (u_dbgtrmux) => ()
	.ds1_awlock  (mux_dm_tbuf_awlock             ), // (u_dbgtrmux) => ()
	.ds1_awprot  (mux_dm_tbuf_awprot             ), // (u_dbgtrmux) => ()
	.ds1_awready (mux_dm_tbuf_awready            ), // (u_dbgtrmux) <= ()
	.ds1_awsize  (mux_dm_tbuf_awsize             ), // (u_dbgtrmux) => ()
	.ds1_awvalid (mux_dm_tbuf_awvalid            ), // (u_dbgtrmux) => ()
	.ds1_bid     (mux_dm_tbuf_bid                ), // (u_dbgtrmux) <= ()
	.ds1_bready  (mux_dm_tbuf_bready             ), // (u_dbgtrmux) => ()
	.ds1_bresp   (mux_dm_tbuf_bresp              ), // (u_dbgtrmux) <= ()
	.ds1_bvalid  (mux_dm_tbuf_bvalid             ), // (u_dbgtrmux) <= ()
	.ds1_rdata   (mux_dm_tbuf_rdata              ), // (u_dbgtrmux) <= ()
	.ds1_rid     (mux_dm_tbuf_rid                ), // (u_dbgtrmux) <= ()
	.ds1_rlast   (mux_dm_tbuf_rlast              ), // (u_dbgtrmux) <= ()
	.ds1_rready  (mux_dm_tbuf_rready             ), // (u_dbgtrmux) => ()
	.ds1_rresp   (mux_dm_tbuf_rresp              ), // (u_dbgtrmux) <= ()
	.ds1_rvalid  (mux_dm_tbuf_rvalid             ), // (u_dbgtrmux) <= ()
	.ds1_wdata   (mux_dm_tbuf_wdata              ), // (u_dbgtrmux) => ()
	.ds1_wlast   (mux_dm_tbuf_wlast              ), // (u_dbgtrmux) => ()
	.ds1_wready  (mux_dm_tbuf_wready             ), // (u_dbgtrmux) <= ()
	.ds1_wstrb   (mux_dm_tbuf_wstrb              ), // (u_dbgtrmux) => ()
	.ds1_wvalid  (mux_dm_tbuf_wvalid             ), // (u_dbgtrmux) => ()
               `endif // ATCDBGTRMUX300_SLV1_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV2_SUPPORT
	.ds2_araddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds2_arsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_arvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awaddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds2_awsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_awvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds2_bready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_bresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds2_bvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds2_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds2_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds2_rlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds2_rready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_rresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds2_rvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds2_wdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_wlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_wready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds2_wstrb   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds2_wvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV2_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV3_SUPPORT
	.ds3_araddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds3_arsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_arvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awaddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds3_awsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_awvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds3_bready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_bresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds3_bvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds3_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds3_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds3_rlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds3_rready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_rresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds3_rvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds3_wdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_wlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_wready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds3_wstrb   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds3_wvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV3_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV4_SUPPORT
	.ds4_araddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds4_arsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_arvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awaddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds4_awsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_awvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds4_bready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_bresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds4_bvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds4_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds4_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds4_rlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds4_rready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_rresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds4_rvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds4_wdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_wlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_wready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds4_wstrb   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds4_wvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV4_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV5_SUPPORT
	.ds5_araddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds5_arsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_arvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awaddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds5_awsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_awvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds5_bready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_bresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds5_bvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds5_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds5_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds5_rlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds5_rready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_rresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds5_rvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds5_wdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_wlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_wready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds5_wstrb   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds5_wvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV5_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV6_SUPPORT
	.ds6_araddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds6_arsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_arvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awaddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds6_awsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_awvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds6_bready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_bresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds6_bvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds6_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds6_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds6_rlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds6_rready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_rresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds6_rvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds6_wdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_wlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_wready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds6_wstrb   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds6_wvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV6_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV7_SUPPORT
	.ds7_araddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds7_arsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_arvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awaddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds7_awsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_awvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds7_bready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_bresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds7_bvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds7_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds7_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds7_rlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds7_rready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_rresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds7_rvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds7_wdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_wlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_wready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds7_wstrb   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds7_wvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV7_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV8_SUPPORT
	.ds8_araddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds8_arsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_arvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awaddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds8_awsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_awvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds8_bready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_bresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds8_bvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds8_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds8_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds8_rlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds8_rready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_rresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds8_rvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds8_wdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_wlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_wready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds8_wstrb   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds8_wvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV8_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV9_SUPPORT
	.ds9_araddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds9_arsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_arvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awaddr  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awburst (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awcache (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awlen   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awlock  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awprot  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds9_awsize  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_awvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_bid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds9_bready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_bresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds9_bvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds9_rdata   ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds9_rid     ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds9_rlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds9_rready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_rresp   (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds9_rvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds9_wdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_wlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_wready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds9_wstrb   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds9_wvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV9_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV10_SUPPORT
	.ds10_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds10_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds10_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds10_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds10_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds10_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds10_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds10_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds10_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds10_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds10_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds10_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds10_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV10_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV11_SUPPORT
	.ds11_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds11_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds11_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds11_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds11_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds11_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds11_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds11_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds11_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds11_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds11_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds11_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds11_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV11_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV12_SUPPORT
	.ds12_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds12_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds12_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds12_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds12_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds12_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds12_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds12_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds12_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds12_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds12_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds12_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds12_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV12_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV13_SUPPORT
	.ds13_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds13_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds13_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds13_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds13_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds13_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds13_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds13_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds13_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds13_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds13_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds13_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds13_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV13_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV14_SUPPORT
	.ds14_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds14_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds14_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds14_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds14_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds14_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds14_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds14_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds14_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds14_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds14_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds14_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds14_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV14_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV15_SUPPORT
	.ds15_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds15_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds15_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds15_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds15_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds15_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds15_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds15_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds15_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds15_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds15_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds15_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds15_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV15_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV16_SUPPORT
	.ds16_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds16_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds16_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds16_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds16_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds16_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds16_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds16_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds16_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds16_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds16_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds16_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds16_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV16_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV17_SUPPORT
	.ds17_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds17_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds17_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds17_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds17_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds17_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds17_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds17_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds17_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds17_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds17_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds17_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds17_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV17_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV18_SUPPORT
	.ds18_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds18_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds18_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds18_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds18_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds18_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds18_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds18_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds18_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds18_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds18_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds18_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds18_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV18_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV19_SUPPORT
	.ds19_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds19_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds19_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds19_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds19_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds19_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds19_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds19_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds19_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds19_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds19_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds19_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds19_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV19_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV20_SUPPORT
	.ds20_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds20_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds20_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds20_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds20_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds20_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds20_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds20_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds20_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds20_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds20_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds20_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds20_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV20_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV21_SUPPORT
	.ds21_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds21_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds21_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds21_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds21_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds21_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds21_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds21_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds21_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds21_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds21_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds21_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds21_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV21_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV22_SUPPORT
	.ds22_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds22_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds22_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds22_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds22_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds22_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds22_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds22_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds22_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds22_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds22_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds22_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds22_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV22_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV23_SUPPORT
	.ds23_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds23_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds23_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds23_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds23_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds23_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds23_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds23_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds23_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds23_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds23_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds23_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds23_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV23_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV24_SUPPORT
	.ds24_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds24_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds24_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds24_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds24_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds24_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds24_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds24_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds24_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds24_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds24_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds24_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds24_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV24_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV25_SUPPORT
	.ds25_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds25_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds25_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds25_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds25_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds25_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds25_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds25_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds25_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds25_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds25_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds25_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds25_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV25_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV26_SUPPORT
	.ds26_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds26_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds26_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds26_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds26_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds26_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds26_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds26_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds26_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds26_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds26_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds26_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds26_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV26_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV27_SUPPORT
	.ds27_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds27_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds27_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds27_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds27_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds27_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds27_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds27_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds27_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds27_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds27_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds27_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds27_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV27_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV28_SUPPORT
	.ds28_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds28_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds28_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds28_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds28_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds28_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds28_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds28_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds28_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds28_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds28_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds28_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds28_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV28_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV29_SUPPORT
	.ds29_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds29_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds29_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds29_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds29_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds29_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds29_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds29_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds29_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds29_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds29_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds29_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds29_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV29_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV30_SUPPORT
	.ds30_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds30_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds30_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds30_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds30_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds30_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds30_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds30_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds30_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds30_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds30_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds30_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds30_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV30_SUPPORT
               `ifdef ATCDBGTRMUX300_SLV31_SUPPORT
	.ds31_araddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds31_arsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_arvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awaddr (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awburst(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awcache(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awid   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awlen  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awlock (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awprot (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awready(1'b1                           ), // (u_dbgtrmux) <= ()
	.ds31_awsize (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_awvalid(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_bid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds31_bready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_bresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds31_bvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds31_rdata  ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.ds31_rid    ({(CPUSUB_BIU_ID_WIDTH+4){1'b0}}), // () <= ()
	.ds31_rlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds31_rready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_rresp  (2'b0                           ), // (u_dbgtrmux) <= ()
	.ds31_rvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.ds31_wdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_wlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_wready (1'b1                           ), // (u_dbgtrmux) <= ()
	.ds31_wstrb  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.ds31_wvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
               `endif // ATCDBGTRMUX300_SLV31_SUPPORT
               `ifdef ATCDBGTRMUX300_MST1_SUPPORT
	.us1_araddr  (tbuf_sys_araddr                ), // (u_dbgtrmux) <= ()
	.us1_arburst (tbuf_sys_arburst               ), // (u_dbgtrmux) <= ()
	.us1_arcache (tbuf_sys_arcache               ), // (u_dbgtrmux) <= ()
	.us1_arid    (tbuf_sys_arid                  ), // (u_dbgtrmux) <= ()
	.us1_arlen   (tbuf_sys_arlen                 ), // (u_dbgtrmux) <= ()
	.us1_arlock  (tbuf_sys_arlock                ), // (u_dbgtrmux) <= ()
	.us1_arprot  (tbuf_sys_arprot                ), // (u_dbgtrmux) <= ()
	.us1_arready (tbuf_sys_arready               ), // (u_dbgtrmux) => ()
	.us1_arsize  (tbuf_sys_arsize                ), // (u_dbgtrmux) <= ()
	.us1_arvalid (tbuf_sys_arvalid               ), // (u_dbgtrmux) <= ()
	.us1_awaddr  (tbuf_sys_awaddr                ), // (u_dbgtrmux) <= ()
	.us1_awburst (tbuf_sys_awburst               ), // (u_dbgtrmux) <= ()
	.us1_awcache (tbuf_sys_awcache               ), // (u_dbgtrmux) <= ()
	.us1_awid    (tbuf_sys_awid                  ), // (u_dbgtrmux) <= ()
	.us1_awlen   (tbuf_sys_awlen                 ), // (u_dbgtrmux) <= ()
	.us1_awlock  (tbuf_sys_awlock                ), // (u_dbgtrmux) <= ()
	.us1_awprot  (tbuf_sys_awprot                ), // (u_dbgtrmux) <= ()
	.us1_awready (tbuf_sys_awready               ), // (u_dbgtrmux) => ()
	.us1_awsize  (tbuf_sys_awsize                ), // (u_dbgtrmux) <= ()
	.us1_awvalid (tbuf_sys_awvalid               ), // (u_dbgtrmux) <= ()
	.us1_bid     (tbuf_sys_bid                   ), // (u_dbgtrmux) => ()
	.us1_bready  (tbuf_sys_bready                ), // (u_dbgtrmux) <= ()
	.us1_bresp   (tbuf_sys_bresp                 ), // (u_dbgtrmux) => ()
	.us1_bvalid  (tbuf_sys_bvalid                ), // (u_dbgtrmux) => ()
	.us1_rdata   (tbuf_sys_rdata                 ), // (u_dbgtrmux) => ()
	.us1_rid     (tbuf_sys_rid                   ), // (u_dbgtrmux) => ()
	.us1_rlast   (tbuf_sys_rlast                 ), // (u_dbgtrmux) => ()
	.us1_rready  (tbuf_sys_rready                ), // (u_dbgtrmux) <= ()
	.us1_rresp   (tbuf_sys_rresp                 ), // (u_dbgtrmux) => ()
	.us1_rvalid  (tbuf_sys_rvalid                ), // (u_dbgtrmux) => ()
	.us1_wdata   (tbuf_sys_wdata                 ), // (u_dbgtrmux) <= ()
	.us1_wlast   (tbuf_sys_wlast                 ), // (u_dbgtrmux) <= ()
	.us1_wready  (tbuf_sys_wready                ), // (u_dbgtrmux) => ()
	.us1_wstrb   (tbuf_sys_wstrb                 ), // (u_dbgtrmux) <= ()
	.us1_wvalid  (tbuf_sys_wvalid                ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST1_SUPPORT
               `ifdef ATCDBGTRMUX300_MST2_SUPPORT
	.us2_araddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us2_arburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us2_arcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us2_arid    ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us2_arlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us2_arlock  (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us2_arprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us2_arready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_arsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us2_arvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us2_awaddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us2_awburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us2_awcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us2_awid    ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us2_awlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us2_awlock  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us2_awprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us2_awready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_awsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us2_awvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us2_bid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_bready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us2_bresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_bvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_rdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_rid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_rlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_rready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us2_rresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_rvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_wdata   ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us2_wlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.us2_wready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us2_wstrb   ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us2_wvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST2_SUPPORT
               `ifdef ATCDBGTRMUX300_MST3_SUPPORT
	.us3_araddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us3_arburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us3_arcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us3_arid    ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us3_arlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us3_arlock  (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us3_arprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us3_arready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_arsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us3_arvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us3_awaddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us3_awburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us3_awcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us3_awid    ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us3_awlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us3_awlock  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us3_awprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us3_awready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_awsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us3_awvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us3_bid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_bready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us3_bresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_bvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_rdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_rid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_rlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_rready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us3_rresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_rvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_wdata   ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us3_wlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.us3_wready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us3_wstrb   ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us3_wvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST3_SUPPORT
               `ifdef ATCDBGTRMUX300_MST4_SUPPORT
	.us4_araddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us4_arburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us4_arcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us4_arid    ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us4_arlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us4_arlock  (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us4_arprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us4_arready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_arsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us4_arvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us4_awaddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us4_awburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us4_awcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us4_awid    ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us4_awlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us4_awlock  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us4_awprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us4_awready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_awsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us4_awvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us4_bid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_bready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us4_bresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_bvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_rdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_rid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_rlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_rready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us4_rresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_rvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_wdata   ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us4_wlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.us4_wready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us4_wstrb   ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us4_wvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST4_SUPPORT
               `ifdef ATCDBGTRMUX300_MST5_SUPPORT
	.us5_araddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us5_arburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us5_arcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us5_arid    ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us5_arlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us5_arlock  (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us5_arprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us5_arready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_arsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us5_arvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us5_awaddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us5_awburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us5_awcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us5_awid    ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us5_awlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us5_awlock  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us5_awprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us5_awready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_awsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us5_awvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us5_bid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_bready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us5_bresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_bvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_rdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_rid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_rlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_rready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us5_rresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_rvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_wdata   ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us5_wlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.us5_wready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us5_wstrb   ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us5_wvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST5_SUPPORT
               `ifdef ATCDBGTRMUX300_MST6_SUPPORT
	.us6_araddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us6_arburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us6_arcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us6_arid    ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us6_arlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us6_arlock  (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us6_arprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us6_arready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_arsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us6_arvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us6_awaddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us6_awburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us6_awcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us6_awid    ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us6_awlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us6_awlock  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us6_awprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us6_awready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_awsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us6_awvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us6_bid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_bready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us6_bresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_bvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us6_rresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_rvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_wdata   ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us6_wlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.us6_wready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us6_wstrb   ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us6_wvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST6_SUPPORT
               `ifdef ATCDBGTRMUX300_MST7_SUPPORT
	.us7_araddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us7_arburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us7_arcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us7_arid    ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us7_arlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us7_arlock  (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us7_arprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us7_arready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_arsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us7_arvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us7_awaddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us7_awburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us7_awcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us7_awid    ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us7_awlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us7_awlock  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us7_awprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us7_awready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_awsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us7_awvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us7_bid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_bready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us7_bresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_bvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_rdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_rid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_rlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_rready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us7_rresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_rvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_wdata   ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us7_wlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.us7_wready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us7_wstrb   ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us7_wvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST7_SUPPORT
               `ifdef ATCDBGTRMUX300_MST8_SUPPORT
	.us8_araddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us8_arburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us8_arcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us8_arid    ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us8_arlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us8_arlock  (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us8_arprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us8_arready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_arsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us8_arvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us8_awaddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us8_awburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us8_awcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us8_awid    ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us8_awlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us8_awlock  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us8_awprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us8_awready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_awsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us8_awvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us8_bid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_bready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us8_bresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_bvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_rdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_rid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_rlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_rready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us8_rresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_rvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_wdata   ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us8_wlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.us8_wready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us8_wstrb   ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us8_wvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST8_SUPPORT
               `ifdef ATCDBGTRMUX300_MST9_SUPPORT
	.us9_araddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us9_arburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us9_arcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us9_arid    ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us9_arlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us9_arlock  (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us9_arprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us9_arready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_arsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us9_arvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us9_awaddr  ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us9_awburst (2'b0                           ), // (u_dbgtrmux) <= ()
	.us9_awcache (4'b0                           ), // (u_dbgtrmux) <= ()
	.us9_awid    ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us9_awlen   (8'b0                           ), // (u_dbgtrmux) <= ()
	.us9_awlock  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us9_awprot  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us9_awready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_awsize  (3'b0                           ), // (u_dbgtrmux) <= ()
	.us9_awvalid (1'b0                           ), // (u_dbgtrmux) <= ()
	.us9_bid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_bready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us9_bresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_bvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rdata   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rid     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rlast   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rready  (1'b1                           ), // (u_dbgtrmux) <= ()
	.us9_rresp   (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_rvalid  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_wdata   ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us9_wlast   (1'b0                           ), // (u_dbgtrmux) <= ()
	.us9_wready  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us9_wstrb   ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us9_wvalid  (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST9_SUPPORT
               `ifdef ATCDBGTRMUX300_MST10_SUPPORT
	.us10_araddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us10_arburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us10_arcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us10_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us10_arlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us10_arlock (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us10_arprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us10_arready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_arsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us10_arvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us10_awaddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us10_awburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us10_awcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us10_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us10_awlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us10_awlock (1'b0                           ), // (u_dbgtrmux) <= ()
	.us10_awprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us10_awready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_awsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us10_awvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us10_bid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_bready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us10_bresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_bvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us10_rresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_rvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us10_wlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us10_wready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us10_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us10_wvalid (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST10_SUPPORT
               `ifdef ATCDBGTRMUX300_MST11_SUPPORT
	.us11_araddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us11_arburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us11_arcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us11_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us11_arlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us11_arlock (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us11_arprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us11_arready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_arsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us11_arvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us11_awaddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us11_awburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us11_awcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us11_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us11_awlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us11_awlock (1'b0                           ), // (u_dbgtrmux) <= ()
	.us11_awprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us11_awready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_awsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us11_awvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us11_bid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_bready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us11_bresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_bvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us11_rresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_rvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us11_wlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us11_wready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us11_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us11_wvalid (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST11_SUPPORT
               `ifdef ATCDBGTRMUX300_MST12_SUPPORT
	.us12_araddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us12_arburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us12_arcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us12_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us12_arlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us12_arlock (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us12_arprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us12_arready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_arsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us12_arvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us12_awaddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us12_awburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us12_awcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us12_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us12_awlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us12_awlock (1'b0                           ), // (u_dbgtrmux) <= ()
	.us12_awprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us12_awready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_awsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us12_awvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us12_bid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_bready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us12_bresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_bvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us12_rresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_rvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us12_wlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us12_wready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us12_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us12_wvalid (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST12_SUPPORT
               `ifdef ATCDBGTRMUX300_MST13_SUPPORT
	.us13_araddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us13_arburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us13_arcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us13_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us13_arlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us13_arlock (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us13_arprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us13_arready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_arsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us13_arvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us13_awaddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us13_awburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us13_awcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us13_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us13_awlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us13_awlock (1'b0                           ), // (u_dbgtrmux) <= ()
	.us13_awprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us13_awready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_awsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us13_awvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us13_bid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_bready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us13_bresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_bvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us13_rresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_rvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us13_wlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us13_wready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us13_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us13_wvalid (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST13_SUPPORT
               `ifdef ATCDBGTRMUX300_MST14_SUPPORT
	.us14_araddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us14_arburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us14_arcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us14_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us14_arlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us14_arlock (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us14_arprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us14_arready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_arsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us14_arvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us14_awaddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us14_awburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us14_awcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us14_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us14_awlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us14_awlock (1'b0                           ), // (u_dbgtrmux) <= ()
	.us14_awprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us14_awready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_awsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us14_awvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us14_bid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_bready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us14_bresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_bvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us14_rresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_rvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us14_wlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us14_wready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us14_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us14_wvalid (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST14_SUPPORT
               `ifdef ATCDBGTRMUX300_MST15_SUPPORT
	.us15_araddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us15_arburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us15_arcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us15_arid   ({(CPUSUB_BIU_ID_WIDTH){1'b0}}  ), // () <= ()
	.us15_arlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us15_arlock (/* NC */                       ), // (u_axi_bmc,u_dbgtrmux) <= (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux)
	.us15_arprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us15_arready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_arsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us15_arvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us15_awaddr ({ADDR_WIDTH{1'b0}}             ), // () <= ()
	.us15_awburst(2'b0                           ), // (u_dbgtrmux) <= ()
	.us15_awcache(4'b0                           ), // (u_dbgtrmux) <= ()
	.us15_awid   ({CPUSUB_BIU_ID_WIDTH{1'b0}}    ), // () <= ()
	.us15_awlen  (8'b0                           ), // (u_dbgtrmux) <= ()
	.us15_awlock (1'b0                           ), // (u_dbgtrmux) <= ()
	.us15_awprot (3'b0                           ), // (u_dbgtrmux) <= ()
	.us15_awready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_awsize (3'b0                           ), // (u_dbgtrmux) <= ()
	.us15_awvalid(1'b0                           ), // (u_dbgtrmux) <= ()
	.us15_bid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_bready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us15_bresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_bvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rdata  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rid    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rlast  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rready (1'b1                           ), // (u_dbgtrmux) <= ()
	.us15_rresp  (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_rvalid (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_wdata  ({CPUSUB_BIU_DATA_WIDTH{1'b0}}  ), // () <= ()
	.us15_wlast  (1'b0                           ), // (u_dbgtrmux) <= ()
	.us15_wready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.us15_wstrb  ({CPUSUB_BIU_WSTRB_WIDTH{1'b0}} ), // () <= ()
	.us15_wvalid (1'b0                           ), // (u_dbgtrmux) <= ()
               `endif // ATCDBGTRMUX300_MST15_SUPPORT
	.aclk        (aclk                           ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	.aresetn     (aresetn                        )  // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
); // end of u_dbgtrmux

            `endif // PLATFORM_TRACE_TO_SMEM
         `endif // NDS_IO_TRACE_INSTR
      `endif // PLATFORM_PLDM_SYS_BUS_ACCESS
   `endif // PLATFORM_DEBUG_SUBSYSTEM
atcaxi2ahb200 #(
	.ADDR_WIDTH      (ADDR_WIDTH      ),
	.DATA_WIDTH      (32              ),
	.ID_WIDTH        (CPUSUB_BIU_ID_WIDTH+4)
) axi2ahb_rom (
	.araddr (x2h_rom_araddr  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.arburst(x2h_rom_arburst ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.arcache(x2h_rom_arcache ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.arid   (x2h_rom_arid    ), // (axi2ahb_rom) <= ()
	.arlen  (x2h_rom_arlen   ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.arlock (x2h_rom_arlock  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.arprot (x2h_rom_arprot  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.arready(x2h_rom_arready ), // (axi2ahb_rom) => (sizedn_axibus_rom)
	.arsize (x2h_rom_arsize  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.arvalid(x2h_rom_arvalid ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.awaddr (x2h_rom_awaddr  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.awburst(x2h_rom_awburst ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.awcache(x2h_rom_awcache ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.awid   (x2h_rom_awid    ), // (axi2ahb_rom) <= ()
	.awlen  (x2h_rom_awlen   ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.awlock (x2h_rom_awlock  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.awprot (x2h_rom_awprot  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.awready(x2h_rom_awready ), // (axi2ahb_rom) => (sizedn_axibus_rom)
	.awsize (x2h_rom_awsize  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.awvalid(x2h_rom_awvalid ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.bid    (x2h_rom_bid     ), // (axi2ahb_rom) => ()
	.bready (x2h_rom_bready  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.bresp  (x2h_rom_bresp   ), // (axi2ahb_rom) => (sizedn_axibus_rom)
	.bvalid (x2h_rom_bvalid  ), // (axi2ahb_rom) => (sizedn_axibus_rom)
	.rdata  (x2h_rom_rdata   ), // (axi2ahb_rom) => (sizedn_axibus_rom)
	.rid    (x2h_rom_rid     ), // (axi2ahb_rom) => ()
	.rlast  (x2h_rom_rlast   ), // (axi2ahb_rom) => (sizedn_axibus_rom)
	.rready (x2h_rom_rready  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.rresp  (x2h_rom_rresp   ), // (axi2ahb_rom) => (sizedn_axibus_rom)
	.rvalid (x2h_rom_rvalid  ), // (axi2ahb_rom) => (sizedn_axibus_rom)
	.wdata  (x2h_rom_wdata   ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.wlast  (x2h_rom_wlast   ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.wready (x2h_rom_wready  ), // (axi2ahb_rom) => (sizedn_axibus_rom)
	.wstrb  (x2h_rom_wstrb   ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.wvalid (x2h_rom_wvalid  ), // (axi2ahb_rom) <= (sizedn_axibus_rom)
	.hclk   (hclk            ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.hresetn(hresetn         ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.aclk   (aclk            ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	.aresetn(aresetn         ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	.haddr  (sys2rom_haddr   ), // (axi2ahb_rom) => (u_ahb_rom_sdn)
	.hburst (sys2rom_hburst  ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
	.hprot  (sys2rom_hprot   ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
	.hrdata (rom2sys_hrdata  ), // (axi2ahb_rom,u_ahb_bmc) <= (u_ahb_rom_sdn)
	.hready (rom2sys_hready  ), // (axi2ahb_rom,u_ahb_bmc) <= (u_ahb_rom_sdn)
	.hresp  (rom2sys_hresp[0]), // (axi2ahb_rom,u_ahb_bmc) <= (u_ahb_rom_sdn)
	.hsize  (sys2rom_hsize   ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
	.htrans (sys2rom_htrans  ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
	.hwdata (sys2rom_hwdata  ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
	.hwrite (sys2rom_hwrite  )  // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
); // end of axi2ahb_rom

atcaxi2ahb200 #(
	.ADDR_WIDTH      (ADDR_WIDTH      ),
	.DATA_WIDTH      (32              ),
	.ID_WIDTH        (CPUSUB_BIU_ID_WIDTH+4)
) axi2ahb_hbmc (
	.araddr (x2h_hbmc_araddr  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.arburst(x2h_hbmc_arburst ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.arcache(x2h_hbmc_arcache ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.arid   (x2h_hbmc_arid    ), // (axi2ahb_hbmc) <= ()
	.arlen  (x2h_hbmc_arlen   ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.arlock (x2h_hbmc_arlock  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.arprot (x2h_hbmc_arprot  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.arready(x2h_hbmc_arready ), // (axi2ahb_hbmc) => (sizedn_axibus_hbmc)
	.arsize (x2h_hbmc_arsize  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.arvalid(x2h_hbmc_arvalid ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.awaddr (x2h_hbmc_awaddr  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.awburst(x2h_hbmc_awburst ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.awcache(x2h_hbmc_awcache ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.awid   (x2h_hbmc_awid    ), // (axi2ahb_hbmc) <= ()
	.awlen  (x2h_hbmc_awlen   ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.awlock (x2h_hbmc_awlock  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.awprot (x2h_hbmc_awprot  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.awready(x2h_hbmc_awready ), // (axi2ahb_hbmc) => (sizedn_axibus_hbmc)
	.awsize (x2h_hbmc_awsize  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.awvalid(x2h_hbmc_awvalid ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.bid    (x2h_hbmc_bid     ), // (axi2ahb_hbmc) => ()
	.bready (x2h_hbmc_bready  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.bresp  (x2h_hbmc_bresp   ), // (axi2ahb_hbmc) => (sizedn_axibus_hbmc)
	.bvalid (x2h_hbmc_bvalid  ), // (axi2ahb_hbmc) => (sizedn_axibus_hbmc)
	.rdata  (x2h_hbmc_rdata   ), // (axi2ahb_hbmc) => (sizedn_axibus_hbmc)
	.rid    (x2h_hbmc_rid     ), // (axi2ahb_hbmc) => ()
	.rlast  (x2h_hbmc_rlast   ), // (axi2ahb_hbmc) => (sizedn_axibus_hbmc)
	.rready (x2h_hbmc_rready  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.rresp  (x2h_hbmc_rresp   ), // (axi2ahb_hbmc) => (sizedn_axibus_hbmc)
	.rvalid (x2h_hbmc_rvalid  ), // (axi2ahb_hbmc) => (sizedn_axibus_hbmc)
	.wdata  (x2h_hbmc_wdata   ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.wlast  (x2h_hbmc_wlast   ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.wready (x2h_hbmc_wready  ), // (axi2ahb_hbmc) => (sizedn_axibus_hbmc)
	.wstrb  (x2h_hbmc_wstrb   ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.wvalid (x2h_hbmc_wvalid  ), // (axi2ahb_hbmc) <= (sizedn_axibus_hbmc)
	.hclk   (hclk             ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.hresetn(hresetn          ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.aclk   (aclk             ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	.aresetn(aresetn          ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	.haddr  (sys2hbmc_haddr   ), // (axi2ahb_hbmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.hburst (sys2hbmc_hburst  ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.hprot  (sys2hbmc_hprot   ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.hrdata (hbmc2sys_hrdata  ), // (axi2ahb_hbmc,u_ahb_bmc) <= (u_hbmc_sizedn,u_hbmc_syncdn)
	.hready (hbmc2sys_hready  ), // (axi2ahb_hbmc,u_ahb_bmc,u_hbmc_syncdn) <= (u_hbmc_sizedn,u_hbmc_syncdn)
	.hresp  (hbmc2sys_hresp[0]), // (axi2ahb_hbmc,u_ahb_bmc) <= (u_hbmc_sizedn,u_hbmc_syncdn)
	.hsize  (sys2hbmc_hsize   ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.htrans (sys2hbmc_htrans  ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.hwdata (sys2hbmc_hwdata  ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.hwrite (sys2hbmc_hwrite  )  // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
); // end of axi2ahb_hbmc

   `ifdef AE350_MAC_SUPPORT
atcahb2axi200 #(
	.ADDR_WIDTH      (ADDR_WIDTH      ),
	.DATA_WIDTH      (CPUCORE_BIU_DATA_WIDTH)
) ahb2axi_mac (
	.haddr    (mac_sys_haddr[ADDR_MSB:0]), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hburst   (mac_sys_hburst           ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hprot    (mac_sys_hprot            ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hrdata   (mac_sys_hrdata           ), // (ahb2axi_mac,u_ahb_bmc) => (sizeup_mac_ahbbus)
	.hready   (mac_sys_hreadyout        ), // (ahb2axi_mac) <= (ahb2axi_mac,u_ahb_bmc)
	.hreadyout(mac_sys_hreadyout        ), // (ahb2axi_mac,u_ahb_bmc) => (ahb2axi_mac)
	.hresp    (mac_sys_hresp[0]         ), // (ahb2axi_mac,u_ahb_bmc) => ()
	.hsel     (1'b1                     ), // (ahb2axi_mac) <= ()
	.hsize    (mac_sys_hsize            ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.htrans   (mac_sys_htrans           ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hwdata   (mac_sys_hwdata           ), // (ahb2axi_mac,u_ahb_bmc) <= (sizeup_mac_ahbbus)
	.hwrite   (mac_sys_hwrite           ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hclk     (hclk                     ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.hresetn  (hresetn                  ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.araddr   (mac_sys_araddr           ), // (ahb2axi_mac) => (u_axi_bmc)
	.arburst  (mac_sys_arburst          ), // (ahb2axi_mac) => (u_axi_bmc)
	.arcache  (mac_sys_arcache          ), // (ahb2axi_mac) => (u_axi_bmc)
	.arlen    (mac_sys_arlen            ), // (ahb2axi_mac) => (u_axi_bmc)
	.arlock   (mac_sys_arlock           ), // (ahb2axi_mac) => (u_axi_bmc)
	.arprot   (mac_sys_arprot           ), // (ahb2axi_mac) => (u_axi_bmc)
	.arready  (mac_sys_arready          ), // (ahb2axi_mac) <= (u_axi_bmc)
	.arsize   (mac_sys_arsize           ), // (ahb2axi_mac) => (u_axi_bmc)
	.arvalid  (mac_sys_arvalid          ), // (ahb2axi_mac) => (u_axi_bmc)
	.awaddr   (mac_sys_awaddr           ), // (ahb2axi_mac) => (u_axi_bmc)
	.awburst  (mac_sys_awburst          ), // (ahb2axi_mac) => (u_axi_bmc)
	.awcache  (mac_sys_awcache          ), // (ahb2axi_mac) => (u_axi_bmc)
	.awlen    (mac_sys_awlen            ), // (ahb2axi_mac) => (u_axi_bmc)
	.awlock   (mac_sys_awlock           ), // (ahb2axi_mac) => (u_axi_bmc)
	.awprot   (mac_sys_awprot           ), // (ahb2axi_mac) => (u_axi_bmc)
	.awready  (mac_sys_awready          ), // (ahb2axi_mac) <= (u_axi_bmc)
	.awsize   (mac_sys_awsize           ), // (ahb2axi_mac) => (u_axi_bmc)
	.awvalid  (mac_sys_awvalid          ), // (ahb2axi_mac) => (u_axi_bmc)
	.bready   (mac_sys_bready           ), // (ahb2axi_mac) => (u_axi_bmc)
	.bresp    (mac_sys_bresp            ), // (ahb2axi_mac) <= (u_axi_bmc)
	.bvalid   (mac_sys_bvalid           ), // (ahb2axi_mac) <= (u_axi_bmc)
	.rdata    (mac_sys_rdata            ), // (ahb2axi_mac) <= (u_axi_bmc)
	.rlast    (mac_sys_rlast            ), // (ahb2axi_mac) <= (u_axi_bmc)
	.rready   (mac_sys_rready           ), // (ahb2axi_mac) => (u_axi_bmc)
	.rresp    (mac_sys_rresp            ), // (ahb2axi_mac) <= (u_axi_bmc)
	.rvalid   (mac_sys_rvalid           ), // (ahb2axi_mac) <= (u_axi_bmc)
	.wdata    (mac_sys_wdata            ), // (ahb2axi_mac) => (u_axi_bmc)
	.wlast    (mac_sys_wlast            ), // (ahb2axi_mac) => (u_axi_bmc)
	.wready   (mac_sys_wready           ), // (ahb2axi_mac) <= (u_axi_bmc)
	.wstrb    (mac_sys_wstrb            ), // (ahb2axi_mac) => (u_axi_bmc)
	.wvalid   (mac_sys_wvalid           ), // (ahb2axi_mac) => (u_axi_bmc)
	.aclk     (aclk                     ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	.aresetn  (aresetn                  )  // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
); // end of ahb2axi_mac

   `endif // AE350_MAC_SUPPORT
   `ifdef AE350_LCDC_SUPPORT
atcahb2axi200 #(
	.ADDR_WIDTH      (ADDR_WIDTH      ),
	.DATA_WIDTH      (CPUSUB_BIU_DATA_WIDTH)
) ahb2axi_lcdc (
	.haddr    (lcdc_sys_haddr[ADDR_MSB:0]), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hburst   (lcdc_sys_hburst           ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hprot    (lcdc_sys_hprot            ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hrdata   (lcdc_sys_hrdata           ), // (ahb2axi_lcdc,u_ahb_bmc) => (sizeup_lcdc_ahbbus)
	.hready   (lcdc_sys_hreadyout        ), // (ahb2axi_lcdc) <= (ahb2axi_lcdc,u_ahb_bmc)
	.hreadyout(lcdc_sys_hreadyout        ), // (ahb2axi_lcdc,u_ahb_bmc) => (ahb2axi_lcdc)
	.hresp    (lcdc_sys_hresp[0]         ), // (ahb2axi_lcdc,u_ahb_bmc) => ()
	.hsel     (1'b1                      ), // (ahb2axi_lcdc) <= ()
	.hsize    (lcdc_sys_hsize            ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.htrans   (lcdc_sys_htrans           ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hwdata   (lcdc_sys_hwdata           ), // (ahb2axi_lcdc,u_ahb_bmc) <= (sizeup_lcdc_ahbbus)
	.hwrite   (lcdc_sys_hwrite           ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hclk     (hclk                      ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.hresetn  (hresetn                   ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.araddr   (lcdc_sys_araddr           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.arburst  (lcdc_sys_arburst          ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.arcache  (lcdc_sys_arcache          ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.arlen    (lcdc_sys_arlen            ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.arlock   (lcdc_sys_arlock           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.arprot   (lcdc_sys_arprot           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.arready  (lcdc_sys_arready          ), // (ahb2axi_lcdc) <= (u_axi_bmc)
	.arsize   (lcdc_sys_arsize           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.arvalid  (lcdc_sys_arvalid          ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.awaddr   (lcdc_sys_awaddr           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.awburst  (lcdc_sys_awburst          ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.awcache  (lcdc_sys_awcache          ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.awlen    (lcdc_sys_awlen            ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.awlock   (lcdc_sys_awlock           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.awprot   (lcdc_sys_awprot           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.awready  (lcdc_sys_awready          ), // (ahb2axi_lcdc) <= (u_axi_bmc)
	.awsize   (lcdc_sys_awsize           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.awvalid  (lcdc_sys_awvalid          ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.bready   (lcdc_sys_bready           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.bresp    (lcdc_sys_bresp            ), // (ahb2axi_lcdc) <= (u_axi_bmc)
	.bvalid   (lcdc_sys_bvalid           ), // (ahb2axi_lcdc) <= (u_axi_bmc)
	.rdata    (lcdc_sys_rdata            ), // (ahb2axi_lcdc) <= (u_axi_bmc)
	.rlast    (lcdc_sys_rlast            ), // (ahb2axi_lcdc) <= (u_axi_bmc)
	.rready   (lcdc_sys_rready           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.rresp    (lcdc_sys_rresp            ), // (ahb2axi_lcdc) <= (u_axi_bmc)
	.rvalid   (lcdc_sys_rvalid           ), // (ahb2axi_lcdc) <= (u_axi_bmc)
	.wdata    (lcdc_sys_wdata            ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.wlast    (lcdc_sys_wlast            ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.wready   (lcdc_sys_wready           ), // (ahb2axi_lcdc) <= (u_axi_bmc)
	.wstrb    (lcdc_sys_wstrb            ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.wvalid   (lcdc_sys_wvalid           ), // (ahb2axi_lcdc) => (u_axi_bmc)
	.aclk     (aclk                      ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
	.aresetn  (aresetn                   )  // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
); // end of ahb2axi_lcdc

   `endif // AE350_LCDC_SUPPORT
   `ifdef NDS_IO_SLAVEPORT
generate
if ((CPUSUB_BIU_DATA_WIDTH > SLVPORT_DATA_WIDTH)) begin : gen_axi_slvport_sdn

	atcsizedn300 #(
		.ADDR_WIDTH      (ADDR_WIDTH      ),
		.DS_DATA_WIDTH   (SLVPORT_DATA_WIDTH),
		.ID_WIDTH        (CPUSUB_BIU_ID_WIDTH+4),
		.US_DATA_WIDTH   (CPUSUB_BIU_DATA_WIDTH)
	) u_axi_slvport_sdn (
		.ds_bready (cpuslv_bready  ), // (u_axi_slvport_sdn) => ()
		.ds_bresp  (cpuslv_bresp   ), // (u_axi_slvport_sdn) <= ()
		.ds_bvalid (cpuslv_bvalid  ), // (u_axi_slvport_sdn) <= ()
		.ds_rdata  (cpuslv_rdata   ), // (u_axi_slvport_sdn) <= ()
		.ds_rlast  (cpuslv_rlast   ), // (u_axi_slvport_sdn) <= ()
		.ds_rready (cpuslv_rready  ), // (u_axi_slvport_sdn) => ()
		.ds_rresp  (cpuslv_rresp   ), // (u_axi_slvport_sdn) <= ()
		.ds_rvalid (cpuslv_rvalid  ), // (u_axi_slvport_sdn) <= ()
		.ds_wdata  (cpuslv_wdata   ), // (u_axi_slvport_sdn) => ()
		.ds_wlast  (cpuslv_wlast   ), // (u_axi_slvport_sdn) => ()
		.ds_wready (cpuslv_wready  ), // (u_axi_slvport_sdn) <= ()
		.ds_wstrb  (cpuslv_wstrb   ), // (u_axi_slvport_sdn) => ()
		.ds_wvalid (cpuslv_wvalid  ), // (u_axi_slvport_sdn) => ()
		.us_bid    (sys2slv_bid    ), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_bready (sys2slv_bready ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_bresp  (sys2slv_bresp  ), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_bvalid (sys2slv_bvalid ), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_rdata  (sys2slv_rdata  ), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_rid    (sys2slv_rid    ), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_rlast  (sys2slv_rlast  ), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_rready (sys2slv_rready ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_rresp  (sys2slv_rresp  ), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_rvalid (sys2slv_rvalid ), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_wdata  (sys2slv_wdata  ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_wlast  (sys2slv_wlast  ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_wready (sys2slv_wready ), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_wstrb  (sys2slv_wstrb  ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_wvalid (sys2slv_wvalid ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.ds_arready(cpuslv_arready ), // (u_axi_slvport_sdn) <= ()
		.aclk      (aclk           ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
		.aresetn   (aresetn        ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizedn_axibus_hbmc,sizedn_axibus_rom,u_axi_bmc,u_axi_slvport_sdn,u_dbgtrmux,u_l2m4_mstmux) <= ()
		.ds_awready(cpuslv_awready ), // (u_axi_slvport_sdn) <= ()
		.ds_araddr (cpuslv_araddr  ), // (u_axi_slvport_sdn) => ()
		.ds_arburst(cpuslv_arburst ), // (u_axi_slvport_sdn) => ()
		.ds_arcache(cpuslv_arcache ), // (u_axi_slvport_sdn) => ()
		.ds_arlen  (cpuslv_arlen   ), // (u_axi_slvport_sdn) => ()
		.ds_arlock (cpuslv_arlock  ), // (u_axi_slvport_sdn) => ()
		.ds_arprot (cpuslv_arprot  ), // (u_axi_slvport_sdn) => ()
		.ds_arsize (cpuslv_arsize  ), // (u_axi_slvport_sdn) => ()
		.ds_arvalid(cpuslv_arvalid ), // (u_axi_slvport_sdn) => ()
		.us_araddr (sys2slv_araddr ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_arburst(sys2slv_arburst), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_arcache(sys2slv_arcache), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_arid   (sys2slv_arid   ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_arlen  (sys2slv_arlen  ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_arlock (sys2slv_arlock ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_arprot (sys2slv_arprot ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_arready(sys2slv_arready), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_arsize (sys2slv_arsize ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_arvalid(sys2slv_arvalid), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.ds_awaddr (cpuslv_awaddr  ), // (u_axi_slvport_sdn) => ()
		.ds_awburst(cpuslv_awburst ), // (u_axi_slvport_sdn) => ()
		.ds_awcache(cpuslv_awcache ), // (u_axi_slvport_sdn) => ()
		.ds_awlen  (cpuslv_awlen   ), // (u_axi_slvport_sdn) => ()
		.ds_awlock (cpuslv_awlock  ), // (u_axi_slvport_sdn) => ()
		.ds_awprot (cpuslv_awprot  ), // (u_axi_slvport_sdn) => ()
		.ds_awsize (cpuslv_awsize  ), // (u_axi_slvport_sdn) => ()
		.ds_awvalid(cpuslv_awvalid ), // (u_axi_slvport_sdn) => ()
		.us_awaddr (sys2slv_awaddr ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_awburst(sys2slv_awburst), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_awcache(sys2slv_awcache), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_awid   (sys2slv_awid   ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_awlen  (sys2slv_awlen  ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_awlock (sys2slv_awlock ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_awprot (sys2slv_awprot ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_awready(sys2slv_awready), // (u_axi_slvport_sdn) => (u_axi_bmc)
		.us_awsize (sys2slv_awsize ), // (u_axi_slvport_sdn) <= (u_axi_bmc)
		.us_awvalid(sys2slv_awvalid)  // (u_axi_slvport_sdn) <= (u_axi_bmc)
	); // end of u_axi_slvport_sdn

end // end of gen_axi_slvport_sdn
endgenerate

   `endif // NDS_IO_SLAVEPORT
`endif // AE350_AXI_SUPPORT
`ifdef AE350_AHB_SUPPORT
atcbmc200 #(
	.ADDR_WIDTH      (32              ),
	.DATA_WIDTH      (CPUSUB_BIU_DATA_WIDTH)
) u_ahb_bmc (
   `ifdef ATCBMC200_AHB_MST0
	.hm0_haddr      (cpu_haddr[31:0]                ), // (u_ahb_bmc) <= ()
	.hm0_hburst     (cpu_hburst                     ), // (u_ahb_bmc) <= ()
	.hm0_hprot      (cpu_hprot                      ), // (u_ahb_bmc) <= ()
	.hm0_hrdata     (cpu_hrdata                     ), // (u_ahb_bmc) => ()
	.hm0_hready     (cpu_hready                     ), // (u_ahb_bmc) => ()
	.hm0_hresp      (cpu_hresp                      ), // (u_ahb_bmc) => ()
	.hm0_hsize      (cpu_hsize                      ), // (u_ahb_bmc) <= ()
	.hm0_htrans     (cpu_htrans                     ), // (u_ahb_bmc) <= ()
	.hm0_hwrite     (cpu_hwrite                     ), // (u_ahb_bmc) <= ()
	.hm0_hwdata     (cpu_hwdata                     ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST0
   `ifdef ATCBMC200_AHB_MST1
	.hm1_haddr      (cpu_i_haddr[31:0]              ), // (u_ahb_bmc) <= ()
	.hm1_hburst     (cpu_i_hburst                   ), // (u_ahb_bmc) <= ()
	.hm1_hprot      (cpu_i_hprot                    ), // (u_ahb_bmc) <= ()
	.hm1_hrdata     (cpu_i_hrdata                   ), // (u_ahb_bmc) => ()
	.hm1_hready     (cpu_i_hready                   ), // (u_ahb_bmc) => ()
	.hm1_hresp      (cpu_i_hresp                    ), // (u_ahb_bmc) => ()
	.hm1_hsize      (cpu_i_hsize                    ), // (u_ahb_bmc) <= ()
	.hm1_htrans     (cpu_i_htrans                   ), // (u_ahb_bmc) <= ()
	.hm1_hwrite     (cpu_i_hwrite                   ), // (u_ahb_bmc) <= ()
	.hm1_hwdata     (cpu_i_hwdata                   ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST1
   `ifdef ATCBMC200_AHB_MST2
	.hm2_haddr      (cpu_d_haddr[31:0]              ), // (u_ahb_bmc) <= ()
	.hm2_hburst     (cpu_d_hburst                   ), // (u_ahb_bmc) <= ()
	.hm2_hprot      (cpu_d_hprot                    ), // (u_ahb_bmc) <= ()
	.hm2_hrdata     (cpu_d_hrdata                   ), // (u_ahb_bmc) => ()
	.hm2_hready     (cpu_d_hready                   ), // (u_ahb_bmc) => ()
	.hm2_hresp      (cpu_d_hresp                    ), // (u_ahb_bmc) => ()
	.hm2_hsize      (cpu_d_hsize                    ), // (u_ahb_bmc) <= ()
	.hm2_htrans     (cpu_d_htrans                   ), // (u_ahb_bmc) <= ()
	.hm2_hwrite     (cpu_d_hwrite                   ), // (u_ahb_bmc) <= ()
	.hm2_hwdata     (cpu_d_hwdata                   ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST2
   `ifdef ATCBMC200_AHB_MST3
	.hm3_haddr      (dmac_sys_haddr[31:0]           ), // (u_ahb_bmc) <= ()
	.hm3_hburst     (dmac_sys_hburst                ), // (u_ahb_bmc) <= ()
	.hm3_hprot      (dmac_sys_hprot                 ), // (u_ahb_bmc) <= ()
	.hm3_hrdata     (dmac_sys_hrdata                ), // (u_ahb_bmc) => ()
	.hm3_hready     (dmac_sys_hready                ), // (u_ahb_bmc) => ()
	.hm3_hresp      (dmac_sys_hresp                 ), // (u_ahb_bmc) => ()
	.hm3_hsize      (dmac_sys_hsize                 ), // (u_ahb_bmc) <= ()
	.hm3_htrans     (dmac_sys_htrans                ), // (u_ahb_bmc) <= ()
	.hm3_hwrite     (dmac_sys_hwrite                ), // (u_ahb_bmc) <= ()
	.hm3_hwdata     (dmac_sys_hwdata                ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST3
   `ifdef ATCBMC200_AHB_MST4
	.hm4_haddr      (32'b0                          ), // (u_ahb_bmc) <= ()
	.hm4_hburst     (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm4_hprot      (4'b0                           ), // (u_ahb_bmc) <= ()
	.hm4_hrdata     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm4_hready     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm4_hresp      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm4_hsize      (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm4_htrans     (2'b0                           ), // (u_ahb_bmc) <= ()
	.hm4_hwrite     (1'b0                           ), // (u_ahb_bmc) <= ()
	.hm4_hwdata     (32'b0                          ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST4
   `ifdef ATCBMC200_AHB_MST5
	.hm5_haddr      (mac_sys_haddr[31:0]            ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hm5_hburst     (mac_sys_hburst                 ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hm5_hprot      (mac_sys_hprot                  ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hm5_hrdata     (mac_sys_hrdata                 ), // (ahb2axi_mac,u_ahb_bmc) => (sizeup_mac_ahbbus)
	.hm5_hready     (mac_sys_hreadyout              ), // (ahb2axi_mac,u_ahb_bmc) => (ahb2axi_mac)
	.hm5_hresp      (mac_sys_hresp                  ), // (ahb2axi_mac,u_ahb_bmc) => ()
	.hm5_hsize      (mac_sys_hsize                  ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hm5_htrans     (mac_sys_htrans                 ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hm5_hwrite     (mac_sys_hwrite                 ), // (ahb2axi_mac,u_ahb_bmc) <= ()
	.hm5_hwdata     (mac_sys_hwdata                 ), // (ahb2axi_mac,u_ahb_bmc) <= (sizeup_mac_ahbbus)
   `endif // ATCBMC200_AHB_MST5
   `ifdef ATCBMC200_AHB_MST6
	.hm6_haddr      (32'b0                          ), // (u_ahb_bmc) <= ()
	.hm6_hburst     (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm6_hprot      (4'b0                           ), // (u_ahb_bmc) <= ()
	.hm6_hrdata     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm6_hready     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm6_hresp      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm6_hsize      (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm6_htrans     (2'b0                           ), // (u_ahb_bmc) <= ()
	.hm6_hwrite     (1'b0                           ), // (u_ahb_bmc) <= ()
	.hm6_hwdata     (32'b0                          ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST6
   `ifdef ATCBMC200_AHB_MST7
	.hm7_haddr      (dm_sys_haddr[31:0]             ), // (u_ahb_bmc) <= ()
	.hm7_hburst     (dm_sys_hburst                  ), // (u_ahb_bmc) <= ()
	.hm7_hprot      (dm_sys_hprot                   ), // (u_ahb_bmc) <= ()
	.hm7_hrdata     (dm_sys_hrdata                  ), // (u_ahb_bmc) => ()
	.hm7_hready     (dm_sys_hready                  ), // (u_ahb_bmc) => ()
	.hm7_hresp      (dm_sys_hresp                   ), // (u_ahb_bmc) => ()
	.hm7_hsize      (dm_sys_hsize                   ), // (u_ahb_bmc) <= ()
	.hm7_htrans     (dm_sys_htrans                  ), // (u_ahb_bmc) <= ()
	.hm7_hwrite     (dm_sys_hwrite                  ), // (u_ahb_bmc) <= ()
	.hm7_hwdata     (dm_sys_hwdata                  ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST7
   `ifdef ATCBMC200_AHB_MST8
	.hm8_haddr      (lcdc_sys_haddr[31:0]           ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hm8_hburst     (lcdc_sys_hburst                ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hm8_hprot      (lcdc_sys_hprot                 ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hm8_hrdata     (lcdc_sys_hrdata                ), // (ahb2axi_lcdc,u_ahb_bmc) => (sizeup_lcdc_ahbbus)
	.hm8_hready     (lcdc_sys_hreadyout             ), // (ahb2axi_lcdc,u_ahb_bmc) => (ahb2axi_lcdc)
	.hm8_hresp      (lcdc_sys_hresp                 ), // (ahb2axi_lcdc,u_ahb_bmc) => ()
	.hm8_hsize      (lcdc_sys_hsize                 ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hm8_htrans     (lcdc_sys_htrans                ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hm8_hwrite     (lcdc_sys_hwrite                ), // (ahb2axi_lcdc,u_ahb_bmc) <= ()
	.hm8_hwdata     (lcdc_sys_hwdata                ), // (ahb2axi_lcdc,u_ahb_bmc) <= (sizeup_lcdc_ahbbus)
   `endif // ATCBMC200_AHB_MST8
   `ifdef ATCBMC200_AHB_MST9
	.hm9_haddr      (32'b0                          ), // (u_ahb_bmc) <= ()
	.hm9_hburst     (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm9_hprot      (4'b0                           ), // (u_ahb_bmc) <= ()
	.hm9_hrdata     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm9_hready     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm9_hresp      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm9_hsize      (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm9_htrans     (2'b0                           ), // (u_ahb_bmc) <= ()
	.hm9_hwrite     (1'b0                           ), // (u_ahb_bmc) <= ()
	.hm9_hwdata     (32'b0                          ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST9
   `ifdef ATCBMC200_AHB_MST10
	.hm10_haddr     (32'b0                          ), // (u_ahb_bmc) <= ()
	.hm10_hburst    (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm10_hprot     (4'b0                           ), // (u_ahb_bmc) <= ()
	.hm10_hrdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm10_hready    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm10_hresp     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm10_hsize     (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm10_htrans    (2'b0                           ), // (u_ahb_bmc) <= ()
	.hm10_hwrite    (1'b0                           ), // (u_ahb_bmc) <= ()
	.hm10_hwdata    (32'b0                          ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST10
   `ifdef ATCBMC200_AHB_MST11
	.hm11_haddr     (32'b0                          ), // (u_ahb_bmc) <= ()
	.hm11_hburst    (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm11_hprot     (4'b0                           ), // (u_ahb_bmc) <= ()
	.hm11_hrdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm11_hready    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm11_hresp     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm11_hsize     (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm11_htrans    (2'b0                           ), // (u_ahb_bmc) <= ()
	.hm11_hwrite    (1'b0                           ), // (u_ahb_bmc) <= ()
	.hm11_hwdata    (32'b0                          ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST11
   `ifdef ATCBMC200_AHB_MST12
	.hm12_haddr     (32'b0                          ), // (u_ahb_bmc) <= ()
	.hm12_hburst    (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm12_hprot     (4'b0                           ), // (u_ahb_bmc) <= ()
	.hm12_hrdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm12_hready    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm12_hresp     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm12_hsize     (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm12_htrans    (2'b0                           ), // (u_ahb_bmc) <= ()
	.hm12_hwrite    (1'b0                           ), // (u_ahb_bmc) <= ()
	.hm12_hwdata    (32'b0                          ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST12
   `ifdef ATCBMC200_AHB_MST13
	.hm13_haddr     (32'b0                          ), // (u_ahb_bmc) <= ()
	.hm13_hburst    (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm13_hprot     (4'b0                           ), // (u_ahb_bmc) <= ()
	.hm13_hrdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm13_hready    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm13_hresp     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm13_hsize     (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm13_htrans    (2'b0                           ), // (u_ahb_bmc) <= ()
	.hm13_hwrite    (1'b0                           ), // (u_ahb_bmc) <= ()
	.hm13_hwdata    (32'b0                          ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST13
   `ifdef ATCBMC200_AHB_MST14
	.hm14_haddr     (32'b0                          ), // (u_ahb_bmc) <= ()
	.hm14_hburst    (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm14_hprot     (4'b0                           ), // (u_ahb_bmc) <= ()
	.hm14_hrdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm14_hready    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm14_hresp     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm14_hsize     (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm14_htrans    (2'b0                           ), // (u_ahb_bmc) <= ()
	.hm14_hwrite    (1'b0                           ), // (u_ahb_bmc) <= ()
	.hm14_hwdata    (32'b0                          ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST14
   `ifdef ATCBMC200_AHB_MST15
	.hm15_haddr     (32'b0                          ), // (u_ahb_bmc) <= ()
	.hm15_hburst    (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm15_hprot     (4'b0                           ), // (u_ahb_bmc) <= ()
	.hm15_hrdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm15_hready    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm15_hresp     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hm15_hsize     (3'b0                           ), // (u_ahb_bmc) <= ()
	.hm15_htrans    (2'b0                           ), // (u_ahb_bmc) <= ()
	.hm15_hwrite    (1'b0                           ), // (u_ahb_bmc) <= ()
	.hm15_hwdata    (32'b0                          ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_AHB_MST15
   `ifdef ATCBMC200_AHB_SLV1
	.hs1_hrdata     (hbmc2sys_hrdata                ), // (axi2ahb_hbmc,u_ahb_bmc) <= (u_hbmc_sizedn,u_hbmc_syncdn)
	.hs1_bmc_hready (hbmc2sys_hready                ), // (axi2ahb_hbmc,u_ahb_bmc,u_hbmc_syncdn) <= (u_hbmc_sizedn,u_hbmc_syncdn)
	.hs1_hresp      (hbmc2sys_hresp                 ), // (axi2ahb_hbmc,u_ahb_bmc) <= (u_hbmc_sizedn,u_hbmc_syncdn)
	.bmc_hs1_hready (sys2hbmc_hready                ), // (u_ahb_bmc) => (u_hbmc_sizedn)
	.hs1_haddr      (sys2hbmc_haddr32               ), // (u_ahb_bmc) => ()
	.hs1_hburst     (sys2hbmc_hburst                ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.hs1_hprot      (sys2hbmc_hprot                 ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.hs1_hsel       (sys2hbmc_hsel                  ), // (u_ahb_bmc) => (u_hbmc_syncdn)
	.hs1_hsize      (sys2hbmc_hsize                 ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.hs1_htrans     (sys2hbmc_htrans                ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.hs1_hwdata     (sys2hbmc_hwdata                ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
	.hs1_hwrite     (sys2hbmc_hwrite                ), // (axi2ahb_hbmc,u_ahb_bmc) => (u_hbmc_sizedn,u_hbmc_syncdn)
   `endif // ATCBMC200_AHB_SLV1
   `ifdef ATCBMC200_AHB_SLV2
	.hs2_hrdata     (ram_hrdata                     ), // (u_ahb_bmc) <= ()
	.hs2_bmc_hready (ram_hreadyout                  ), // (u_ahb_bmc) <= ()
	.hs2_hresp      (ram_hresp                      ), // (u_ahb_bmc) <= ()
	.bmc_hs2_hready (ram_hready                     ), // (u_ahb_bmc) => ()
	.hs2_haddr      (ram_haddr32                    ), // (u_ahb_bmc) => ()
	.hs2_hburst     (ram_hburst                     ), // (u_ahb_bmc) => ()
	.hs2_hprot      (ram_hprot                      ), // (u_ahb_bmc) => ()
	.hs2_hsel       (ram_hsel                       ), // (u_ahb_bmc) => ()
	.hs2_hsize      (ram_hsize                      ), // (u_ahb_bmc) => ()
	.hs2_htrans     (ram_htrans                     ), // (u_ahb_bmc) => ()
	.hs2_hwdata     (ram_hwdata                     ), // (u_ahb_bmc) => ()
	.hs2_hwrite     (ram_hwrite                     ), // (u_ahb_bmc) => ()
   `endif // ATCBMC200_AHB_SLV2
   `ifdef ATCBMC200_AHB_SLV3
	.hs3_hrdata     (cpuslv_hrdata                  ), // (u_ahb_bmc) <= ()
	.hs3_bmc_hready (cpuslv_hreadyout               ), // (u_ahb_bmc) <= ()
	.hs3_hresp      (cpuslv_hresp                   ), // (u_ahb_bmc) <= ()
	.bmc_hs3_hready (cpuslv_hready                  ), // (u_ahb_bmc) => ()
	.hs3_haddr      (cpuslv_haddr32                 ), // (u_ahb_bmc) => ()
	.hs3_hburst     (cpuslv_hburst                  ), // (u_ahb_bmc) => ()
	.hs3_hprot      (cpuslv_hprot                   ), // (u_ahb_bmc) => ()
	.hs3_hsel       (cpuslv_hsel                    ), // (u_ahb_bmc) => ()
	.hs3_hsize      (cpuslv_hsize                   ), // (u_ahb_bmc) => ()
	.hs3_htrans     (cpuslv_htrans                  ), // (u_ahb_bmc) => ()
	.hs3_hwdata     (cpuslv_hwdata                  ), // (u_ahb_bmc) => ()
	.hs3_hwrite     (cpuslv_hwrite                  ), // (u_ahb_bmc) => ()
   `endif // ATCBMC200_AHB_SLV3
   `ifdef ATCBMC200_AHB_SLV4
	.hs4_hrdata     (rom2sys_hrdata                 ), // (axi2ahb_rom,u_ahb_bmc) <= (u_ahb_rom_sdn)
	.hs4_bmc_hready (rom2sys_hready                 ), // (axi2ahb_rom,u_ahb_bmc) <= (u_ahb_rom_sdn)
	.hs4_hresp      (rom2sys_hresp                  ), // (axi2ahb_rom,u_ahb_bmc) <= (u_ahb_rom_sdn)
	.bmc_hs4_hready (sys2rom_hready                 ), // (u_ahb_bmc) => (u_ahb_rom_sdn)
	.hs4_haddr      (sys2rom_haddr32                ), // (u_ahb_bmc) => ()
	.hs4_hburst     (sys2rom_hburst                 ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
	.hs4_hprot      (sys2rom_hprot                  ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
	.hs4_hsel       (sys2rom_hsel                   ), // (u_ahb_bmc) => ()
	.hs4_hsize      (sys2rom_hsize                  ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
	.hs4_htrans     (sys2rom_htrans                 ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
	.hs4_hwdata     (sys2rom_hwdata                 ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
	.hs4_hwrite     (sys2rom_hwrite                 ), // (axi2ahb_rom,u_ahb_bmc) => (u_ahb_rom_sdn)
   `endif // ATCBMC200_AHB_SLV4
   `ifdef ATCBMC200_AHB_SLV5
	.hs5_hrdata     ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.hs5_bmc_hready (1'b1                           ), // (u_ahb_bmc) <= ()
	.hs5_hresp      (2'b0                           ), // (u_ahb_bmc) <= ()
	.bmc_hs5_hready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs5_haddr      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs5_hburst     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs5_hprot      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs5_hsel       (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs5_hsize      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs5_htrans     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs5_hwdata     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs5_hwrite     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC200_AHB_SLV5
   `ifdef ATCBMC200_AHB_SLV6
	.hs6_hrdata     ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.hs6_bmc_hready (1'b1                           ), // (u_ahb_bmc) <= ()
	.hs6_hresp      (2'b0                           ), // (u_ahb_bmc) <= ()
	.bmc_hs6_hready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs6_haddr      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs6_hburst     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs6_hprot      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs6_hsel       (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs6_hsize      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs6_htrans     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs6_hwdata     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs6_hwrite     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC200_AHB_SLV6
   `ifdef ATCBMC200_AHB_SLV7
	.hs7_hrdata     ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.hs7_bmc_hready (1'b1                           ), // (u_ahb_bmc) <= ()
	.hs7_hresp      (2'b0                           ), // (u_ahb_bmc) <= ()
	.bmc_hs7_hready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs7_haddr      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs7_hburst     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs7_hprot      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs7_hsel       (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs7_hsize      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs7_htrans     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs7_hwdata     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs7_hwrite     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC200_AHB_SLV7
   `ifdef ATCBMC200_AHB_SLV8
	.hs8_hrdata     ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.hs8_bmc_hready (1'b1                           ), // (u_ahb_bmc) <= ()
	.hs8_hresp      (2'b0                           ), // (u_ahb_bmc) <= ()
	.bmc_hs8_hready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs8_haddr      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs8_hburst     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs8_hprot      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs8_hsel       (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs8_hsize      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs8_htrans     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs8_hwdata     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs8_hwrite     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC200_AHB_SLV8
   `ifdef ATCBMC200_AHB_SLV9
	.hs9_hrdata     ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.hs9_bmc_hready (1'b1                           ), // (u_ahb_bmc) <= ()
	.hs9_hresp      (2'b0                           ), // (u_ahb_bmc) <= ()
	.bmc_hs9_hready (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs9_haddr      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs9_hburst     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs9_hprot      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs9_hsel       (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs9_hsize      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs9_htrans     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs9_hwdata     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs9_hwrite     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC200_AHB_SLV9
   `ifdef ATCBMC200_AHB_SLV10
	.hs10_hrdata    ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.hs10_bmc_hready(1'b1                           ), // (u_ahb_bmc) <= ()
	.hs10_hresp     (2'b0                           ), // (u_ahb_bmc) <= ()
	.bmc_hs10_hready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs10_haddr     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs10_hburst    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs10_hprot     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs10_hsel      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs10_hsize     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs10_htrans    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs10_hwdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs10_hwrite    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC200_AHB_SLV10
   `ifdef ATCBMC200_AHB_SLV11
	.hs11_hrdata    ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.hs11_bmc_hready(1'b1                           ), // (u_ahb_bmc) <= ()
	.hs11_hresp     (2'b0                           ), // (u_ahb_bmc) <= ()
	.bmc_hs11_hready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs11_haddr     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs11_hburst    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs11_hprot     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs11_hsel      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs11_hsize     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs11_htrans    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs11_hwdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs11_hwrite    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC200_AHB_SLV11
   `ifdef ATCBMC200_AHB_SLV12
	.hs12_hrdata    ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.hs12_bmc_hready(1'b1                           ), // (u_ahb_bmc) <= ()
	.hs12_hresp     (2'b0                           ), // (u_ahb_bmc) <= ()
	.bmc_hs12_hready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs12_haddr     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs12_hburst    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs12_hprot     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs12_hsel      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs12_hsize     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs12_htrans    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs12_hwdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs12_hwrite    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC200_AHB_SLV12
   `ifdef ATCBMC200_AHB_SLV13
	.hs13_hrdata    ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.hs13_bmc_hready(1'b1                           ), // (u_ahb_bmc) <= ()
	.hs13_hresp     (2'b0                           ), // (u_ahb_bmc) <= ()
	.bmc_hs13_hready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs13_haddr     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs13_hburst    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs13_hprot     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs13_hsel      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs13_hsize     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs13_htrans    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs13_hwdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs13_hwrite    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC200_AHB_SLV13
   `ifdef ATCBMC200_AHB_SLV14
	.hs14_hrdata    ({(CPUSUB_BIU_DATA_WIDTH){1'b0}}), // () <= ()
	.hs14_bmc_hready(1'b1                           ), // (u_ahb_bmc) <= ()
	.hs14_hresp     (2'b0                           ), // (u_ahb_bmc) <= ()
	.bmc_hs14_hready(/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs14_haddr     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs14_hburst    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs14_hprot     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs14_hsel      (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs14_hsize     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs14_htrans    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs14_hwdata    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs14_hwrite    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
   `endif // ATCBMC200_AHB_SLV14
   `ifdef ATCBMC200_AHB_SLV15
	.hs15_hrdata    (hs15_hrdata                    ), // (u_ahb_bmc) <= (u_ahb_config)
	.hs15_bmc_hready(hs15_bmc_hready                ), // (u_ahb_bmc) <= (u_ahb_config)
	.hs15_hresp     (hs15_hresp                     ), // (u_ahb_bmc) <= (u_ahb_config)
	.bmc_hs15_hready(bmc_hs15_hready                ), // (u_ahb_bmc) => (u_ahb_config)
	.hs15_haddr     (hs15_haddr                     ), // (u_ahb_bmc) => (u_ahb_config)
	.hs15_hburst    (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs15_hprot     (/* NC */                       ), // (u_ahb_bmc,u_ahb_rom_sdn,u_axi_bmc,u_dbgtrmux,u_hbmc_sizedn,u_hbmc_syncdn,u_l2m4_mstmux) => (u_axi_bmc,u_dbgtrmux)
	.hs15_hsel      (hs15_hsel                      ), // (u_ahb_bmc) => (u_ahb_config)
	.hs15_hsize     (hs15_hsize                     ), // (u_ahb_bmc) => (u_ahb_config)
	.hs15_htrans    (hs15_htrans                    ), // (u_ahb_bmc) => (u_ahb_config)
	.hs15_hwdata    (hs15_hwdata                    ), // (u_ahb_bmc) => (u_ahb_config)
	.hs15_hwrite    (hs15_hwrite                    ), // (u_ahb_bmc) => (u_ahb_config)
   `endif // ATCBMC200_AHB_SLV15
   `ifdef ATCBMC200_EXT_ENABLE
	.ahb_slv10_en   (ahb_slv10_en                   ), // (u_ahb_bmc) <= ()
	.ahb_slv1_en    (ahb_slv1_en                    ), // (u_ahb_bmc) <= ()
	.ahb_slv2_en    (ahb_slv2_en                    ), // (u_ahb_bmc) <= ()
	.ahb_slv3_en    (ahb_slv3_en                    ), // (u_ahb_bmc) <= ()
	.ahb_slv4_en    (ahb_slv4_en                    ), // (u_ahb_bmc) <= ()
	.ahb_slv5_en    (ahb_slv5_en                    ), // (u_ahb_bmc) <= ()
	.ahb_slv6_en    (ahb_slv6_en                    ), // (u_ahb_bmc) <= ()
	.ahb_slv7_en    (ahb_slv7_en                    ), // (u_ahb_bmc) <= ()
	.ahb_slv8_en    (ahb_slv8_en                    ), // (u_ahb_bmc) <= ()
	.ahb_slv9_en    (ahb_slv9_en                    ), // (u_ahb_bmc) <= ()
   `endif // ATCBMC200_EXT_ENABLE
	.hclk           (hclk                           ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.hresetn        (hresetn                        ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.bmc_intr       (bmc_intr                       )  // (u_ahb_bmc) => ()
); // end of u_ahb_bmc

   `ifdef ATCBMC200_AHB_SLV15
ae350_ahb_config #(
	.DATA_WIDTH      (CPUSUB_BIU_DATA_WIDTH)
) u_ahb_config (
	.hclk     (hclk                              ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.hresetn  (hresetn                           ), // (ahb2axi_lcdc,ahb2axi_mac,axi2ahb_hbmc,axi2ahb_rom,sizeup_lcdc_ahbbus,sizeup_mac_ahbbus,u_ahb_bmc,u_ahb_config,u_ahb_rom_sdn,u_hbmc_sizedn,u_hbmc_syncdn) <= ()
	.hrdata   (hs15_hrdata[CPUSUB_BIU_DATA_MSB:0]), // (u_ahb_config) => (u_ahb_bmc)
	.hready   (hs15_bmc_hready                   ), // (u_ahb_config) => (u_ahb_bmc)
	.hresp    (hs15_hresp                        ), // (u_ahb_config) => (u_ahb_bmc)
	.hready_in(bmc_hs15_hready                   ), // (u_ahb_config) <= (u_ahb_bmc)
	.haddr    (hs15_haddr[31:0]                  ), // (u_ahb_config) <= (u_ahb_bmc)
	.hsel     (hs15_hsel                         ), // (u_ahb_config) <= (u_ahb_bmc)
	.hsize    (hs15_hsize                        ), // (u_ahb_config) <= (u_ahb_bmc)
	.htrans   (hs15_htrans                       ), // (u_ahb_config) <= (u_ahb_bmc)
	.hwdata   (hs15_hwdata[CPUSUB_BIU_DATA_MSB:0]), // (u_ahb_config) <= (u_ahb_bmc)
	.hwrite   (hs15_hwrite                       )  // (u_ahb_config) <= (u_ahb_bmc)
); // end of u_ahb_config

   `endif // ATCBMC200_AHB_SLV15
`endif // AE350_AHB_SUPPORT
endmodule
// VPERL_GENERATED_END

// vim: set textwidth=0 :
