 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_fe_top
Version: M-2016.12-SP5-3
Date   : Fri Mar 15 22:00:29 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 43.74%

  Startpoint: itlb_1/ppn_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  itlb_1/ppn_reg_1_/CLK (DFFX1)                                   0.1262    0.0000     0.4256 r
  itlb_1/ppn_reg_1_/Q (DFFX1)                                     0.0335    0.1995     0.6251 f
  itlb_1/itlb_icache_o[1] (net)                 1       3.9779              0.0000     0.6251 f
  itlb_1/itlb_icache_o[1] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6251 f
  itlb_icache[1] (net)                                  3.9779              0.0000     0.6251 f
  icache_1/itlb_icache_data_resp_i[1] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6251 f
  icache_1/itlb_icache_data_resp_i[1] (net)             3.9779              0.0000     0.6251 f
  icache_1/U1186/IN2 (AO22X1)                                     0.0335   -0.0017 &   0.6234 f
  icache_1/U1186/Q (AO22X1)                                       0.0541    0.0930     0.7164 f
  icache_1/n2420 (net)                          1       9.1803              0.0000     0.7164 f
  icache_1/addr_tv_r_reg_13_/D (DFFX2)                            0.0541   -0.0052 &   0.7112 f
  data arrival time                                                                    0.7112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5387     0.5387
  clock reconvergence pessimism                                            -0.0015     0.5372
  icache_1/addr_tv_r_reg_13_/CLK (DFFX2)                                    0.0000     0.5372 r
  library hold time                                                         0.0130     0.5501
  data required time                                                                   0.5501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5501
  data arrival time                                                                   -0.7112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1610


  Startpoint: itlb_1/ppn_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  itlb_1/ppn_reg_5_/CLK (DFFX1)                                   0.1262    0.0000     0.4256 r
  itlb_1/ppn_reg_5_/Q (DFFX1)                                     0.0508    0.2124     0.6379 f
  itlb_1/itlb_icache_o[5] (net)                 1      11.5445              0.0000     0.6379 f
  itlb_1/itlb_icache_o[5] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6379 f
  itlb_icache[5] (net)                                 11.5445              0.0000     0.6379 f
  icache_1/itlb_icache_data_resp_i[5] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6379 f
  icache_1/itlb_icache_data_resp_i[5] (net)            11.5445              0.0000     0.6379 f
  icache_1/U1182/IN2 (AO22X1)                                     0.0508   -0.0060 &   0.6319 f
  icache_1/U1182/Q (AO22X1)                                       0.0374    0.0849     0.7168 f
  icache_1/n2432 (net)                          1       4.0622              0.0000     0.7168 f
  icache_1/addr_tv_r_reg_17_/D (DFFX2)                            0.0374   -0.0007 &   0.7161 f
  data arrival time                                                                    0.7161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5388     0.5388
  clock reconvergence pessimism                                            -0.0015     0.5373
  icache_1/addr_tv_r_reg_17_/CLK (DFFX2)                                    0.0000     0.5373 r
  library hold time                                                         0.0176     0.5549
  data required time                                                                   0.5549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5549
  data arrival time                                                                   -0.7161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1612


  Startpoint: itlb_1/ppn_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  itlb_1/ppn_reg_3_/CLK (DFFX1)                                   0.1260    0.0000     0.4254 r
  itlb_1/ppn_reg_3_/Q (DFFX1)                                     0.0546    0.2149     0.6404 f
  itlb_1/itlb_icache_o[3] (net)                 1      13.2289              0.0000     0.6404 f
  itlb_1/itlb_icache_o[3] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6404 f
  itlb_icache[3] (net)                                 13.2289              0.0000     0.6404 f
  icache_1/itlb_icache_data_resp_i[3] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6404 f
  icache_1/itlb_icache_data_resp_i[3] (net)            13.2289              0.0000     0.6404 f
  icache_1/U1184/IN2 (AO22X1)                                     0.0546    0.0006 &   0.6409 f
  icache_1/U1184/Q (AO22X1)                                       0.0320    0.0812     0.7222 f
  icache_1/n2426 (net)                          1       2.1629              0.0000     0.7222 f
  icache_1/addr_tv_r_reg_15_/D (DFFX2)                            0.0320   -0.0022 &   0.7200 f
  data arrival time                                                                    0.7200

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5390     0.5390
  clock reconvergence pessimism                                            -0.0015     0.5374
  icache_1/addr_tv_r_reg_15_/CLK (DFFX2)                                    0.0000     0.5374 r
  library hold time                                                         0.0192     0.5566
  data required time                                                                   0.5566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5566
  data arrival time                                                                   -0.7200
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1634


  Startpoint: itlb_1/ppn_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  itlb_1/ppn_reg_0_/CLK (DFFX1)                                   0.1261    0.0000     0.4256 r
  itlb_1/ppn_reg_0_/Q (DFFX1)                                     0.0565    0.2163     0.6419 f
  itlb_1/itlb_icache_o[0] (net)                 1      14.1122              0.0000     0.6419 f
  itlb_1/itlb_icache_o[0] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6419 f
  itlb_icache[0] (net)                                 14.1122              0.0000     0.6419 f
  icache_1/itlb_icache_data_resp_i[0] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6419 f
  icache_1/itlb_icache_data_resp_i[0] (net)            14.1122              0.0000     0.6419 f
  icache_1/U1187/IN2 (AO22X1)                                     0.0565   -0.0058 &   0.6361 f
  icache_1/U1187/Q (AO22X1)                                       0.0357    0.0846     0.7207 f
  icache_1/n2417 (net)                          1       3.4876              0.0000     0.7207 f
  icache_1/addr_tv_r_reg_12_/D (DFFX2)                            0.0357   -0.0013 &   0.7194 f
  data arrival time                                                                    0.7194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5390     0.5390
  clock reconvergence pessimism                                            -0.0015     0.5374
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                                    0.0000     0.5374 r
  library hold time                                                         0.0181     0.5555
  data required time                                                                   0.5555
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5555
  data arrival time                                                                   -0.7194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1639


  Startpoint: itlb_1/ppn_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4255     0.4255
  itlb_1/ppn_reg_2_/CLK (DFFX1)                                   0.1262    0.0000     0.4255 r
  itlb_1/ppn_reg_2_/Q (DFFX1)                                     0.0642    0.2212     0.6467 f
  itlb_1/itlb_icache_o[2] (net)                 1      17.5256              0.0000     0.6467 f
  itlb_1/itlb_icache_o[2] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6467 f
  itlb_icache[2] (net)                                 17.5256              0.0000     0.6467 f
  icache_1/itlb_icache_data_resp_i[2] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6467 f
  icache_1/itlb_icache_data_resp_i[2] (net)            17.5256              0.0000     0.6467 f
  icache_1/U1185/IN2 (AO22X1)                                     0.0642   -0.0092 &   0.6375 f
  icache_1/U1185/Q (AO22X1)                                       0.0324    0.0833     0.7208 f
  icache_1/n2423 (net)                          1       2.2984              0.0000     0.7208 f
  icache_1/addr_tv_r_reg_14_/D (DFFX2)                            0.0324   -0.0007 &   0.7201 f
  data arrival time                                                                    0.7201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5386     0.5386
  clock reconvergence pessimism                                            -0.0015     0.5371
  icache_1/addr_tv_r_reg_14_/CLK (DFFX2)                                    0.0000     0.5371 r
  library hold time                                                         0.0190     0.5561
  data required time                                                                   0.5561
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5561
  data arrival time                                                                   -0.7201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1640


  Startpoint: itlb_1/ppn_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  itlb_1/ppn_reg_4_/CLK (DFFX1)                                   0.1261    0.0000     0.4256 r
  itlb_1/ppn_reg_4_/Q (DFFX1)                                     0.0636    0.2208     0.6464 f
  itlb_1/itlb_icache_o[4] (net)                 1      17.2463              0.0000     0.6464 f
  itlb_1/itlb_icache_o[4] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6464 f
  itlb_icache[4] (net)                                 17.2463              0.0000     0.6464 f
  icache_1/itlb_icache_data_resp_i[4] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6464 f
  icache_1/itlb_icache_data_resp_i[4] (net)            17.2463              0.0000     0.6464 f
  icache_1/U1183/IN2 (AO22X1)                                     0.0636   -0.0014 &   0.6449 f
  icache_1/U1183/Q (AO22X1)                                       0.0453    0.0916     0.7365 f
  icache_1/n2429 (net)                          1       5.9740              0.0000     0.7365 f
  icache_1/addr_tv_r_reg_16_/D (DFFX2)                            0.0453   -0.0018 &   0.7347 f
  data arrival time                                                                    0.7347

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5374     0.5374
  clock reconvergence pessimism                                            -0.0015     0.5359
  icache_1/addr_tv_r_reg_16_/CLK (DFFX2)                                    0.0000     0.5359 r
  library hold time                                                         0.0154     0.5513
  data required time                                                                   0.5513
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5513
  data arrival time                                                                   -0.7347
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: itlb_1/ppn_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  itlb_1/ppn_reg_1_/CLK (DFFX1)                                   0.1262    0.0000     0.4256 r
  itlb_1/ppn_reg_1_/Q (DFFX1)                                     0.0368    0.1827     0.6083 r
  itlb_1/itlb_icache_o[1] (net)                 1       4.0076              0.0000     0.6083 r
  itlb_1/itlb_icache_o[1] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6083 r
  itlb_icache[1] (net)                                  4.0076              0.0000     0.6083 r
  icache_1/itlb_icache_data_resp_i[1] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6083 r
  icache_1/itlb_icache_data_resp_i[1] (net)             4.0076              0.0000     0.6083 r
  icache_1/U1186/IN2 (AO22X1)                                     0.0368   -0.0020 &   0.6063 r
  icache_1/U1186/Q (AO22X1)                                       0.0579    0.0930     0.6993 r
  icache_1/n2420 (net)                          1       9.2320              0.0000     0.6993 r
  icache_1/addr_tv_r_reg_13_/D (DFFX2)                            0.0579   -0.0052 &   0.6941 r
  data arrival time                                                                    0.6941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5387     0.5387
  clock reconvergence pessimism                                            -0.0015     0.5372
  icache_1/addr_tv_r_reg_13_/CLK (DFFX2)                                    0.0000     0.5372 r
  library hold time                                                        -0.0329     0.5043
  data required time                                                                   0.5043
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5043
  data arrival time                                                                   -0.6941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1898


  Startpoint: itlb_1/ppn_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  itlb_1/ppn_reg_5_/CLK (DFFX1)                                   0.1262    0.0000     0.4256 r
  itlb_1/ppn_reg_5_/Q (DFFX1)                                     0.0572    0.1951     0.6206 r
  itlb_1/itlb_icache_o[5] (net)                 1      11.5742              0.0000     0.6206 r
  itlb_1/itlb_icache_o[5] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6206 r
  itlb_icache[5] (net)                                 11.5742              0.0000     0.6206 r
  icache_1/itlb_icache_data_resp_i[5] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6206 r
  icache_1/itlb_icache_data_resp_i[5] (net)            11.5742              0.0000     0.6206 r
  icache_1/U1182/IN2 (AO22X1)                                     0.0572   -0.0066 &   0.6140 r
  icache_1/U1182/Q (AO22X1)                                       0.0378    0.0858     0.6998 r
  icache_1/n2432 (net)                          1       4.1138              0.0000     0.6998 r
  icache_1/addr_tv_r_reg_17_/D (DFFX2)                            0.0378   -0.0007 &   0.6991 r
  data arrival time                                                                    0.6991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5388     0.5388
  clock reconvergence pessimism                                            -0.0015     0.5373
  icache_1/addr_tv_r_reg_17_/CLK (DFFX2)                                    0.0000     0.5373 r
  library hold time                                                        -0.0281     0.5092
  data required time                                                                   0.5092
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5092
  data arrival time                                                                   -0.6991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1899


  Startpoint: itlb_1/ppn_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4255     0.4255
  itlb_1/ppn_reg_2_/CLK (DFFX1)                                   0.1262    0.0000     0.4255 r
  itlb_1/ppn_reg_2_/Q (DFFX1)                                     0.0728    0.2035     0.6290 r
  itlb_1/itlb_icache_o[2] (net)                 1      17.5553              0.0000     0.6290 r
  itlb_1/itlb_icache_o[2] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6290 r
  itlb_icache[2] (net)                                 17.5553              0.0000     0.6290 r
  icache_1/itlb_icache_data_resp_i[2] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6290 r
  icache_1/itlb_icache_data_resp_i[2] (net)            17.5553              0.0000     0.6290 r
  icache_1/U1185/IN2 (AO22X1)                                     0.0728   -0.0102 &   0.6188 r
  icache_1/U1185/Q (AO22X1)                                       0.0326    0.0843     0.7031 r
  icache_1/n2423 (net)                          1       2.3500              0.0000     0.7031 r
  icache_1/addr_tv_r_reg_14_/D (DFFX2)                            0.0326   -0.0007 &   0.7024 r
  data arrival time                                                                    0.7024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5386     0.5386
  clock reconvergence pessimism                                            -0.0015     0.5371
  icache_1/addr_tv_r_reg_14_/CLK (DFFX2)                                    0.0000     0.5371 r
  library hold time                                                        -0.0268     0.5102
  data required time                                                                   0.5102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5102
  data arrival time                                                                   -0.7024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1922


  Startpoint: itlb_1/ppn_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4254     0.4254
  itlb_1/ppn_reg_3_/CLK (DFFX1)                                   0.1260    0.0000     0.4254 r
  itlb_1/ppn_reg_3_/Q (DFFX1)                                     0.0615    0.1975     0.6229 r
  itlb_1/itlb_icache_o[3] (net)                 1      13.2586              0.0000     0.6229 r
  itlb_1/itlb_icache_o[3] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6229 r
  itlb_icache[3] (net)                                 13.2586              0.0000     0.6229 r
  icache_1/itlb_icache_data_resp_i[3] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6229 r
  icache_1/itlb_icache_data_resp_i[3] (net)            13.2586              0.0000     0.6229 r
  icache_1/U1184/IN2 (AO22X1)                                     0.0615    0.0006 &   0.6235 r
  icache_1/U1184/Q (AO22X1)                                       0.0322    0.0824     0.7059 r
  icache_1/n2426 (net)                          1       2.2145              0.0000     0.7059 r
  icache_1/addr_tv_r_reg_15_/D (DFFX2)                            0.0322   -0.0023 &   0.7036 r
  data arrival time                                                                    0.7036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5390     0.5390
  clock reconvergence pessimism                                            -0.0015     0.5374
  icache_1/addr_tv_r_reg_15_/CLK (DFFX2)                                    0.0000     0.5374 r
  library hold time                                                        -0.0267     0.5107
  data required time                                                                   0.5107
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5107
  data arrival time                                                                   -0.7036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: itlb_1/ppn_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  itlb_1/ppn_reg_0_/CLK (DFFX1)                                   0.1261    0.0000     0.4256 r
  itlb_1/ppn_reg_0_/Q (DFFX1)                                     0.0638    0.1988     0.6244 r
  itlb_1/itlb_icache_o[0] (net)                 1      14.1419              0.0000     0.6244 r
  itlb_1/itlb_icache_o[0] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6244 r
  itlb_icache[0] (net)                                 14.1419              0.0000     0.6244 r
  icache_1/itlb_icache_data_resp_i[0] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6244 r
  icache_1/itlb_icache_data_resp_i[0] (net)            14.1419              0.0000     0.6244 r
  icache_1/U1187/IN2 (AO22X1)                                     0.0638   -0.0064 &   0.6180 r
  icache_1/U1187/Q (AO22X1)                                       0.0361    0.0855     0.7035 r
  icache_1/n2417 (net)                          1       3.5393              0.0000     0.7035 r
  icache_1/addr_tv_r_reg_12_/D (DFFX2)                            0.0361   -0.0008 &   0.7027 r
  data arrival time                                                                    0.7027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5390     0.5390
  clock reconvergence pessimism                                            -0.0015     0.5374
  icache_1/addr_tv_r_reg_12_/CLK (DFFX2)                                    0.0000     0.5374 r
  library hold time                                                        -0.0277     0.5098
  data required time                                                                   0.5098
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5098
  data arrival time                                                                   -0.7027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: icache_1/lce/lce_cmd_fifo/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4797     0.4797
  icache_1/lce/lce_cmd_fifo/tail_r_reg/CLK (DFFX1)                0.1485    0.0000     0.4797 r
  icache_1/lce/lce_cmd_fifo/tail_r_reg/QN (DFFX1)                 0.0479    0.1429     0.6226 f
  icache_1/lce/lce_cmd_fifo/n12 (net)           1       3.2614              0.0000     0.6226 f
  icache_1/lce/lce_cmd_fifo/U13/IN3 (OA221X1)                     0.0479   -0.0030 &   0.6196 f
  icache_1/lce/lce_cmd_fifo/U13/Q (OA221X1)                       0.0396    0.0861     0.7057 f
  icache_1/lce/lce_cmd_fifo/n8 (net)            1       4.0221              0.0000     0.7057 f
  icache_1/lce/lce_cmd_fifo/tail_r_reg/D (DFFX1)                  0.0396    0.0001 &   0.7057 f
  data arrival time                                                                    0.7057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5112     0.5112
  clock reconvergence pessimism                                            -0.0274     0.4838
  icache_1/lce/lce_cmd_fifo/tail_r_reg/CLK (DFFX1)                          0.0000     0.4838 r
  library hold time                                                         0.0136     0.4974
  data required time                                                                   0.4974
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4974
  data arrival time                                                                   -0.7057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: itlb_1/ppn_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/addr_tv_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  itlb_1/ppn_reg_4_/CLK (DFFX1)                                   0.1261    0.0000     0.4256 r
  itlb_1/ppn_reg_4_/Q (DFFX1)                                     0.0721    0.2031     0.6287 r
  itlb_1/itlb_icache_o[4] (net)                 1      17.2760              0.0000     0.6287 r
  itlb_1/itlb_icache_o[4] (itlb_vaddr_width_p22_paddr_width_p22_eaddr_width_p64_btb_tag_width_p10_btb_indx_width_p5_bht_indx_width_p5_ras_addr_width_p1_asid_width_p10_ppn_start_bit_p12_0)   0.0000   0.6287 r
  itlb_icache[4] (net)                                 17.2760              0.0000     0.6287 r
  icache_1/itlb_icache_data_resp_i[4] (icache_eaddr_width_p64_data_width_p64_inst_width_p32_tag_width_p10_num_cce_p1_num_lce_p1_ways_p8_lce_sets_p64_block_size_in_bytes_p8_0)   0.0000   0.6287 r
  icache_1/itlb_icache_data_resp_i[4] (net)            17.2760              0.0000     0.6287 r
  icache_1/U1183/IN2 (AO22X1)                                     0.0721   -0.0020 &   0.6267 r
  icache_1/U1183/Q (AO22X1)                                       0.0486    0.0920     0.7187 r
  icache_1/n2429 (net)                          1       6.0257              0.0000     0.7187 r
  icache_1/addr_tv_r_reg_16_/D (DFFX2)                            0.0486   -0.0018 &   0.7168 r
  data arrival time                                                                    0.7168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5374     0.5374
  clock reconvergence pessimism                                            -0.0015     0.5359
  icache_1/addr_tv_r_reg_16_/CLK (DFFX2)                                    0.0000     0.5359 r
  library hold time                                                        -0.0306     0.5053
  data required time                                                                   0.5053
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5053
  data arrival time                                                                   -0.7168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2116


  Startpoint: icache_1/lce/lce_data_cmd_fifo/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4919     0.4919
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/CLK (DFFX1)           0.0682    0.0000     0.4919 r
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/QN (DFFX1)            0.0508    0.1349     0.6268 f
  icache_1/lce/lce_data_cmd_fifo/n10 (net)      1       4.4089              0.0000     0.6268 f
  icache_1/lce/lce_data_cmd_fifo/U13/IN3 (OA221X1)                0.0508   -0.0012 &   0.6256 f
  icache_1/lce/lce_data_cmd_fifo/U13/Q (OA221X1)                  0.0413    0.0878     0.7134 f
  icache_1/lce/lce_data_cmd_fifo/n8 (net)       1       4.6334              0.0000     0.7134 f
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/D (DFFX1)             0.0413   -0.0012 &   0.7122 f
  data arrival time                                                                    0.7122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5196     0.5196
  clock reconvergence pessimism                                            -0.0245     0.4951
  icache_1/lce/lce_data_cmd_fifo/tail_r_reg/CLK (DFFX1)                     0.0000     0.4951 r
  library hold time                                                         0.0038     0.4989
  data required time                                                                   0.4989
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4989
  data arrival time                                                                   -0.7122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4805     0.4805
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/CLK (DFFX1)         0.1487    0.0000     0.4805 r
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/QN (DFFX1)          0.0582    0.1523     0.6328 f
  icache_1/lce/lce_tr_resp_in_fifo/n12 (net)     1      7.3432              0.0000     0.6328 f
  icache_1/lce/lce_tr_resp_in_fifo/U14/IN3 (OA221X1)              0.0582   -0.0077 &   0.6251 f
  icache_1/lce/lce_tr_resp_in_fifo/U14/Q (OA221X1)                0.0513    0.0965     0.7216 f
  icache_1/lce/lce_tr_resp_in_fifo/n8 (net)     1       8.2167              0.0000     0.7216 f
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/D (DFFX1)           0.0513   -0.0052 &   0.7165 f
  data arrival time                                                                    0.7165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5121     0.5121
  clock reconvergence pessimism                                            -0.0274     0.4847
  icache_1/lce/lce_tr_resp_in_fifo/tail_r_reg/CLK (DFFX1)                   0.0000     0.4847 r
  library hold time                                                         0.0108     0.4954
  data required time                                                                   0.4954
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4954
  data arrival time                                                                   -0.7165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2211


  Startpoint: icache_1/eaddr_tl_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4794     0.4794
  icache_1/eaddr_tl_r_reg_1_/CLK (DFFX1)                          0.0916    0.0000     0.4794 r
  icache_1/eaddr_tl_r_reg_1_/Q (DFFX1)                            0.1683    0.2683 @   0.7478 f
  icache_1/eaddr_tl_r[1] (net)                  2      58.4793              0.0000     0.7478 f
  icache_1/U1072/IN1 (AO22X1)                                     0.1683   -0.0583 @   0.6895 f
  icache_1/U1072/Q (AO22X1)                                       0.0450    0.0983     0.7878 f
  icache_1/n251 (net)                           1       4.5622              0.0000     0.7878 f
  icache_1/eaddr_tv_r_reg_1_/D (DFFX1)                            0.0450   -0.0013 &   0.7864 f
  data arrival time                                                                    0.7864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5495     0.5495
  clock reconvergence pessimism                                            -0.0015     0.5479
  icache_1/eaddr_tv_r_reg_1_/CLK (DFFX1)                                    0.0000     0.5479 r
  library hold time                                                         0.0166     0.5645
  data required time                                                                   0.5645
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5645
  data arrival time                                                                   -0.7864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2220


  Startpoint: icache_1/eaddr_tl_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4787     0.4787
  icache_1/eaddr_tl_r_reg_13_/CLK (DFFX1)                         0.0918    0.0000     0.4787 r
  icache_1/eaddr_tl_r_reg_13_/Q (DFFX1)                           0.2117    0.2879 @   0.7666 f
  icache_1/eaddr_tl_r[13] (net)                 2      74.3715              0.0000     0.7666 f
  icache_1/U1098/IN1 (AO22X1)                                     0.2117   -0.0637 @   0.7029 f
  icache_1/U1098/Q (AO22X1)                                       0.0467    0.1022     0.8051 f
  icache_1/n323 (net)                           1       4.4489              0.0000     0.8051 f
  icache_1/eaddr_tv_r_reg_13_/D (DFFX1)                           0.0467   -0.0051 &   0.8000 f
  data arrival time                                                                    0.8000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5495     0.5495
  clock reconvergence pessimism                                            -0.0015     0.5479
  icache_1/eaddr_tv_r_reg_13_/CLK (DFFX1)                                   0.0000     0.5479 r
  library hold time                                                         0.0162     0.5641
  data required time                                                                   0.5641
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5641
  data arrival time                                                                   -0.8000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2359


  Startpoint: icache_1/eaddr_tl_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5162     0.5162
  icache_1/eaddr_tl_r_reg_45_/CLK (DFFX1)                         0.2065    0.0000     0.5162 r
  icache_1/eaddr_tl_r_reg_45_/Q (DFFX1)                           0.0458    0.2159     0.7321 f
  icache_1/eaddr_tl_r[45] (net)                 2       9.4209              0.0000     0.7321 f
  icache_1/U307/IN2 (NAND2X2)                                     0.0458   -0.0024 &   0.7297 f
  icache_1/U307/QN (NAND2X2)                                      0.0378    0.0256     0.7553 r
  icache_1/n253 (net)                           1       5.1923              0.0000     0.7553 r
  icache_1/U1399/IN2 (NAND2X2)                                    0.0378    0.0000 &   0.7553 r
  icache_1/U1399/QN (NAND2X2)                                     0.0278    0.0227     0.7780 f
  icache_1/n518 (net)                           1       5.5586              0.0000     0.7780 f
  icache_1/eaddr_tl_r_reg_45_/D (DFFX1)                           0.0278   -0.0017 &   0.7763 f
  data arrival time                                                                    0.7763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5444     0.5444
  clock reconvergence pessimism                                            -0.0248     0.5196
  icache_1/eaddr_tl_r_reg_45_/CLK (DFFX1)                                   0.0000     0.5196 r
  library hold time                                                         0.0204     0.5400
  data required time                                                                   0.5400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5400
  data arrival time                                                                   -0.7763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2363


  Startpoint: icache_1/eaddr_tl_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5147     0.5147
  icache_1/eaddr_tl_r_reg_57_/CLK (DFFX1)                         0.2065    0.0000     0.5147 r
  icache_1/eaddr_tl_r_reg_57_/Q (DFFX1)                           0.0428    0.2139     0.7287 f
  icache_1/eaddr_tl_r[57] (net)                 2       8.1017              0.0000     0.7287 f
  icache_1/U346/IN2 (NAND2X1)                                     0.0428   -0.0041 &   0.7246 f
  icache_1/U346/QN (NAND2X1)                                      0.0521    0.0333     0.7579 r
  icache_1/n292 (net)                           1       5.3868              0.0000     0.7579 r
  icache_1/U436/IN2 (NAND2X2)                                     0.0521    0.0000 &   0.7579 r
  icache_1/U436/QN (NAND2X2)                                      0.0249    0.0213     0.7792 f
  icache_1/n590 (net)                           1       3.5210              0.0000     0.7792 f
  icache_1/eaddr_tl_r_reg_57_/D (DFFX1)                           0.0249   -0.0012 &   0.7780 f
  data arrival time                                                                    0.7780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5429     0.5429
  clock reconvergence pessimism                                            -0.0248     0.5181
  icache_1/eaddr_tl_r_reg_57_/CLK (DFFX1)                                   0.0000     0.5181 r
  library hold time                                                         0.0211     0.5392
  data required time                                                                   0.5392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5392
  data arrival time                                                                   -0.7780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2388


  Startpoint: icache_1/eaddr_tl_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5165     0.5165
  icache_1/eaddr_tl_r_reg_39_/CLK (DFFX1)                         0.2066    0.0000     0.5165 r
  icache_1/eaddr_tl_r_reg_39_/Q (DFFX1)                           0.0469    0.2167     0.7331 f
  icache_1/eaddr_tl_r[39] (net)                 2       9.9120              0.0000     0.7331 f
  icache_1/U301/IN2 (NAND2X2)                                     0.0469    0.0002 &   0.7334 f
  icache_1/U301/QN (NAND2X2)                                      0.0391    0.0264     0.7597 r
  icache_1/n247 (net)                           1       5.7365              0.0000     0.7597 r
  icache_1/U1401/IN2 (NAND2X2)                                    0.0391    0.0000 &   0.7598 r
  icache_1/U1401/QN (NAND2X2)                                     0.0256    0.0213     0.7811 f
  icache_1/n482 (net)                           1       4.2861              0.0000     0.7811 f
  icache_1/eaddr_tl_r_reg_39_/D (DFFX1)                           0.0256   -0.0011 &   0.7800 f
  data arrival time                                                                    0.7800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5447     0.5447
  clock reconvergence pessimism                                            -0.0248     0.5199
  icache_1/eaddr_tl_r_reg_39_/CLK (DFFX1)                                   0.0000     0.5199 r
  library hold time                                                         0.0209     0.5408
  data required time                                                                   0.5408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5408
  data arrival time                                                                   -0.7800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2392


  Startpoint: icache_1/eaddr_tl_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5165     0.5165
  icache_1/eaddr_tl_r_reg_34_/CLK (DFFX1)                         0.2066    0.0000     0.5165 r
  icache_1/eaddr_tl_r_reg_34_/Q (DFFX1)                           0.0474    0.2170     0.7335 f
  icache_1/eaddr_tl_r[34] (net)                 2      10.1249              0.0000     0.7335 f
  icache_1/U170/IN2 (NAND2X2)                                     0.0474   -0.0007 &   0.7328 f
  icache_1/U170/QN (NAND2X2)                                      0.0423    0.0284     0.7612 r
  icache_1/n124 (net)                           1       7.4129              0.0000     0.7612 r
  icache_1/U171/IN2 (NAND2X2)                                     0.0423   -0.0015 &   0.7597 r
  icache_1/U171/QN (NAND2X2)                                      0.0258    0.0213     0.7811 f
  icache_1/n452 (net)                           1       4.1176              0.0000     0.7811 f
  icache_1/eaddr_tl_r_reg_34_/D (DFFX1)                           0.0258   -0.0005 &   0.7806 f
  data arrival time                                                                    0.7806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5447     0.5447
  clock reconvergence pessimism                                            -0.0248     0.5199
  icache_1/eaddr_tl_r_reg_34_/CLK (DFFX1)                                   0.0000     0.5199 r
  library hold time                                                         0.0209     0.5408
  data required time                                                                   0.5408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5408
  data arrival time                                                                   -0.7806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2398


  Startpoint: bp_fe_pc_gen_1/btb_pred_f2_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_v_f2_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5203     0.5203
  bp_fe_pc_gen_1/btb_pred_f2_r_reg/CLK (DFFX1)                    0.2070    0.0000     0.5203 r
  bp_fe_pc_gen_1/btb_pred_f2_r_reg/QN (DFFX1)                     0.0528    0.1646     0.6848 r
  bp_fe_pc_gen_1/n774 (net)                     1       4.9139              0.0000     0.6848 r
  bp_fe_pc_gen_1/U733/IN2 (NAND2X0)                               0.0528   -0.0028 &   0.6821 r
  bp_fe_pc_gen_1/U733/QN (NAND2X0)                                0.0439    0.0325     0.7145 f
  bp_fe_pc_gen_1/n585 (net)                     1       1.7401              0.0000     0.7145 f
  bp_fe_pc_gen_1/U735/IN3 (AO22X1)                                0.0439   -0.0008 &   0.7137 f
  bp_fe_pc_gen_1/U735/Q (AO22X1)                                  0.0381    0.0707     0.7844 f
  bp_fe_pc_gen_1/n594 (net)                     1       4.6788              0.0000     0.7844 f
  bp_fe_pc_gen_1/pc_v_f2_reg/D (DFFX1)                            0.0381   -0.0022 &   0.7822 f
  data arrival time                                                                    0.7822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5484     0.5484
  clock reconvergence pessimism                                            -0.0248     0.5236
  bp_fe_pc_gen_1/pc_v_f2_reg/CLK (DFFX1)                                    0.0000     0.5236 r
  library hold time                                                         0.0181     0.5417
  data required time                                                                   0.5417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5417
  data arrival time                                                                   -0.7822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2405


  Startpoint: icache_1/eaddr_tl_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5167     0.5167
  icache_1/eaddr_tl_r_reg_40_/CLK (DFFX1)                         0.2066    0.0000     0.5167 r
  icache_1/eaddr_tl_r_reg_40_/Q (DFFX1)                           0.0484    0.2177     0.7344 f
  icache_1/eaddr_tl_r[40] (net)                 2      10.5648              0.0000     0.7344 f
  icache_1/U304/IN2 (NAND2X2)                                     0.0484    0.0001 &   0.7345 f
  icache_1/U304/QN (NAND2X2)                                      0.0394    0.0266     0.7611 r
  icache_1/n250 (net)                           1       5.7105              0.0000     0.7611 r
  icache_1/U438/IN2 (NAND2X2)                                     0.0394    0.0000 &   0.7611 r
  icache_1/U438/QN (NAND2X2)                                      0.0253    0.0211     0.7822 f
  icache_1/n488 (net)                           1       4.0823              0.0000     0.7822 f
  icache_1/eaddr_tl_r_reg_40_/D (DFFX1)                           0.0253    0.0001 &   0.7822 f
  data arrival time                                                                    0.7822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5449     0.5449
  clock reconvergence pessimism                                            -0.0248     0.5201
  icache_1/eaddr_tl_r_reg_40_/CLK (DFFX1)                                   0.0000     0.5201 r
  library hold time                                                         0.0210     0.5411
  data required time                                                                   0.5411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5411
  data arrival time                                                                   -0.7822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2411


  Startpoint: icache_1/eaddr_tl_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5164     0.5164
  icache_1/eaddr_tl_r_reg_33_/CLK (DFFX1)                         0.2066    0.0000     0.5164 r
  icache_1/eaddr_tl_r_reg_33_/Q (DFFX1)                           0.0447    0.2152     0.7316 f
  icache_1/eaddr_tl_r[33] (net)                 2       8.9227              0.0000     0.7316 f
  icache_1/U289/IN2 (NAND2X2)                                     0.0447    0.0001 &   0.7317 f
  icache_1/U289/QN (NAND2X2)                                      0.0422    0.0282     0.7599 r
  icache_1/n235 (net)                           1       7.7357              0.0000     0.7599 r
  icache_1/U290/IN2 (NAND2X2)                                     0.0422    0.0001 &   0.7601 r
  icache_1/U290/QN (NAND2X2)                                      0.0268    0.0222     0.7822 f
  icache_1/n446 (net)                           1       4.8170              0.0000     0.7822 f
  icache_1/eaddr_tl_r_reg_33_/D (DFFX1)                           0.0268   -0.0004 &   0.7818 f
  data arrival time                                                                    0.7818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5447     0.5447
  clock reconvergence pessimism                                            -0.0248     0.5198
  icache_1/eaddr_tl_r_reg_33_/CLK (DFFX1)                                   0.0000     0.5198 r
  library hold time                                                         0.0207     0.5405
  data required time                                                                   0.5405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5405
  data arrival time                                                                   -0.7818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2413


  Startpoint: icache_1/eaddr_tl_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5147     0.5147
  icache_1/eaddr_tl_r_reg_60_/CLK (DFFX1)                         0.2065    0.0000     0.5147 r
  icache_1/eaddr_tl_r_reg_60_/Q (DFFX1)                           0.0494    0.2184     0.7331 f
  icache_1/eaddr_tl_r[60] (net)                 2      11.0277              0.0000     0.7331 f
  icache_1/U316/IN2 (NAND2X2)                                     0.0494    0.0002 &   0.7333 f
  icache_1/U316/QN (NAND2X2)                                      0.0395    0.0267     0.7600 r
  icache_1/n262 (net)                           1       5.6077              0.0000     0.7600 r
  icache_1/U1409/IN2 (NAND2X2)                                    0.0395    0.0000 &   0.7600 r
  icache_1/U1409/QN (NAND2X2)                                     0.0275    0.0224     0.7824 f
  icache_1/n608 (net)                           1       5.2279              0.0000     0.7824 f
  icache_1/eaddr_tl_r_reg_60_/D (DFFX1)                           0.0275   -0.0024 &   0.7800 f
  data arrival time                                                                    0.7800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5429     0.5429
  clock reconvergence pessimism                                            -0.0248     0.5181
  icache_1/eaddr_tl_r_reg_60_/CLK (DFFX1)                                   0.0000     0.5181 r
  library hold time                                                         0.0205     0.5386
  data required time                                                                   0.5386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5386
  data arrival time                                                                   -0.7800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2414


  Startpoint: icache_1/tag_tv_r_reg_0__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_0__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5041     0.5041
  icache_1/tag_tv_r_reg_0__6_/CLK (DFFX1)                         0.2031    0.0000     0.5041 r
  icache_1/tag_tv_r_reg_0__6_/QN (DFFX1)                          0.0541    0.1652     0.6693 r
  icache_1/n193 (net)                           1       5.3521              0.0000     0.6693 r
  icache_1/dp_ipo127/INP (INVX0)                                  0.0541   -0.0081 &   0.6611 r
  icache_1/dp_ipo127/ZN (INVX0)                                   0.0325    0.0243     0.6854 f
  icache_1/n195 (net)                           1       2.2770              0.0000     0.6854 f
  icache_1/U1322/IN2 (AO22X1)                                     0.0325    0.0000 &   0.6854 f
  icache_1/U1322/Q (AO22X1)                                       0.0408    0.0853     0.7707 f
  icache_1/n2465 (net)                          1       5.6036              0.0000     0.7707 f
  icache_1/tag_tv_r_reg_0__6_/D (DFFX1)                           0.0408   -0.0067 &   0.7640 f
  data arrival time                                                                    0.7640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5391     0.5391
  clock reconvergence pessimism                                            -0.0350     0.5041
  icache_1/tag_tv_r_reg_0__6_/CLK (DFFX1)                                   0.0000     0.5041 r
  library hold time                                                         0.0172     0.5213
  data required time                                                                   0.5213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5213
  data arrival time                                                                   -0.7640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2426


  Startpoint: icache_1/eaddr_tl_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4789     0.4789
  icache_1/eaddr_tl_r_reg_14_/CLK (DFFX1)                         0.0917    0.0000     0.4789 r
  icache_1/eaddr_tl_r_reg_14_/Q (DFFX1)                           0.2094    0.2867 @   0.7656 f
  icache_1/eaddr_tl_r[14] (net)                 2      73.4530              0.0000     0.7656 f
  icache_1/U1100/IN1 (AO22X1)                                     0.2094   -0.0582 @   0.7074 f
  icache_1/U1100/Q (AO22X1)                                       0.0462    0.1017     0.8091 f
  icache_1/n329 (net)                           1       4.3313              0.0000     0.8091 f
  icache_1/eaddr_tv_r_reg_14_/D (DFFX1)                           0.0462   -0.0017 &   0.8074 f
  data arrival time                                                                    0.8074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5494     0.5494
  clock reconvergence pessimism                                            -0.0015     0.5479
  icache_1/eaddr_tv_r_reg_14_/CLK (DFFX1)                                   0.0000     0.5479 r
  library hold time                                                         0.0163     0.5642
  data required time                                                                   0.5642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5642
  data arrival time                                                                   -0.8074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2432


  Startpoint: icache_1/eaddr_tl_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5147     0.5147
  icache_1/eaddr_tl_r_reg_58_/CLK (DFFX1)                         0.2065    0.0000     0.5147 r
  icache_1/eaddr_tl_r_reg_58_/Q (DFFX1)                           0.0512    0.2195     0.7343 f
  icache_1/eaddr_tl_r[58] (net)                 2      11.7818              0.0000     0.7343 f
  icache_1/U343/IN2 (NAND2X2)                                     0.0512   -0.0011 &   0.7332 f
  icache_1/U343/QN (NAND2X2)                                      0.0427    0.0287     0.7618 r
  icache_1/n289 (net)                           1       7.0858              0.0000     0.7618 r
  icache_1/U1336/IN2 (NAND2X2)                                    0.0427    0.0001 &   0.7620 r
  icache_1/U1336/QN (NAND2X2)                                     0.0257    0.0215     0.7834 f
  icache_1/n596 (net)                           1       4.1851              0.0000     0.7834 f
  icache_1/eaddr_tl_r_reg_58_/D (DFFX1)                           0.0257   -0.0007 &   0.7827 f
  data arrival time                                                                    0.7827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5429     0.5429
  clock reconvergence pessimism                                            -0.0248     0.5181
  icache_1/eaddr_tl_r_reg_58_/CLK (DFFX1)                                   0.0000     0.5181 r
  library hold time                                                         0.0209     0.5390
  data required time                                                                   0.5390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5390
  data arrival time                                                                   -0.7827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2436


  Startpoint: icache_1/tag_tv_r_reg_1__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5043     0.5043
  icache_1/tag_tv_r_reg_1__1_/CLK (DFFX1)                         0.2031    0.0000     0.5043 r
  icache_1/tag_tv_r_reg_1__1_/QN (DFFX1)                          0.0575    0.1677     0.6719 r
  icache_1/n55 (net)                            1       6.5396              0.0000     0.6719 r
  icache_1/dp_ipo85/INP (INVX0)                                   0.0575   -0.0091 &   0.6628 r
  icache_1/dp_ipo85/ZN (INVX0)                                    0.0316    0.0233     0.6861 f
  icache_1/n57 (net)                            1       1.9142              0.0000     0.6861 f
  icache_1/U1315/IN2 (AO22X1)                                     0.0316    0.0000 &   0.6861 f
  icache_1/U1315/Q (AO22X1)                                       0.0429    0.0867     0.7729 f
  icache_1/n2480 (net)                          1       6.3165              0.0000     0.7729 f
  icache_1/tag_tv_r_reg_1__1_/D (DFFX1)                           0.0429   -0.0078 &   0.7651 f
  data arrival time                                                                    0.7651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5392     0.5392
  clock reconvergence pessimism                                            -0.0349     0.5043
  icache_1/tag_tv_r_reg_1__1_/CLK (DFFX1)                                   0.0000     0.5043 r
  library hold time                                                         0.0168     0.5210
  data required time                                                                   0.5210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5210
  data arrival time                                                                   -0.7651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2441


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4523     0.4523
  bp_fe_pc_gen_1/pc_f1_reg_1_/CLK (DFFX1)                         0.1050    0.0000     0.4523 r
  bp_fe_pc_gen_1/pc_f1_reg_1_/Q (DFFX1)                           0.0431    0.2038     0.6561 f
  bp_fe_pc_gen_1/pc_f1[1] (net)                 3       8.0854              0.0000     0.6561 f
  bp_fe_pc_gen_1/U832/IN2 (AO22X1)                                0.0431    0.0001 &   0.6561 f
  bp_fe_pc_gen_1/U832/Q (AO22X1)                                  0.0387    0.0828     0.7389 f
  bp_fe_pc_gen_1/n461 (net)                     1       3.7366              0.0000     0.7389 f
  bp_fe_pc_gen_1/pc_f2_reg_1_/D (DFFX1)                           0.0387    0.0000 &   0.7390 f
  data arrival time                                                                    0.7390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5128     0.5128
  clock reconvergence pessimism                                            -0.0272     0.4856
  bp_fe_pc_gen_1/pc_f2_reg_1_/CLK (DFFX1)                                   0.0000     0.4856 r
  library hold time                                                         0.0092     0.4947
  data required time                                                                   0.4947
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4947
  data arrival time                                                                   -0.7390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2442


  Startpoint: icache_1/eaddr_tl_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5163     0.5163
  icache_1/eaddr_tl_r_reg_38_/CLK (DFFX1)                         0.2066    0.0000     0.5163 r
  icache_1/eaddr_tl_r_reg_38_/Q (DFFX1)                           0.0492    0.2182     0.7346 f
  icache_1/eaddr_tl_r[38] (net)                 2      10.9253              0.0000     0.7346 f
  icache_1/U80/IN2 (NAND2X2)                                      0.0492   -0.0005 &   0.7340 f
  icache_1/U80/QN (NAND2X2)                                       0.0444    0.0297     0.7637 r
  icache_1/n60 (net)                            1       8.2855              0.0000     0.7637 r
  icache_1/U1160/IN2 (NAND2X2)                                    0.0444    0.0002 &   0.7639 r
  icache_1/U1160/QN (NAND2X2)                                     0.0265    0.0217     0.7856 f
  icache_1/n476 (net)                           1       4.2835              0.0000     0.7856 f
  icache_1/eaddr_tl_r_reg_38_/D (DFFX1)                           0.0265   -0.0004 &   0.7852 f
  data arrival time                                                                    0.7852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5445     0.5445
  clock reconvergence pessimism                                            -0.0248     0.5197
  icache_1/eaddr_tl_r_reg_38_/CLK (DFFX1)                                   0.0000     0.5197 r
  library hold time                                                         0.0207     0.5405
  data required time                                                                   0.5405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5405
  data arrival time                                                                   -0.7852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2447


  Startpoint: icache_1/eaddr_tl_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5154     0.5154
  icache_1/eaddr_tl_r_reg_47_/CLK (DFFX1)                         0.2065    0.0000     0.5154 r
  icache_1/eaddr_tl_r_reg_47_/Q (DFFX1)                           0.0507    0.2193     0.7347 f
  icache_1/eaddr_tl_r[47] (net)                 2      11.5941              0.0000     0.7347 f
  icache_1/U71/IN2 (NAND2X2)                                      0.0507   -0.0012 &   0.7334 f
  icache_1/U71/QN (NAND2X2)                                       0.0449    0.0300     0.7634 r
  icache_1/n54 (net)                            1       8.3246              0.0000     0.7634 r
  icache_1/U308/IN2 (NAND2X2)                                     0.0449   -0.0008 &   0.7627 r
  icache_1/U308/QN (NAND2X2)                                      0.0274    0.0224     0.7851 f
  icache_1/n530 (net)                           1       4.8366              0.0000     0.7851 f
  icache_1/eaddr_tl_r_reg_47_/D (DFFX1)                           0.0274   -0.0010 &   0.7841 f
  data arrival time                                                                    0.7841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0248     0.5188
  icache_1/eaddr_tl_r_reg_47_/CLK (DFFX1)                                   0.0000     0.5188 r
  library hold time                                                         0.0205     0.5393
  data required time                                                                   0.5393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5393
  data arrival time                                                                   -0.7841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2448


  Startpoint: icache_1/eaddr_tl_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5166     0.5166
  icache_1/eaddr_tl_r_reg_30_/CLK (DFFX1)                         0.2066    0.0000     0.5166 r
  icache_1/eaddr_tl_r_reg_30_/Q (DFFX1)                           0.0430    0.2141     0.7307 f
  icache_1/eaddr_tl_r[30] (net)                 2       8.1897              0.0000     0.7307 f
  icache_1/U295/IN2 (NAND2X1)                                     0.0430    0.0001 &   0.7307 f
  icache_1/U295/QN (NAND2X1)                                      0.0542    0.0344     0.7652 r
  icache_1/n241 (net)                           1       5.9158              0.0000     0.7652 r
  icache_1/U296/IN2 (NAND2X2)                                     0.0542    0.0000 &   0.7652 r
  icache_1/U296/QN (NAND2X2)                                      0.0244    0.0209     0.7862 f
  icache_1/n428 (net)                           1       3.1096              0.0000     0.7862 f
  icache_1/eaddr_tl_r_reg_30_/D (DFFX1)                           0.0244    0.0000 &   0.7862 f
  data arrival time                                                                    0.7862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5448     0.5448
  clock reconvergence pessimism                                            -0.0248     0.5200
  icache_1/eaddr_tl_r_reg_30_/CLK (DFFX1)                                   0.0000     0.5200 r
  library hold time                                                         0.0212     0.5412
  data required time                                                                   0.5412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5412
  data arrival time                                                                   -0.7862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2450


  Startpoint: icache_1/eaddr_tl_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5161     0.5161
  icache_1/eaddr_tl_r_reg_35_/CLK (DFFX1)                         0.2065    0.0000     0.5161 r
  icache_1/eaddr_tl_r_reg_35_/Q (DFFX1)                           0.0505    0.2191     0.7352 f
  icache_1/eaddr_tl_r[35] (net)                 2      11.4854              0.0000     0.7352 f
  icache_1/U298/IN2 (NAND2X2)                                     0.0505   -0.0006 &   0.7346 f
  icache_1/U298/QN (NAND2X2)                                      0.0438    0.0293     0.7639 r
  icache_1/n244 (net)                           1       7.7752              0.0000     0.7639 r
  icache_1/U305/IN2 (NAND2X2)                                     0.0438    0.0002 &   0.7641 r
  icache_1/U305/QN (NAND2X2)                                      0.0304    0.0245     0.7886 f
  icache_1/n458 (net)                           1       6.7044              0.0000     0.7886 f
  icache_1/eaddr_tl_r_reg_35_/D (DFFX1)                           0.0304   -0.0040 &   0.7846 f
  data arrival time                                                                    0.7846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5444     0.5444
  clock reconvergence pessimism                                            -0.0248     0.5195
  icache_1/eaddr_tl_r_reg_35_/CLK (DFFX1)                                   0.0000     0.5195 r
  library hold time                                                         0.0198     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2452


  Startpoint: icache_1/tag_tv_r_reg_1__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5042     0.5042
  icache_1/tag_tv_r_reg_1__5_/CLK (DFFX1)                         0.2031    0.0000     0.5042 r
  icache_1/tag_tv_r_reg_1__5_/QN (DFFX1)                          0.0521    0.1637     0.6679 r
  icache_1/n2124 (net)                          1       4.6467              0.0000     0.6679 r
  icache_1/icc_clock322/INP (INVX0)                               0.0521   -0.0078 &   0.6600 r
  icache_1/icc_clock322/ZN (INVX0)                                0.0334    0.0252     0.6852 f
  icache_1/n2125 (net)                          1       2.5950              0.0000     0.6852 f
  icache_1/U1306/IN2 (AO22X1)                                     0.0334    0.0000 &   0.6852 f
  icache_1/U1306/Q (AO22X1)                                       0.0425    0.0868     0.7720 f
  icache_1/n2123 (net)                          1       6.1966              0.0000     0.7720 f
  icache_1/tag_tv_r_reg_1__5_/D (DFFX1)                           0.0425   -0.0055 &   0.7666 f
  data arrival time                                                                    0.7666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5392     0.5392
  clock reconvergence pessimism                                            -0.0350     0.5042
  icache_1/tag_tv_r_reg_1__5_/CLK (DFFX1)                                   0.0000     0.5042 r
  library hold time                                                         0.0168     0.5210
  data required time                                                                   0.5210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5210
  data arrival time                                                                   -0.7666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2456


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5233     0.5233
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_/CLK (DFFX1)   0.1302   0.0000   0.5233 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_/Q (DFFX1)   0.0356   0.2017   0.7250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[52] (net)     2   4.8721   0.0000   0.7250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1732/IN1 (MUX21X1)   0.0356   0.0000 &   0.7250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1732/Q (MUX21X1)   0.0365   0.0656   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n56 (net)     1   2.9828   0.0000   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_/D (DFFX1)   0.0365  -0.0056 &   0.7850 f
  data arrival time                                                                    0.7850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5515     0.5515
  clock reconvergence pessimism                                            -0.0253     0.5262
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__52_/CLK (DFFX1)   0.0000   0.5262 r
  library hold time                                                         0.0130     0.5392
  data required time                                                                   0.5392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5392
  data arrival time                                                                   -0.7850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2457


  Startpoint: icache_1/eaddr_tl_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  icache_1/eaddr_tl_r_reg_12_/CLK (DFFX1)                         0.1503    0.0000     0.4364 r
  icache_1/eaddr_tl_r_reg_12_/Q (DFFX1)                           0.1150    0.2504 @   0.6868 f
  icache_1/eaddr_tl_r[12] (net)                 2      38.1102              0.0000     0.6868 f
  icache_1/U1096/IN1 (AO22X1)                                     0.1150   -0.0336 @   0.6532 f
  icache_1/U1096/Q (AO22X1)                                       0.0432    0.0929     0.7462 f
  icache_1/n317 (net)                           1       4.7624              0.0000     0.7462 f
  icache_1/eaddr_tv_r_reg_12_/D (DFFX1)                           0.0432    0.0001 &   0.7462 f
  data arrival time                                                                    0.7462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5506     0.5506
  clock reconvergence pessimism                                            -0.0571     0.4935
  icache_1/eaddr_tv_r_reg_12_/CLK (DFFX1)                                   0.0000     0.4935 r
  library hold time                                                         0.0066     0.5001
  data required time                                                                   0.5001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5001
  data arrival time                                                                   -0.7462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2461


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5349     0.5349
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/CLK (DFFX1)   0.1559   0.0000   0.5349 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/Q (DFFX1)   0.0374   0.2054   0.7403 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[26] (net)     2   5.6910   0.0000   0.7403 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1761/IN1 (MUX21X1)   0.0374  -0.0033 &   0.7369 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1761/Q (MUX21X1)   0.0358   0.0653   0.8022 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n30 (net)     1   2.7162   0.0000   0.8022 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/D (DFFX1)   0.0358  -0.0029 &   0.7993 f
  data arrival time                                                                    0.7993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5634     0.5634
  clock reconvergence pessimism                                            -0.0253     0.5380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/CLK (DFFX1)   0.0000   0.5380 r
  library hold time                                                         0.0150     0.5530
  data required time                                                                   0.5530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5530
  data arrival time                                                                   -0.7993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2463


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5163     0.5163
  bp_fe_pc_gen_1/pc_f1_reg_58_/CLK (DFFX1)                        0.2065    0.0000     0.5163 r
  bp_fe_pc_gen_1/pc_f1_reg_58_/Q (DFFX1)                          0.0509    0.2194     0.7357 f
  bp_fe_pc_gen_1/pc_f1[58] (net)                3      11.6839              0.0000     0.7357 f
  bp_fe_pc_gen_1/U438/IN2 (NAND2X2)                               0.0509    0.0001 &   0.7358 f
  bp_fe_pc_gen_1/U438/QN (NAND2X2)                                0.0427    0.0286     0.7645 r
  bp_fe_pc_gen_1/n381 (net)                     1       7.1021              0.0000     0.7645 r
  bp_fe_pc_gen_1/U399/IN2 (NAND2X2)                               0.0427   -0.0009 &   0.7636 r
  bp_fe_pc_gen_1/U399/QN (NAND2X2)                                0.0281    0.0228     0.7864 f
  bp_fe_pc_gen_1/n476 (net)                     1       5.3337              0.0000     0.7864 f
  bp_fe_pc_gen_1/pc_f1_reg_58_/D (DFFX1)                          0.0281    0.0001 &   0.7865 f
  data arrival time                                                                    0.7865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5445     0.5445
  clock reconvergence pessimism                                            -0.0248     0.5197
  bp_fe_pc_gen_1/pc_f1_reg_58_/CLK (DFFX1)                                  0.0000     0.5197 r
  library hold time                                                         0.0204     0.5400
  data required time                                                                   0.5400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5400
  data arrival time                                                                   -0.7865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2464


  Startpoint: icache_1/eaddr_tl_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5155     0.5155
  icache_1/eaddr_tl_r_reg_48_/CLK (DFFX1)                         0.2065    0.0000     0.5155 r
  icache_1/eaddr_tl_r_reg_48_/Q (DFFX1)                           0.0594    0.2251     0.7406 f
  icache_1/eaddr_tl_r[48] (net)                 2      15.4468              0.0000     0.7406 f
  icache_1/U313/IN2 (NAND2X2)                                     0.0594   -0.0040 &   0.7366 f
  icache_1/U313/QN (NAND2X2)                                      0.0417    0.0281     0.7647 r
  icache_1/n259 (net)                           1       5.3864              0.0000     0.7647 r
  icache_1/U314/IN2 (NAND2X2)                                     0.0417    0.0000 &   0.7647 r
  icache_1/U314/QN (NAND2X2)                                      0.0274    0.0226     0.7874 f
  icache_1/n536 (net)                           1       5.2594              0.0000     0.7874 f
  icache_1/eaddr_tl_r_reg_48_/D (DFFX1)                           0.0274   -0.0015 &   0.7859 f
  data arrival time                                                                    0.7859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5437     0.5437
  clock reconvergence pessimism                                            -0.0248     0.5189
  icache_1/eaddr_tl_r_reg_48_/CLK (DFFX1)                                   0.0000     0.5189 r
  library hold time                                                         0.0205     0.5395
  data required time                                                                   0.5395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5395
  data arrival time                                                                   -0.7859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2464


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__385_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__385_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__385_/CLK (DFFX1)   0.1061   0.0000   0.5323 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__385_/Q (DFFX1)   0.0374   0.1995   0.7318 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[925] (net)     2   5.6213   0.0000   0.7318 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U760/IN1 (MUX21X1)   0.0374  -0.0021 &   0.7298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U760/Q (MUX21X1)   0.0394   0.0686   0.7984 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n929 (net)     1   4.1329   0.0000   0.7984 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__385_/D (DFFX1)   0.0394  -0.0073 &   0.7911 f
  data arrival time                                                                    0.7911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5607     0.5607
  clock reconvergence pessimism                                            -0.0253     0.5354
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__385_/CLK (DFFX1)   0.0000   0.5354 r
  library hold time                                                         0.0092     0.5446
  data required time                                                                   0.5446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5446
  data arrival time                                                                   -0.7911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2465


  Startpoint: icache_1/eaddr_tl_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5146     0.5146
  icache_1/eaddr_tl_r_reg_62_/CLK (DFFX1)                         0.2065    0.0000     0.5146 r
  icache_1/eaddr_tl_r_reg_62_/Q (DFFX1)                           0.0464    0.2164     0.7309 f
  icache_1/eaddr_tl_r[62] (net)                 2       9.6997              0.0000     0.7309 f
  icache_1/U349/IN2 (NAND2X1)                                     0.0464    0.0003 &   0.7312 f
  icache_1/U349/QN (NAND2X1)                                      0.0523    0.0336     0.7648 r
  icache_1/n295 (net)                           1       5.1617              0.0000     0.7648 r
  icache_1/U1169/IN2 (NAND2X2)                                    0.0523    0.0000 &   0.7648 r
  icache_1/U1169/QN (NAND2X2)                                     0.0242    0.0211     0.7859 f
  icache_1/n620 (net)                           1       3.3518              0.0000     0.7859 f
  icache_1/eaddr_tl_r_reg_62_/D (DFFX1)                           0.0242    0.0000 &   0.7860 f
  data arrival time                                                                    0.7860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5428     0.5428
  clock reconvergence pessimism                                            -0.0248     0.5180
  icache_1/eaddr_tl_r_reg_62_/CLK (DFFX1)                                   0.0000     0.5180 r
  library hold time                                                         0.0212     0.5392
  data required time                                                                   0.5392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5392
  data arrival time                                                                   -0.7860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2468


  Startpoint: icache_1/eaddr_tl_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5157     0.5157
  icache_1/eaddr_tl_r_reg_43_/CLK (DFFX1)                         0.2065    0.0000     0.5157 r
  icache_1/eaddr_tl_r_reg_43_/Q (DFFX1)                           0.0600    0.2254     0.7412 f
  icache_1/eaddr_tl_r[43] (net)                 2      15.6842              0.0000     0.7412 f
  icache_1/U74/IN2 (NAND2X2)                                      0.0600   -0.0075 &   0.7337 f
  icache_1/U74/QN (NAND2X2)                                       0.0436    0.0293     0.7630 r
  icache_1/n56 (net)                            1       6.3198              0.0000     0.7630 r
  icache_1/U381/IN2 (NAND2X2)                                     0.0436    0.0001 &   0.7631 r
  icache_1/U381/QN (NAND2X2)                                      0.0286    0.0230     0.7861 f
  icache_1/n506 (net)                           1       5.4610              0.0000     0.7861 f
  icache_1/eaddr_tl_r_reg_43_/D (DFFX1)                           0.0286    0.0001 &   0.7862 f
  data arrival time                                                                    0.7862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5439     0.5439
  clock reconvergence pessimism                                            -0.0248     0.5191
  icache_1/eaddr_tl_r_reg_43_/CLK (DFFX1)                                   0.0000     0.5191 r
  library hold time                                                         0.0203     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2468


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__144_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5232     0.5232
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__144_/CLK (DFFX1)   0.1302   0.0000   0.5232 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__144_/Q (DFFX1)   0.0354   0.2015   0.7246 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[144] (net)     2   4.7680   0.0000   0.7246 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1629/IN1 (MUX21X1)   0.0354  -0.0020 &   0.7226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1629/Q (MUX21X1)   0.0347   0.0641   0.7867 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n148 (net)     1   2.3698   0.0000   0.7867 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__144_/D (DFFX1)   0.0347   0.0000 &   0.7867 f
  data arrival time                                                                    0.7867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5514     0.5514
  clock reconvergence pessimism                                            -0.0253     0.5261
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__144_/CLK (DFFX1)   0.0000   0.5261 r
  library hold time                                                         0.0135     0.5395
  data required time                                                                   0.5395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5395
  data arrival time                                                                   -0.7867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2472


  Startpoint: icache_1/eaddr_tl_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5156     0.5156
  icache_1/eaddr_tl_r_reg_63_/CLK (DFFX1)                         0.2065    0.0000     0.5156 r
  icache_1/eaddr_tl_r_reg_63_/Q (DFFX1)                           0.0568    0.2234     0.7390 f
  icache_1/eaddr_tl_r[63] (net)                 2      14.2863              0.0000     0.7390 f
  icache_1/U352/IN2 (NAND2X2)                                     0.0568   -0.0017 &   0.7373 f
  icache_1/U352/QN (NAND2X2)                                      0.0417    0.0281     0.7654 r
  icache_1/n298 (net)                           1       5.7353              0.0000     0.7654 r
  icache_1/U1412/IN2 (NAND2X2)                                    0.0417    0.0000 &   0.7654 r
  icache_1/U1412/QN (NAND2X2)                                     0.0273    0.0226     0.7880 f
  icache_1/n626 (net)                           1       5.2090              0.0000     0.7880 f
  icache_1/eaddr_tl_r_reg_63_/D (DFFX1)                           0.0273   -0.0012 &   0.7868 f
  data arrival time                                                                    0.7868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5438     0.5438
  clock reconvergence pessimism                                            -0.0248     0.5190
  icache_1/eaddr_tl_r_reg_63_/CLK (DFFX1)                                   0.0000     0.5190 r
  library hold time                                                         0.0205     0.5396
  data required time                                                                   0.5396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5396
  data arrival time                                                                   -0.7868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2472


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5289     0.5289
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/CLK (DFFX1)   0.1057   0.0000   0.5289 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/Q (DFFX1)   0.0376   0.1997   0.7286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[417] (net)     2   5.7376   0.0000   0.7286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1327/IN1 (MUX21X1)   0.0376  -0.0012 &   0.7274 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1327/Q (MUX21X1)   0.0401   0.0689   0.7963 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n421 (net)     1   4.2106   0.0000   0.7963 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/D (DFFX1)   0.0401  -0.0079 &   0.7884 f
  data arrival time                                                                    0.7884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5573     0.5573
  clock reconvergence pessimism                                            -0.0253     0.5319
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__417_/CLK (DFFX1)   0.0000   0.5319 r
  library hold time                                                         0.0090     0.5409
  data required time                                                                   0.5409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5409
  data arrival time                                                                   -0.7884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2475


  Startpoint: icache_1/eaddr_tl_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5154     0.5154
  icache_1/eaddr_tl_r_reg_49_/CLK (DFFX1)                         0.2065    0.0000     0.5154 r
  icache_1/eaddr_tl_r_reg_49_/Q (DFFX1)                           0.0610    0.2261     0.7414 f
  icache_1/eaddr_tl_r[49] (net)                 2      16.1364              0.0000     0.7414 f
  icache_1/U328/IN2 (NAND2X2)                                     0.0610   -0.0041 &   0.7373 f
  icache_1/U328/QN (NAND2X2)                                      0.0421    0.0284     0.7656 r
  icache_1/n274 (net)                           1       5.3767              0.0000     0.7656 r
  icache_1/U329/IN2 (NAND2X2)                                     0.0421    0.0000 &   0.7657 r
  icache_1/U329/QN (NAND2X2)                                      0.0258    0.0216     0.7873 f
  icache_1/n542 (net)                           1       4.3792              0.0000     0.7873 f
  icache_1/eaddr_tl_r_reg_49_/D (DFFX1)                           0.0258    0.0001 &   0.7874 f
  data arrival time                                                                    0.7874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0248     0.5187
  icache_1/eaddr_tl_r_reg_49_/CLK (DFFX1)                                   0.0000     0.5187 r
  library hold time                                                         0.0209     0.5396
  data required time                                                                   0.5396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5396
  data arrival time                                                                   -0.7874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2477


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5154     0.5154
  bp_fe_pc_gen_1/pc_f1_reg_47_/CLK (DFFX1)                        0.2065    0.0000     0.5154 r
  bp_fe_pc_gen_1/pc_f1_reg_47_/Q (DFFX1)                          0.0473    0.2169     0.7323 f
  bp_fe_pc_gen_1/pc_f1[47] (net)                4      10.0805              0.0000     0.7323 f
  bp_fe_pc_gen_1/U471/IN2 (NAND2X1)                               0.0473    0.0001 &   0.7324 f
  bp_fe_pc_gen_1/U471/QN (NAND2X1)                                0.0536    0.0344     0.7668 r
  bp_fe_pc_gen_1/n405 (net)                     1       5.4328              0.0000     0.7668 r
  bp_fe_pc_gen_1/U472/IN2 (NAND2X2)                               0.0536    0.0000 &   0.7668 r
  bp_fe_pc_gen_1/U472/QN (NAND2X2)                                0.0260    0.0223     0.7891 f
  bp_fe_pc_gen_1/n498 (net)                     1       4.2325              0.0000     0.7891 f
  bp_fe_pc_gen_1/pc_f1_reg_47_/D (DFFX1)                          0.0260   -0.0017 &   0.7874 f
  data arrival time                                                                    0.7874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0248     0.5188
  bp_fe_pc_gen_1/pc_f1_reg_47_/CLK (DFFX1)                                  0.0000     0.5188 r
  library hold time                                                         0.0208     0.5396
  data required time                                                                   0.5396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5396
  data arrival time                                                                   -0.7874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2477


  Startpoint: icache_1/eaddr_tl_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4787     0.4787
  icache_1/eaddr_tl_r_reg_17_/CLK (DFFX1)                         0.0919    0.0000     0.4787 r
  icache_1/eaddr_tl_r_reg_17_/Q (DFFX1)                           0.2099    0.2863 @   0.7650 f
  icache_1/eaddr_tl_r[17] (net)                 2      73.2588              0.0000     0.7650 f
  icache_1/U1105/IN1 (AO22X1)                                     0.2099   -0.0643 @   0.7007 f
  icache_1/U1105/Q (AO22X1)                                       0.0501    0.1104     0.8111 f
  icache_1/n347 (net)                           1       8.0902              0.0000     0.8111 f
  icache_1/eaddr_tv_r_reg_17_/D (DFFX1)                           0.0501   -0.0008 &   0.8102 f
  data arrival time                                                                    0.8102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5486     0.5486
  clock reconvergence pessimism                                            -0.0015     0.5470
  icache_1/eaddr_tv_r_reg_17_/CLK (DFFX1)                                   0.0000     0.5470 r
  library hold time                                                         0.0154     0.5624
  data required time                                                                   0.5624
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5624
  data arrival time                                                                   -0.8102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2478


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5276     0.5276
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_/CLK (DFFX1)   0.1021   0.0000   0.5276 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_/Q (DFFX1)   0.0365   0.1982   0.7258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[966] (net)     2   5.2341   0.0000   0.7258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U715/IN1 (MUX21X1)   0.0365  -0.0011 &   0.7247 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U715/Q (MUX21X1)   0.0387   0.0678   0.7925 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n970 (net)     1   3.8433   0.0000   0.7925 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_/D (DFFX1)   0.0387  -0.0053 &   0.7872 f
  data arrival time                                                                    0.7872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5559     0.5559
  clock reconvergence pessimism                                            -0.0253     0.5306
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__426_/CLK (DFFX1)   0.0000   0.5306 r
  library hold time                                                         0.0088     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2478


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5266     0.5266
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/CLK (DFFX1)   0.0814   0.0000   0.5266 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/Q (DFFX1)   0.0418   0.1993   0.7259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1018] (net)     2   7.5148   0.0000   0.7259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U657/IN1 (MUX21X1)   0.0418  -0.0057 &   0.7202 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U657/Q (MUX21X1)   0.0430   0.0724   0.7926 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1022 (net)     1   5.3379   0.0000   0.7926 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/D (DFFX1)   0.0430  -0.0099 &   0.7827 f
  data arrival time                                                                    0.7827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5549     0.5549
  clock reconvergence pessimism                                            -0.0253     0.5296
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__478_/CLK (DFFX1)   0.0000   0.5296 r
  library hold time                                                         0.0053     0.5348
  data required time                                                                   0.5348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5348
  data arrival time                                                                   -0.7827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2479


  Startpoint: icache_1/eaddr_tl_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5156     0.5156
  icache_1/eaddr_tl_r_reg_51_/CLK (DFFX1)                         0.2065    0.0000     0.5156 r
  icache_1/eaddr_tl_r_reg_51_/Q (DFFX1)                           0.0681    0.2305     0.7460 f
  icache_1/eaddr_tl_r[51] (net)                 2      19.2839              0.0000     0.7460 f
  icache_1/U340/IN2 (NAND2X2)                                     0.0681   -0.0104 &   0.7356 f
  icache_1/U340/QN (NAND2X2)                                      0.0446    0.0298     0.7654 r
  icache_1/n286 (net)                           1       5.7421              0.0000     0.7654 r
  icache_1/U1407/IN2 (NAND2X2)                                    0.0446    0.0000 &   0.7655 r
  icache_1/U1407/QN (NAND2X2)                                     0.0268    0.0220     0.7875 f
  icache_1/n554 (net)                           1       4.5714              0.0000     0.7875 f
  icache_1/eaddr_tl_r_reg_51_/D (DFFX1)                           0.0268    0.0001 &   0.7876 f
  data arrival time                                                                    0.7876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5438     0.5438
  clock reconvergence pessimism                                            -0.0248     0.5190
  icache_1/eaddr_tl_r_reg_51_/CLK (DFFX1)                                   0.0000     0.5190 r
  library hold time                                                         0.0207     0.5396
  data required time                                                                   0.5396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5396
  data arrival time                                                                   -0.7876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2480


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5278     0.5278
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_/CLK (DFFX1)   0.1021   0.0000   0.5278 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_/Q (DFFX1)   0.0381   0.1995   0.7273 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[962] (net)     2   5.9459   0.0000   0.7273 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U719/IN1 (MUX21X1)   0.0381  -0.0027 &   0.7246 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U719/Q (MUX21X1)   0.0394   0.0687   0.7933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n966 (net)     1   4.0904   0.0000   0.7933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_/D (DFFX1)   0.0394  -0.0059 &   0.7874 f
  data arrival time                                                                    0.7874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5561     0.5561
  clock reconvergence pessimism                                            -0.0253     0.5308
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__422_/CLK (DFFX1)   0.0000   0.5308 r
  library hold time                                                         0.0086     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2480


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5231     0.5231
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__25_/CLK (DFFX1)   0.1302   0.0000   0.5231 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__25_/Q (DFFX1)   0.0356   0.2017   0.7248 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[25] (net)     2   4.8702   0.0000   0.7248 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1762/IN1 (MUX21X1)   0.0356  -0.0011 &   0.7237 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1762/Q (MUX21X1)   0.0377   0.0666   0.7903 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n29 (net)     1   3.4179   0.0000   0.7903 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__25_/D (DFFX1)   0.0377  -0.0034 &   0.7869 f
  data arrival time                                                                    0.7869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5513     0.5513
  clock reconvergence pessimism                                            -0.0253     0.5260
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__25_/CLK (DFFX1)   0.0000   0.5260 r
  library hold time                                                         0.0127     0.5387
  data required time                                                                   0.5387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5387
  data arrival time                                                                   -0.7869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2482


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__220_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5367     0.5367
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__220_/CLK (DFFX1)   0.1560   0.0000   0.5367 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__220_/Q (DFFX1)   0.0366   0.2047   0.7414 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[760] (net)     2   5.3341   0.0000   0.7414 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U943/IN1 (MUX21X1)   0.0366  -0.0014 &   0.7400 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U943/Q (MUX21X1)   0.0401   0.0687   0.8087 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n764 (net)     1   4.2283   0.0000   0.8087 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__220_/D (DFFX1)   0.0401  -0.0066 &   0.8021 f
  data arrival time                                                                    0.8021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5652     0.5652
  clock reconvergence pessimism                                            -0.0253     0.5399
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__220_/CLK (DFFX1)   0.0000   0.5399 r
  library hold time                                                         0.0140     0.5538
  data required time                                                                   0.5538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5538
  data arrival time                                                                   -0.8021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2482


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5277     0.5277
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/CLK (DFFX1)   0.1021   0.0000   0.5277 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/Q (DFFX1)   0.0367   0.1983   0.7261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[963] (net)     2   5.3237   0.0000   0.7261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U718/IN1 (MUX21X1)   0.0367  -0.0015 &   0.7245 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U718/Q (MUX21X1)   0.0390   0.0681   0.7926 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n967 (net)     1   3.9527   0.0000   0.7926 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/D (DFFX1)   0.0390  -0.0049 &   0.7877 f
  data arrival time                                                                    0.7877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5560     0.5560
  clock reconvergence pessimism                                            -0.0253     0.5307
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__423_/CLK (DFFX1)   0.0000   0.5307 r
  library hold time                                                         0.0087     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2483


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5351     0.5351
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/CLK (DFFX1)   0.1559   0.0000   0.5351 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/Q (DFFX1)   0.0352   0.2035   0.7386 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[566] (net)     2   4.7208   0.0000   0.7386 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1159/IN1 (MUX21X1)   0.0352  -0.0036 &   0.7350 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1159/Q (MUX21X1)   0.0391   0.0676   0.8026 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n570 (net)     1   3.9057   0.0000   0.8026 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/D (DFFX1)   0.0391  -0.0017 &   0.8010 f
  data arrival time                                                                    0.8010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5635     0.5635
  clock reconvergence pessimism                                            -0.0253     0.5382
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/CLK (DFFX1)   0.0000   0.5382 r
  library hold time                                                         0.0142     0.5524
  data required time                                                                   0.5524
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5524
  data arrival time                                                                   -0.8010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2486


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5257     0.5257
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/CLK (DFFX1)   0.0814   0.0000   0.5257 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/Q (DFFX1)   0.0396   0.1975   0.7231 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[479] (net)     2   6.5530   0.0000   0.7231 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1258/IN1 (MUX21X1)   0.0396  -0.0054 &   0.7177 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1258/Q (MUX21X1)   0.0400   0.0701   0.7878 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n483 (net)     1   4.5475   0.0000   0.7878 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/D (DFFX1)   0.0400  -0.0047 &   0.7831 f
  data arrival time                                                                    0.7831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5539     0.5539
  clock reconvergence pessimism                                            -0.0253     0.5286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__479_/CLK (DFFX1)   0.0000   0.5286 r
  library hold time                                                         0.0058     0.5344
  data required time                                                                   0.5344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5344
  data arrival time                                                                   -0.7831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2487


  Startpoint: icache_1/eaddr_tl_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5164     0.5164
  icache_1/eaddr_tl_r_reg_50_/CLK (DFFX1)                         0.2065    0.0000     0.5164 r
  icache_1/eaddr_tl_r_reg_50_/Q (DFFX1)                           0.0628    0.2272     0.7436 f
  icache_1/eaddr_tl_r[50] (net)                 2      16.9333              0.0000     0.7436 f
  icache_1/U334/IN2 (NAND2X2)                                     0.0628   -0.0046 &   0.7391 f
  icache_1/U334/QN (NAND2X2)                                      0.0442    0.0297     0.7688 r
  icache_1/n280 (net)                           1       6.2489              0.0000     0.7688 r
  icache_1/U377/IN2 (NAND2X2)                                     0.0442    0.0000 &   0.7688 r
  icache_1/U377/QN (NAND2X2)                                      0.0271    0.0223     0.7911 f
  icache_1/n548 (net)                           1       4.7948              0.0000     0.7911 f
  icache_1/eaddr_tl_r_reg_50_/D (DFFX1)                           0.0271   -0.0019 &   0.7893 f
  data arrival time                                                                    0.7893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5447     0.5447
  clock reconvergence pessimism                                            -0.0248     0.5198
  icache_1/eaddr_tl_r_reg_50_/CLK (DFFX1)                                   0.0000     0.5198 r
  library hold time                                                         0.0206     0.5404
  data required time                                                                   0.5404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5404
  data arrival time                                                                   -0.7893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2488


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5282     0.5282
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_/CLK (DFFX1)   0.1057   0.0000   0.5282 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_/Q (DFFX1)   0.0373   0.1994   0.7276 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[404] (net)     2   5.6031   0.0000   0.7276 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1341/IN1 (MUX21X1)   0.0373  -0.0023 &   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1341/Q (MUX21X1)   0.0395   0.0683   0.7936 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n408 (net)     1   3.9974   0.0000   0.7936 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_/D (DFFX1)   0.0395  -0.0045 &   0.7892 f
  data arrival time                                                                    0.7892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5565     0.5565
  clock reconvergence pessimism                                            -0.0253     0.5312
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__404_/CLK (DFFX1)   0.0000   0.5312 r
  library hold time                                                         0.0091     0.5403
  data required time                                                                   0.5403
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5403
  data arrival time                                                                   -0.7892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2489


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5155     0.5155
  bp_fe_pc_gen_1/pc_f1_reg_46_/CLK (DFFX1)                        0.2065    0.0000     0.5155 r
  bp_fe_pc_gen_1/pc_f1_reg_46_/Q (DFFX1)                          0.0469    0.2167     0.7322 f
  bp_fe_pc_gen_1/pc_f1[46] (net)                4       9.9172              0.0000     0.7322 f
  bp_fe_pc_gen_1/U468/IN2 (NAND2X1)                               0.0469   -0.0007 &   0.7315 f
  bp_fe_pc_gen_1/U468/QN (NAND2X1)                                0.0582    0.0370     0.7686 r
  bp_fe_pc_gen_1/n402 (net)                     1       6.7156              0.0000     0.7686 r
  bp_fe_pc_gen_1/U467/IN2 (NAND2X2)                               0.0582   -0.0009 &   0.7677 r
  bp_fe_pc_gen_1/U467/QN (NAND2X2)                                0.0239    0.0214     0.7891 f
  bp_fe_pc_gen_1/n500 (net)                     1       3.2886              0.0000     0.7891 f
  bp_fe_pc_gen_1/pc_f1_reg_46_/D (DFFX1)                          0.0239    0.0000 &   0.7891 f
  data arrival time                                                                    0.7891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5437     0.5437
  clock reconvergence pessimism                                            -0.0248     0.5189
  bp_fe_pc_gen_1/pc_f1_reg_46_/CLK (DFFX1)                                  0.0000     0.5189 r
  library hold time                                                         0.0213     0.5402
  data required time                                                                   0.5402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5402
  data arrival time                                                                   -0.7891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2489


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_/CLK (DFFX1)   0.1307   0.0000   0.5227 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_/Q (DFFX1)   0.0353   0.2015   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[597] (net)     2   4.7394   0.0000   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1125/IN1 (MUX21X1)   0.0353   0.0000 &   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1125/Q (MUX21X1)   0.0346   0.0640   0.7882 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n601 (net)     1   2.3317   0.0000   0.7882 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_/D (DFFX1)   0.0346   0.0000 &   0.7882 f
  data arrival time                                                                    0.7882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5510     0.5510
  clock reconvergence pessimism                                            -0.0253     0.5256
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__57_/CLK (DFFX1)   0.0000   0.5256 r
  library hold time                                                         0.0135     0.5391
  data required time                                                                   0.5391
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5391
  data arrival time                                                                   -0.7882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2491


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5268     0.5268
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/CLK (DFFX1)   0.0814   0.0000   0.5268 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/Q (DFFX1)   0.0366   0.1951   0.7219 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1011] (net)     2   5.2723   0.0000   0.7219 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U664/IN1 (MUX21X1)   0.0366   0.0001 &   0.7220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U664/Q (MUX21X1)   0.0394   0.0681   0.7900 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1015 (net)     1   3.9745   0.0000   0.7900 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/D (DFFX1)   0.0394  -0.0053 &   0.7848 f
  data arrival time                                                                    0.7848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5551     0.5551
  clock reconvergence pessimism                                            -0.0253     0.5298
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__471_/CLK (DFFX1)   0.0000   0.5298 r
  library hold time                                                         0.0059     0.5357
  data required time                                                                   0.5357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5357
  data arrival time                                                                   -0.7848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2491


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5329     0.5329
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/CLK (DFFX1)   0.1061   0.0000   0.5329 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/Q (DFFX1)   0.0366   0.1989   0.7318 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1076] (net)     2   5.2723   0.0000   0.7318 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U593/IN1 (MUX21X1)   0.0366   0.0001 &   0.7319 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U593/Q (MUX21X1)   0.0375   0.0668   0.7987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1080 (net)     1   3.4405   0.0000   0.7987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/D (DFFX1)   0.0375  -0.0040 &   0.7947 f
  data arrival time                                                                    0.7947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5614     0.5614
  clock reconvergence pessimism                                            -0.0253     0.5360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__536_/CLK (DFFX1)   0.0000   0.5360 r
  library hold time                                                         0.0096     0.5456
  data required time                                                                   0.5456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5456
  data arrival time                                                                   -0.7947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2491


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5288     0.5288
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_/CLK (DFFX1)   0.1056   0.0000   0.5288 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_/Q (DFFX1)   0.0364   0.1987   0.7274 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[954] (net)     2   5.1997   0.0000   0.7274 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U728/IN1 (MUX21X1)   0.0364  -0.0007 &   0.7267 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U728/Q (MUX21X1)   0.0386   0.0676   0.7943 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n958 (net)     1   3.7993   0.0000   0.7943 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_/D (DFFX1)   0.0386  -0.0042 &   0.7902 f
  data arrival time                                                                    0.7902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5571     0.5571
  clock reconvergence pessimism                                            -0.0253     0.5317
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__414_/CLK (DFFX1)   0.0000   0.5317 r
  library hold time                                                         0.0093     0.5410
  data required time                                                                   0.5410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5410
  data arrival time                                                                   -0.7902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2491


  Startpoint: icache_1/eaddr_tl_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5164     0.5164
  icache_1/eaddr_tl_r_reg_56_/CLK (DFFX1)                         0.2065    0.0000     0.5164 r
  icache_1/eaddr_tl_r_reg_56_/Q (DFFX1)                           0.0651    0.2286     0.7450 f
  icache_1/eaddr_tl_r[56] (net)                 2      17.9513              0.0000     0.7450 f
  icache_1/U65/IN2 (NAND2X4)                                      0.0651   -0.0011 &   0.7438 f
  icache_1/U65/QN (NAND2X4)                                       0.0383    0.0257     0.7696 r
  icache_1/n50 (net)                            1       6.2204              0.0000     0.7696 r
  icache_1/U1217/IN2 (NAND2X2)                                    0.0383    0.0001 &   0.7696 r
  icache_1/U1217/QN (NAND2X2)                                     0.0255    0.0213     0.7909 f
  icache_1/n584 (net)                           1       4.3112              0.0000     0.7909 f
  icache_1/eaddr_tl_r_reg_56_/D (DFFX1)                           0.0255   -0.0010 &   0.7900 f
  data arrival time                                                                    0.7900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5446     0.5446
  clock reconvergence pessimism                                            -0.0248     0.5198
  icache_1/eaddr_tl_r_reg_56_/CLK (DFFX1)                                   0.0000     0.5198 r
  library hold time                                                         0.0209     0.5407
  data required time                                                                   0.5407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5407
  data arrival time                                                                   -0.7900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2492


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5264     0.5264
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/CLK (DFFX1)   0.0814   0.0000   0.5264 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/Q (DFFX1)   0.0368   0.1952   0.7216 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[476] (net)     2   5.3668   0.0000   0.7216 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1261/IN1 (MUX21X1)   0.0368  -0.0018 &   0.7198 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1261/Q (MUX21X1)   0.0380   0.0678   0.7876 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n480 (net)     1   3.8344   0.0000   0.7876 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/D (DFFX1)   0.0380  -0.0029 &   0.7847 f
  data arrival time                                                                    0.7847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5547     0.5547
  clock reconvergence pessimism                                            -0.0253     0.5293
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/CLK (DFFX1)   0.0000   0.5293 r
  library hold time                                                         0.0061     0.5354
  data required time                                                                   0.5354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5354
  data arrival time                                                                   -0.7847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2493


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/CLK (DFFX1)   0.0814   0.0000   0.5271 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/Q (DFFX1)   0.0367   0.1952   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[463] (net)     2   5.3308   0.0000   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1276/IN1 (MUX21X1)   0.0367  -0.0015 &   0.7208 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1276/Q (MUX21X1)   0.0377   0.0667   0.7875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n467 (net)     1   3.3809   0.0000   0.7875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/D (DFFX1)   0.0377  -0.0020 &   0.7855 f
  data arrival time                                                                    0.7855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5553     0.5553
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0062     0.5362
  data required time                                                                   0.5362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5362
  data arrival time                                                                   -0.7855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2493


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5257     0.5257
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/CLK (DFFX1)   0.0814   0.0000   0.5257 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/Q (DFFX1)   0.0396   0.1975   0.7233 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[480] (net)     2   6.5749   0.0000   0.7233 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1256/IN1 (MUX21X1)   0.0396  -0.0021 &   0.7211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1256/Q (MUX21X1)   0.0422   0.0709   0.7921 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n484 (net)     1   4.9192   0.0000   0.7921 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/D (DFFX1)   0.0422  -0.0087 &   0.7834 f
  data arrival time                                                                    0.7834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5540     0.5540
  clock reconvergence pessimism                                            -0.0253     0.5287
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/CLK (DFFX1)   0.0000   0.5287 r
  library hold time                                                         0.0054     0.5341
  data required time                                                                   0.5341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5341
  data arrival time                                                                   -0.7834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2493


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5314     0.5314
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_/CLK (DFFX1)   0.1061   0.0000   0.5314 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_/Q (DFFX1)   0.0373   0.1995   0.7309 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[932] (net)     2   5.6052   0.0000   0.7309 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U753/IN1 (MUX21X1)   0.0373   0.0001 &   0.7309 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U753/Q (MUX21X1)   0.0388   0.0682   0.7991 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n936 (net)     1   3.9375   0.0000   0.7991 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_/D (DFFX1)   0.0388  -0.0060 &   0.7931 f
  data arrival time                                                                    0.7931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5597     0.5597
  clock reconvergence pessimism                                            -0.0253     0.5344
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__392_/CLK (DFFX1)   0.0000   0.5344 r
  library hold time                                                         0.0093     0.5437
  data required time                                                                   0.5437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5437
  data arrival time                                                                   -0.7931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2493


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_/CLK (DFFX1)   0.2059   0.0000   0.5236 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_/Q (DFFX1)   0.0359   0.2084   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[959] (net)     2   5.1158   0.0000   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U719/IN1 (MUX21X1)   0.0359  -0.0021 &   0.7299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U719/Q (MUX21X1)   0.0361   0.0653   0.7952 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n963 (net)     1   2.8356   0.0000   0.7952 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_/D (DFFX1)   0.0361  -0.0012 &   0.7940 f
  data arrival time                                                                    0.7940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0292     0.5260
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_/CLK (DFFX1)   0.0000   0.5260 r
  library hold time                                                         0.0185     0.5445
  data required time                                                                   0.5445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5445
  data arrival time                                                                   -0.7940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2495


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5287     0.5287
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_/CLK (DFFX1)   0.1057   0.0000   0.5287 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_/Q (DFFX1)   0.0452   0.2054   0.7341 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[413] (net)     2   9.0614   0.0000   0.7341 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1331/IN1 (MUX21X1)   0.0452  -0.0055 &   0.7286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1331/Q (MUX21X1)   0.0404   0.0706   0.7991 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n417 (net)     1   4.2579   0.0000   0.7991 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_/D (DFFX1)   0.0404  -0.0090 &   0.7901 f
  data arrival time                                                                    0.7901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5570     0.5570
  clock reconvergence pessimism                                            -0.0253     0.5317
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__413_/CLK (DFFX1)   0.0000   0.5317 r
  library hold time                                                         0.0089     0.5406
  data required time                                                                   0.5406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5406
  data arrival time                                                                   -0.7901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2495


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__53_/CLK (DFFX1)   0.1302   0.0000   0.5236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__53_/Q (DFFX1)   0.0375   0.2032   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[593] (net)     2   5.6964   0.0000   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1129/IN1 (MUX21X1)   0.0375  -0.0009 &   0.7259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1129/Q (MUX21X1)   0.0338   0.0638   0.7897 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n597 (net)     1   2.0463   0.0000   0.7897 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__53_/D (DFFX1)   0.0338   0.0000 &   0.7897 f
  data arrival time                                                                    0.7897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5519     0.5519
  clock reconvergence pessimism                                            -0.0253     0.5265
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__53_/CLK (DFFX1)   0.0000   0.5265 r
  library hold time                                                         0.0137     0.5402
  data required time                                                                   0.5402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5402
  data arrival time                                                                   -0.7897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2495


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__427_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__427_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5276     0.5276
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__427_/CLK (DFFX1)   0.1021   0.0000   0.5276 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__427_/Q (DFFX1)   0.0377   0.1992   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[427] (net)     2   5.7646   0.0000   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1316/IN1 (MUX21X1)   0.0377  -0.0012 &   0.7256 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1316/Q (MUX21X1)   0.0405   0.0692   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n431 (net)     1   4.3446   0.0000   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__427_/D (DFFX1)   0.0405  -0.0062 &   0.7886 f
  data arrival time                                                                    0.7886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5559     0.5559
  clock reconvergence pessimism                                            -0.0253     0.5306
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__427_/CLK (DFFX1)   0.0000   0.5306 r
  library hold time                                                         0.0084     0.5390
  data required time                                                                   0.5390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5390
  data arrival time                                                                   -0.7886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2496


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5367     0.5367
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/CLK (DFFX1)   0.1560   0.0000   0.5367 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/Q (DFFX1)   0.0355   0.2038   0.7405 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[79] (net)     2   4.8499   0.0000   0.7405 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1702/IN1 (MUX21X1)   0.0355  -0.0007 &   0.7398 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1702/Q (MUX21X1)   0.0369   0.0659   0.8056 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n83 (net)     1   3.1262   0.0000   0.8056 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/D (DFFX1)   0.0369  -0.0014 &   0.8042 f
  data arrival time                                                                    0.8042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5652     0.5652
  clock reconvergence pessimism                                            -0.0253     0.5398
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__79_/CLK (DFFX1)   0.0000   0.5398 r
  library hold time                                                         0.0148     0.5546
  data required time                                                                   0.5546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5546
  data arrival time                                                                   -0.8042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2496


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5154     0.5154
  bp_fe_pc_gen_1/pc_f1_reg_49_/CLK (DFFX1)                        0.2065    0.0000     0.5154 r
  bp_fe_pc_gen_1/pc_f1_reg_49_/Q (DFFX1)                          0.0493    0.2183     0.7337 f
  bp_fe_pc_gen_1/pc_f1[49] (net)                4      10.9475              0.0000     0.7337 f
  bp_fe_pc_gen_1/U498/IN2 (NAND2X1)                               0.0493    0.0001 &   0.7338 f
  bp_fe_pc_gen_1/U498/QN (NAND2X1)                                0.0536    0.0345     0.7682 r
  bp_fe_pc_gen_1/n433 (net)                     1       5.2892              0.0000     0.7682 r
  bp_fe_pc_gen_1/U616/IN2 (NAND2X2)                               0.0536    0.0000 &   0.7683 r
  bp_fe_pc_gen_1/U616/QN (NAND2X2)                                0.0248    0.0218     0.7901 f
  bp_fe_pc_gen_1/n494 (net)                     1       3.8204              0.0000     0.7901 f
  bp_fe_pc_gen_1/pc_f1_reg_49_/D (DFFX1)                          0.0248   -0.0005 &   0.7895 f
  data arrival time                                                                    0.7895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0248     0.5188
  bp_fe_pc_gen_1/pc_f1_reg_49_/CLK (DFFX1)                                  0.0000     0.5188 r
  library hold time                                                         0.0211     0.5399
  data required time                                                                   0.5399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5399
  data arrival time                                                                   -0.7895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2497


  Startpoint: icache_1/eaddr_tl_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5162     0.5162
  icache_1/eaddr_tl_r_reg_52_/CLK (DFFX1)                         0.2066    0.0000     0.5162 r
  icache_1/eaddr_tl_r_reg_52_/Q (DFFX1)                           0.0616    0.2264     0.7426 f
  icache_1/eaddr_tl_r[52] (net)                 2      16.3887              0.0000     0.7426 f
  icache_1/U331/IN2 (NAND2X2)                                     0.0616   -0.0045 &   0.7381 f
  icache_1/U331/QN (NAND2X2)                                      0.0432    0.0291     0.7672 r
  icache_1/n277 (net)                           1       5.8804              0.0000     0.7672 r
  icache_1/U1331/IN2 (NAND2X2)                                    0.0432    0.0000 &   0.7672 r
  icache_1/U1331/QN (NAND2X2)                                     0.0276    0.0226     0.7898 f
  icache_1/n560 (net)                           1       5.0808              0.0000     0.7898 f
  icache_1/eaddr_tl_r_reg_52_/D (DFFX1)                           0.0276    0.0001 &   0.7899 f
  data arrival time                                                                    0.7899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5444     0.5444
  clock reconvergence pessimism                                            -0.0248     0.5196
  icache_1/eaddr_tl_r_reg_52_/CLK (DFFX1)                                   0.0000     0.5196 r
  library hold time                                                         0.0205     0.5401
  data required time                                                                   0.5401
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5401
  data arrival time                                                                   -0.7899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2498


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5288     0.5288
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/CLK (DFFX1)   0.1056   0.0000   0.5288 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/Q (DFFX1)   0.0370   0.1991   0.7279 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[414] (net)     2   5.4489   0.0000   0.7279 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1330/IN1 (MUX21X1)   0.0370  -0.0010 &   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1330/Q (MUX21X1)   0.0394   0.0682   0.7950 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n418 (net)     1   3.9700   0.0000   0.7950 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/D (DFFX1)   0.0394  -0.0043 &   0.7907 f
  data arrival time                                                                    0.7907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5571     0.5571
  clock reconvergence pessimism                                            -0.0253     0.5318
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__414_/CLK (DFFX1)   0.0000   0.5318 r
  library hold time                                                         0.0091     0.5409
  data required time                                                                   0.5409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5409
  data arrival time                                                                   -0.7907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2498


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/CLK (DFFX1)   0.0814   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/Q (DFFX1)   0.0408   0.1985   0.7226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[493] (net)     2   7.0958   0.0000   0.7226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1242/IN1 (MUX21X1)   0.0408  -0.0029 &   0.7198 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1242/Q (MUX21X1)   0.0410   0.0712   0.7910 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n497 (net)     1   4.9268   0.0000   0.7910 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/D (DFFX1)   0.0410  -0.0085 &   0.7825 f
  data arrival time                                                                    0.7825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5524     0.5524
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__493_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0056     0.5326
  data required time                                                                   0.5326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5326
  data arrival time                                                                   -0.7825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2499


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5344     0.5344
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_/CLK (DFFX1)   0.2252   0.0000   0.5344 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_/Q (DFFX1)   0.0350   0.2093   0.7438 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1023] (net)     2   4.7311   0.0000   0.7438 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U648/IN1 (MUX21X1)   0.0350   0.0000 &   0.7438 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U648/Q (MUX21X1)   0.0364   0.0654   0.8092 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1027 (net)     1   2.9546   0.0000   0.8092 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_/D (DFFX1)   0.0364  -0.0023 &   0.8069 f
  data arrival time                                                                    0.8069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5663     0.5663
  clock reconvergence pessimism                                            -0.0292     0.5371
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_/CLK (DFFX1)   0.0000   0.5371 r
  library hold time                                                         0.0198     0.5569
  data required time                                                                   0.5569
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5569
  data arrival time                                                                   -0.8069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2499


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5353     0.5353
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_/CLK (DFFX1)   0.1560   0.0000   0.5353 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_/Q (DFFX1)   0.0357   0.2040   0.7393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[108] (net)     2   4.9586   0.0000   0.7393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1669/IN1 (MUX21X1)   0.0357   0.0000 &   0.7394 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1669/Q (MUX21X1)   0.0356   0.0649   0.8043 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n112 (net)     1   2.6885   0.0000   0.8043 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_/D (DFFX1)   0.0356  -0.0007 &   0.8036 f
  data arrival time                                                                    0.8036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5638     0.5638
  clock reconvergence pessimism                                            -0.0253     0.5385
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__108_/CLK (DFFX1)   0.0000   0.5385 r
  library hold time                                                         0.0151     0.5535
  data required time                                                                   0.5535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5535
  data arrival time                                                                   -0.8036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2500


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/CLK (DFFX1)   0.1307   0.0000   0.5227 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/Q (DFFX1)   0.0353   0.2014   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[57] (net)     2   4.7230   0.0000   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1727/IN1 (MUX21X1)   0.0353   0.0000 &   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1727/Q (MUX21X1)   0.0356   0.0648   0.7889 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n61 (net)     1   2.6792   0.0000   0.7889 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/D (DFFX1)   0.0356   0.0000 &   0.7890 f
  data arrival time                                                                    0.7890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5509     0.5509
  clock reconvergence pessimism                                            -0.0253     0.5256
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__57_/CLK (DFFX1)   0.0000   0.5256 r
  library hold time                                                         0.0133     0.5389
  data required time                                                                   0.5389
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5389
  data arrival time                                                                   -0.7890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2501


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5158     0.5158
  bp_fe_pc_gen_1/pc_f1_reg_54_/CLK (DFFX1)                        0.2065    0.0000     0.5158 r
  bp_fe_pc_gen_1/pc_f1_reg_54_/Q (DFFX1)                          0.0466    0.2165     0.7323 f
  bp_fe_pc_gen_1/pc_f1[54] (net)                3       9.7760              0.0000     0.7323 f
  bp_fe_pc_gen_1/U443/IN2 (NAND2X1)                               0.0466   -0.0012 &   0.7310 f
  bp_fe_pc_gen_1/U443/QN (NAND2X1)                                0.0546    0.0349     0.7660 r
  bp_fe_pc_gen_1/n384 (net)                     1       5.7725              0.0000     0.7660 r
  bp_fe_pc_gen_1/U444/IN2 (NAND2X2)                               0.0546    0.0000 &   0.7660 r
  bp_fe_pc_gen_1/U444/QN (NAND2X2)                                0.0281    0.0241     0.7901 f
  bp_fe_pc_gen_1/n484 (net)                     1       5.6307              0.0000     0.7901 f
  bp_fe_pc_gen_1/pc_f1_reg_54_/D (DFFX1)                          0.0281   -0.0004 &   0.7897 f
  data arrival time                                                                    0.7897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5440     0.5440
  clock reconvergence pessimism                                            -0.0248     0.5192
  bp_fe_pc_gen_1/pc_f1_reg_54_/CLK (DFFX1)                                  0.0000     0.5192 r
  library hold time                                                         0.0204     0.5396
  data required time                                                                   0.5396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5396
  data arrival time                                                                   -0.7897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2501


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5277     0.5277
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/CLK (DFFX1)   0.1021   0.0000   0.5277 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/Q (DFFX1)   0.0379   0.1993   0.7270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[423] (net)     2   5.8248   0.0000   0.7270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1320/IN1 (MUX21X1)   0.0379   0.0001 &   0.7270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1320/Q (MUX21X1)   0.0392   0.0682   0.7952 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n427 (net)     1   3.8918   0.0000   0.7952 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/D (DFFX1)   0.0392  -0.0057 &   0.7895 f
  data arrival time                                                                    0.7895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5560     0.5560
  clock reconvergence pessimism                                            -0.0253     0.5307
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__423_/CLK (DFFX1)   0.0000   0.5307 r
  library hold time                                                         0.0087     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2501


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/CLK (DFFX1)   0.0814   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/Q (DFFX1)   0.0388   0.1969   0.7209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[485] (net)     2   6.2318   0.0000   0.7209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1251/IN1 (MUX21X1)   0.0388  -0.0007 &   0.7203 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1251/Q (MUX21X1)   0.0398   0.0689   0.7891 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n489 (net)     1   4.1090   0.0000   0.7891 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/D (DFFX1)   0.0398  -0.0062 &   0.7829 f
  data arrival time                                                                    0.7829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__485_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0058     0.5328
  data required time                                                                   0.5328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5328
  data arrival time                                                                   -0.7829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2501


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5327     0.5327
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/CLK (DFFX1)   0.1557   0.0000   0.5327 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/Q (DFFX1)   0.0370   0.2050   0.7377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[561] (net)     2   5.5117   0.0000   0.7377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1165/IN1 (MUX21X1)   0.0370   0.0000 &   0.7378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1165/Q (MUX21X1)   0.0380   0.0671   0.8048 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n565 (net)     1   3.5052   0.0000   0.8048 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/D (DFFX1)   0.0380  -0.0044 &   0.8004 f
  data arrival time                                                                    0.8004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5611     0.5611
  clock reconvergence pessimism                                            -0.0253     0.5358
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__21_/CLK (DFFX1)   0.0000   0.5358 r
  library hold time                                                         0.0145     0.5503
  data required time                                                                   0.5503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5503
  data arrival time                                                                   -0.8004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2502


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/CLK (DFFX1)   0.1302   0.0000   0.5236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/Q (DFFX1)   0.0364   0.2023   0.7259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[654] (net)     2   5.2130   0.0000   0.7259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1061/IN1 (MUX21X1)   0.0364   0.0000 &   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1061/Q (MUX21X1)   0.0346   0.0642   0.7902 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n658 (net)     1   2.3329   0.0000   0.7902 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/D (DFFX1)   0.0346   0.0000 &   0.7902 f
  data arrival time                                                                    0.7902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5519     0.5519
  clock reconvergence pessimism                                            -0.0253     0.5265
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/CLK (DFFX1)   0.0000   0.5265 r
  library hold time                                                         0.0135     0.5400
  data required time                                                                   0.5400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5400
  data arrival time                                                                   -0.7902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2502


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5274     0.5274
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/CLK (DFFX1)   0.0814   0.0000   0.5274 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/Q (DFFX1)   0.0406   0.1983   0.7256 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[520] (net)     2   6.9832   0.0000   0.7256 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1212/IN1 (MUX21X1)   0.0406  -0.0025 &   0.7232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1212/Q (MUX21X1)   0.0369   0.0672   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n524 (net)     1   3.2487   0.0000   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/D (DFFX1)   0.0369  -0.0036 &   0.7869 f
  data arrival time                                                                    0.7869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5557     0.5557
  clock reconvergence pessimism                                            -0.0253     0.5303
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__520_/CLK (DFFX1)   0.0000   0.5303 r
  library hold time                                                         0.0063     0.5366
  data required time                                                                   0.5366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5366
  data arrival time                                                                   -0.7869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2502


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__473_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__473_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5266     0.5266
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__473_/CLK (DFFX1)   0.0814   0.0000   0.5266 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__473_/Q (DFFX1)   0.0374   0.1958   0.7224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[473] (net)     2   5.6408   0.0000   0.7224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1264/IN1 (MUX21X1)   0.0374  -0.0005 &   0.7219 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1264/Q (MUX21X1)   0.0397   0.0685   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n477 (net)     1   4.0833   0.0000   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__473_/D (DFFX1)   0.0397  -0.0048 &   0.7856 f
  data arrival time                                                                    0.7856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5549     0.5549
  clock reconvergence pessimism                                            -0.0253     0.5296
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__473_/CLK (DFFX1)   0.0000   0.5296 r
  library hold time                                                         0.0058     0.5354
  data required time                                                                   0.5354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5354
  data arrival time                                                                   -0.7856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2502


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5269     0.5269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_/CLK (DFFX1)   0.0814   0.0000   0.5269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_/Q (DFFX1)   0.0369   0.1953   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1045] (net)     2   5.4174   0.0000   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U626/IN1 (MUX21X1)   0.0369   0.0000 &   0.7223 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U626/Q (MUX21X1)   0.0387   0.0679   0.7902 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1049 (net)     1   3.8661   0.0000   0.7902 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_/D (DFFX1)   0.0387  -0.0040 &   0.7861 f
  data arrival time                                                                    0.7861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0253     0.5299
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__505_/CLK (DFFX1)   0.0000   0.5299 r
  library hold time                                                         0.0060     0.5358
  data required time                                                                   0.5358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5358
  data arrival time                                                                   -0.7861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2503


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5257     0.5257
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/CLK (DFFX1)   0.0814   0.0000   0.5257 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/Q (DFFX1)   0.0395   0.1974   0.7230 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1019] (net)     2   6.5081   0.0000   0.7230 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U656/IN1 (MUX21X1)   0.0395   0.0001 &   0.7232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U656/Q (MUX21X1)   0.0427   0.0713   0.7945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1023 (net)     1   5.0936   0.0000   0.7945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/D (DFFX1)   0.0427  -0.0102 &   0.7842 f
  data arrival time                                                                    0.7842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5539     0.5539
  clock reconvergence pessimism                                            -0.0253     0.5286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__479_/CLK (DFFX1)   0.0000   0.5286 r
  library hold time                                                         0.0053     0.5339
  data required time                                                                   0.5339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5339
  data arrival time                                                                   -0.7842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2504


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_/CLK (DFFX1)   0.0814   0.0000   0.5271 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_/Q (DFFX1)   0.0353   0.1941   0.7211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[61] (net)     2   4.7374   0.0000   0.7211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1722/IN1 (MUX21X1)   0.0353   0.0000 &   0.7212 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1722/Q (MUX21X1)   0.0384   0.0674   0.7886 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n65 (net)     1   3.7993   0.0000   0.7886 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_/D (DFFX1)   0.0384  -0.0021 &   0.7865 f
  data arrival time                                                                    0.7865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5554     0.5554
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__61_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0060     0.5361
  data required time                                                                   0.5361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5361
  data arrival time                                                                   -0.7865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2504


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5246     0.5246
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/CLK (DFFX1)   0.0814   0.0000   0.5246 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/Q (DFFX1)   0.0394   0.1974   0.7220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[486] (net)     2   6.4913   0.0000   0.7220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1250/IN1 (MUX21X1)   0.0394  -0.0020 &   0.7200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1250/Q (MUX21X1)   0.0422   0.0709   0.7909 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n490 (net)     1   4.9091   0.0000   0.7909 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/D (DFFX1)   0.0422  -0.0075 &   0.7833 f
  data arrival time                                                                    0.7833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5529     0.5529
  clock reconvergence pessimism                                            -0.0253     0.5275
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/CLK (DFFX1)   0.0000   0.5275 r
  library hold time                                                         0.0054     0.5329
  data required time                                                                   0.5329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5329
  data arrival time                                                                   -0.7833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2504


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5314     0.5314
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_/CLK (DFFX1)   0.1061   0.0000   0.5314 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_/Q (DFFX1)   0.0362   0.1986   0.7300 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[389] (net)     2   5.1201   0.0000   0.7300 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1358/IN1 (MUX21X1)   0.0362  -0.0021 &   0.7280 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1358/Q (MUX21X1)   0.0375   0.0665   0.7945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n393 (net)     1   3.3385   0.0000   0.7945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_/D (DFFX1)   0.0375   0.0000 &   0.7945 f
  data arrival time                                                                    0.7945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5598     0.5598
  clock reconvergence pessimism                                            -0.0253     0.5345
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__389_/CLK (DFFX1)   0.0000   0.5345 r
  library hold time                                                         0.0096     0.5441
  data required time                                                                   0.5441
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5441
  data arrival time                                                                   -0.7945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2504


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5293     0.5293
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/CLK (DFFX1)   0.1059   0.0000   0.5293 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/Q (DFFX1)   0.0369   0.1991   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[400] (net)     2   5.4174   0.0000   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1345/IN1 (MUX21X1)   0.0369  -0.0009 &   0.7275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1345/Q (MUX21X1)   0.0405   0.0691   0.7965 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n404 (net)     1   4.3575   0.0000   0.7965 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/D (DFFX1)   0.0405  -0.0049 &   0.7916 f
  data arrival time                                                                    0.7916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5576     0.5576
  clock reconvergence pessimism                                            -0.0253     0.5323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__400_/CLK (DFFX1)   0.0000   0.5323 r
  library hold time                                                         0.0089     0.5412
  data required time                                                                   0.5412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5412
  data arrival time                                                                   -0.7916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2504


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__413_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__413_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5287     0.5287
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__413_/CLK (DFFX1)   0.1057   0.0000   0.5287 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__413_/Q (DFFX1)   0.0389   0.2007   0.7294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[953] (net)     2   6.2970   0.0000   0.7294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U729/IN1 (MUX21X1)   0.0389  -0.0022 &   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U729/Q (MUX21X1)   0.0429   0.0719   0.7990 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n957 (net)     1   5.3707   0.0000   0.7990 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__413_/D (DFFX1)   0.0429  -0.0084 &   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5570     0.5570
  clock reconvergence pessimism                                            -0.0253     0.5317
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__413_/CLK (DFFX1)   0.0000   0.5317 r
  library hold time                                                         0.0084     0.5401
  data required time                                                                   0.5401
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5401
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2505


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5305     0.5305
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/CLK (DFFX1)   0.1061   0.0000   0.5305 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/Q (DFFX1)   0.0370   0.1992   0.7297 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[933] (net)     2   5.4501   0.0000   0.7297 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U752/IN1 (MUX21X1)   0.0370   0.0000 &   0.7297 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U752/Q (MUX21X1)   0.0377   0.0671   0.7968 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n937 (net)     1   3.5248   0.0000   0.7968 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/D (DFFX1)   0.0377  -0.0032 &   0.7936 f
  data arrival time                                                                    0.7936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5588     0.5588
  clock reconvergence pessimism                                            -0.0253     0.5335
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__393_/CLK (DFFX1)   0.0000   0.5335 r
  library hold time                                                         0.0095     0.5430
  data required time                                                                   0.5430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5430
  data arrival time                                                                   -0.7936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2505


  Startpoint: icache_1/eaddr_tl_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4278     0.4278
  icache_1/eaddr_tl_r_reg_8_/CLK (DFFX1)                          0.1303    0.0000     0.4278 r
  icache_1/eaddr_tl_r_reg_8_/Q (DFFX1)                            0.1086    0.2477     0.6755 f
  icache_1/eaddr_tl_r[8] (net)                  2      36.8935              0.0000     0.6755 f
  icache_1/U1091/IN1 (AO22X1)                                     0.1086   -0.0155 &   0.6601 f
  icache_1/U1091/Q (AO22X1)                                       0.0454    0.0941     0.7541 f
  icache_1/n293 (net)                           1       5.6590              0.0000     0.7541 f
  icache_1/eaddr_tv_r_reg_8_/D (DFFX2)                            0.0454   -0.0050 &   0.7491 f
  data arrival time                                                                    0.7491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5503     0.5503
  clock reconvergence pessimism                                            -0.0571     0.4932
  icache_1/eaddr_tv_r_reg_8_/CLK (DFFX2)                                    0.0000     0.4932 r
  library hold time                                                         0.0053     0.4986
  data required time                                                                   0.4986
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4986
  data arrival time                                                                   -0.7491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2505


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__488_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__488_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5307     0.5307
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__488_/CLK (DFFX1)   0.2252   0.0000   0.5307 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__488_/Q (DFFX1)   0.0360   0.2102   0.7409 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1027] (net)     2   5.1851   0.0000   0.7409 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U644/IN1 (MUX21X1)   0.0360  -0.0011 &   0.7398 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U644/Q (MUX21X1)   0.0357   0.0650   0.8048 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1031 (net)     1   2.7022   0.0000   0.8048 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__488_/D (DFFX1)   0.0357  -0.0009 &   0.8039 f
  data arrival time                                                                    0.8039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5625     0.5625
  clock reconvergence pessimism                                            -0.0292     0.5333
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__488_/CLK (DFFX1)   0.0000   0.5333 r
  library hold time                                                         0.0200     0.5533
  data required time                                                                   0.5533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5533
  data arrival time                                                                   -0.8039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2506


  Startpoint: icache_1/tag_tv_r_reg_3__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_3__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5036     0.5036
  icache_1/tag_tv_r_reg_3__3_/CLK (DFFX1)                         0.2029    0.0000     0.5036 r
  icache_1/tag_tv_r_reg_3__3_/QN (DFFX1)                          0.0560    0.1665     0.6702 r
  icache_1/n1974 (net)                          1       6.0160              0.0000     0.6702 r
  icache_1/icc_place85/INP (INVX0)                                0.0560   -0.0028 &   0.6674 r
  icache_1/icc_place85/ZN (INVX0)                                 0.0325    0.0241     0.6915 f
  icache_1/n1975 (net)                          1       2.1737              0.0000     0.6915 f
  icache_1/U1288/IN2 (AO22X1)                                     0.0325    0.0000 &   0.6915 f
  icache_1/U1288/Q (AO22X1)                                       0.0462    0.0896     0.7811 f
  icache_1/n2177 (net)                          1       7.4722              0.0000     0.7811 f
  icache_1/tag_tv_r_reg_3__3_/D (DFFX1)                           0.0462   -0.0075 &   0.7736 f
  data arrival time                                                                    0.7736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5349     0.5349
  clock reconvergence pessimism                                            -0.0279     0.5070
  icache_1/tag_tv_r_reg_3__3_/CLK (DFFX1)                                   0.0000     0.5070 r
  library hold time                                                         0.0160     0.5230
  data required time                                                                   0.5230
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5230
  data arrival time                                                                   -0.7736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2506


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5367     0.5367
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_/CLK (DFFX1)   0.1560   0.0000   0.5367 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_/Q (DFFX1)   0.0374   0.2053   0.7420 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[619] (net)     2   5.6611   0.0000   0.7420 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1100/IN1 (MUX21X1)   0.0374  -0.0024 &   0.7396 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1100/Q (MUX21X1)   0.0363   0.0657   0.8053 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n623 (net)     1   2.8893   0.0000   0.8053 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_/D (DFFX1)   0.0363   0.0000 &   0.8054 f
  data arrival time                                                                    0.8054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5652     0.5652
  clock reconvergence pessimism                                            -0.0253     0.5398
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__79_/CLK (DFFX1)   0.0000   0.5398 r
  library hold time                                                         0.0149     0.5548
  data required time                                                                   0.5548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5548
  data arrival time                                                                   -0.8054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2506


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/CLK (DFFX1)   0.1302   0.0000   0.5227 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/Q (DFFX1)   0.0360   0.2020   0.7247 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[572] (net)     2   5.0374   0.0000   0.7247 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1153/IN1 (MUX21X1)   0.0360   0.0000 &   0.7248 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1153/Q (MUX21X1)   0.0363   0.0654   0.7902 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n576 (net)     1   2.9025   0.0000   0.7902 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/D (DFFX1)   0.0363  -0.0009 &   0.7893 f
  data arrival time                                                                    0.7893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5510     0.5510
  clock reconvergence pessimism                                            -0.0253     0.5256
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__32_/CLK (DFFX1)   0.0000   0.5256 r
  library hold time                                                         0.0131     0.5387
  data required time                                                                   0.5387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5387
  data arrival time                                                                   -0.7893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2506


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5328     0.5328
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/CLK (DFFX1)   0.1061   0.0000   0.5328 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/Q (DFFX1)   0.0380   0.2001   0.7329 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1075] (net)     2   5.9027   0.0000   0.7329 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U594/IN1 (MUX21X1)   0.0380  -0.0011 &   0.7318 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U594/Q (MUX21X1)   0.0403   0.0696   0.8014 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1079 (net)     1   4.4710   0.0000   0.8014 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/D (DFFX1)   0.0403  -0.0058 &   0.7955 f
  data arrival time                                                                    0.7955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5612     0.5612
  clock reconvergence pessimism                                            -0.0253     0.5359
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__535_/CLK (DFFX1)   0.0000   0.5359 r
  library hold time                                                         0.0090     0.5449
  data required time                                                                   0.5449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5449
  data arrival time                                                                   -0.7955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2506


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__481_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__481_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5259     0.5259
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__481_/CLK (DFFX1)   0.0814   0.0000   0.5259 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__481_/Q (DFFX1)   0.0384   0.1965   0.7224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[481] (net)     2   6.0447   0.0000   0.7224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1255/IN1 (MUX21X1)   0.0384  -0.0011 &   0.7213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1255/Q (MUX21X1)   0.0405   0.0702   0.7916 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n485 (net)     1   4.7340   0.0000   0.7916 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__481_/D (DFFX1)   0.0405  -0.0064 &   0.7851 f
  data arrival time                                                                    0.7851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5542     0.5542
  clock reconvergence pessimism                                            -0.0253     0.5288
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__481_/CLK (DFFX1)   0.0000   0.5288 r
  library hold time                                                         0.0057     0.5345
  data required time                                                                   0.5345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5345
  data arrival time                                                                   -0.7851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2506


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5339     0.5339
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_/CLK (DFFX1)   0.2253   0.0000   0.5339 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_/Q (DFFX1)   0.0358   0.2100   0.7439 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[495] (net)     2   5.0838   0.0000   0.7439 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1237/IN1 (MUX21X1)   0.0358  -0.0012 &   0.7427 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1237/Q (MUX21X1)   0.0352   0.0646   0.8073 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n499 (net)     1   2.5512   0.0000   0.8073 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_/D (DFFX1)   0.0352   0.0000 &   0.8073 f
  data arrival time                                                                    0.8073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5658     0.5658
  clock reconvergence pessimism                                            -0.0292     0.5366
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_/CLK (DFFX1)   0.0000   0.5366 r
  library hold time                                                         0.0201     0.5567
  data required time                                                                   0.5567
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5567
  data arrival time                                                                   -0.8073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2506


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5187     0.5187
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/CLK (DFFX1)   0.1982   0.0000   0.5187 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/Q (DFFX1)   0.0362   0.2080   0.7268 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[763] (net)     2   5.2253   0.0000   0.7268 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U937/IN1 (MUX21X1)   0.0362   0.0000 &   0.7268 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U937/Q (MUX21X1)   0.0345   0.0641   0.7909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n767 (net)     1   2.2933   0.0000   0.7909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/D (DFFX1)   0.0345  -0.0008 &   0.7901 f
  data arrival time                                                                    0.7901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5503     0.5503
  clock reconvergence pessimism                                            -0.0292     0.5211
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__224_/CLK (DFFX1)   0.0000   0.5211 r
  library hold time                                                         0.0183     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2506


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5354     0.5354
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/CLK (DFFX1)   0.1560   0.0000   0.5354 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/Q (DFFX1)   0.0348   0.2033   0.7387 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[544] (net)     2   4.5713   0.0000   0.7387 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1183/IN1 (MUX21X1)   0.0348   0.0000 &   0.7387 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1183/Q (MUX21X1)   0.0364   0.0654   0.8040 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n548 (net)     1   2.9671   0.0000   0.8040 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/D (DFFX1)   0.0364   0.0000 &   0.8040 f
  data arrival time                                                                    0.8040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5639     0.5639
  clock reconvergence pessimism                                            -0.0253     0.5385
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/CLK (DFFX1)   0.0000   0.5385 r
  library hold time                                                         0.0149     0.5534
  data required time                                                                   0.5534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5534
  data arrival time                                                                   -0.8040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2506


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5350     0.5350
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_/CLK (DFFX1)   0.1559   0.0000   0.5350 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_/Q (DFFX1)   0.0370   0.2050   0.7400 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[90] (net)     2   5.5209   0.0000   0.7400 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1690/IN1 (MUX21X1)   0.0370  -0.0005 &   0.7396 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1690/Q (MUX21X1)   0.0348   0.0644   0.8040 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n94 (net)     1   2.3814   0.0000   0.8040 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_/D (DFFX1)   0.0348   0.0000 &   0.8040 f
  data arrival time                                                                    0.8040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5634     0.5634
  clock reconvergence pessimism                                            -0.0253     0.5381
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__90_/CLK (DFFX1)   0.0000   0.5381 r
  library hold time                                                         0.0153     0.5534
  data required time                                                                   0.5534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5534
  data arrival time                                                                   -0.8040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2507


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/CLK (DFFX1)   0.1302   0.0000   0.5236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/Q (DFFX1)   0.0359   0.2019   0.7255 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[29] (net)     2   4.9937   0.0000   0.7255 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1758/IN1 (MUX21X1)   0.0359   0.0000 &   0.7255 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1758/Q (MUX21X1)   0.0356   0.0649   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n33 (net)     1   2.6625   0.0000   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/D (DFFX1)   0.0356   0.0000 &   0.7904 f
  data arrival time                                                                    0.7904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5518     0.5518
  clock reconvergence pessimism                                            -0.0253     0.5265
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__29_/CLK (DFFX1)   0.0000   0.5265 r
  library hold time                                                         0.0132     0.5398
  data required time                                                                   0.5398
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5398
  data arrival time                                                                   -0.7904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2507


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__419_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__419_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5290     0.5290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__419_/CLK (DFFX1)   0.1056   0.0000   0.5290 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__419_/Q (DFFX1)   0.0377   0.1997   0.7287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[419] (net)     2   5.7617   0.0000   0.7287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1325/IN1 (MUX21X1)   0.0377  -0.0021 &   0.7265 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1325/Q (MUX21X1)   0.0393   0.0682   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n423 (net)     1   3.9403   0.0000   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__419_/D (DFFX1)   0.0393  -0.0030 &   0.7918 f
  data arrival time                                                                    0.7918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5573     0.5573
  clock reconvergence pessimism                                            -0.0253     0.5320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__419_/CLK (DFFX1)   0.0000   0.5320 r
  library hold time                                                         0.0091     0.5411
  data required time                                                                   0.5411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5411
  data arrival time                                                                   -0.7918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2507


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__415_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__415_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5289     0.5289
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__415_/CLK (DFFX1)   0.1057   0.0000   0.5289 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__415_/Q (DFFX1)   0.0447   0.2050   0.7339 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[955] (net)     2   8.8373   0.0000   0.7339 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U727/IN1 (MUX21X1)   0.0447  -0.0054 &   0.7285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U727/Q (MUX21X1)   0.0385   0.0693   0.7978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n959 (net)     1   3.7590   0.0000   0.7978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__415_/D (DFFX1)   0.0385  -0.0060 &   0.7919 f
  data arrival time                                                                    0.7919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5572     0.5572
  clock reconvergence pessimism                                            -0.0253     0.5319
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__415_/CLK (DFFX1)   0.0000   0.5319 r
  library hold time                                                         0.0093     0.5412
  data required time                                                                   0.5412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5412
  data arrival time                                                                   -0.7919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2507


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5215     0.5215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/CLK (DFFX1)   0.1301   0.0000   0.5215 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/Q (DFFX1)   0.0360   0.2020   0.7236 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[39] (net)     2   5.0656   0.0000   0.7236 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1746/IN1 (MUX21X1)   0.0360  -0.0007 &   0.7229 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1746/Q (MUX21X1)   0.0361   0.0653   0.7882 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n43 (net)     1   2.8399   0.0000   0.7882 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/D (DFFX1)   0.0361   0.0000 &   0.7882 f
  data arrival time                                                                    0.7882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5497     0.5497
  clock reconvergence pessimism                                            -0.0253     0.5244
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__39_/CLK (DFFX1)   0.0000   0.5244 r
  library hold time                                                         0.0131     0.5375
  data required time                                                                   0.5375
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5375
  data arrival time                                                                   -0.7882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2507


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__473_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__473_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5266     0.5266
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__473_/CLK (DFFX1)   0.0814   0.0000   0.5266 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__473_/Q (DFFX1)   0.0390   0.1970   0.7236 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1013] (net)     2   6.3062   0.0000   0.7236 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U662/IN1 (MUX21X1)   0.0390   0.0001 &   0.7237 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U662/Q (MUX21X1)   0.0423   0.0712   0.7950 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1017 (net)     1   5.0996   0.0000   0.7950 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__473_/D (DFFX1)   0.0423  -0.0093 &   0.7857 f
  data arrival time                                                                    0.7857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5549     0.5549
  clock reconvergence pessimism                                            -0.0253     0.5296
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__473_/CLK (DFFX1)   0.0000   0.5296 r
  library hold time                                                         0.0054     0.5349
  data required time                                                                   0.5349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5349
  data arrival time                                                                   -0.7857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2508


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5327     0.5327
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/CLK (DFFX1)   0.1557   0.0000   0.5327 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/Q (DFFX1)   0.0341   0.2026   0.7353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[21] (net)     2   4.2438   0.0000   0.7353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1767/IN1 (MUX21X1)   0.0341   0.0000 &   0.7353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1767/Q (MUX21X1)   0.0372   0.0659   0.8012 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n25 (net)     1   3.2469   0.0000   0.8012 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/D (DFFX1)   0.0372   0.0000 &   0.8012 f
  data arrival time                                                                    0.8012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5611     0.5611
  clock reconvergence pessimism                                            -0.0253     0.5358
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/CLK (DFFX1)   0.0000   0.5358 r
  library hold time                                                         0.0147     0.5504
  data required time                                                                   0.5504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5504
  data arrival time                                                                   -0.8012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2508


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_/CLK (DFFX1)   0.0814   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_/Q (DFFX1)   0.0376   0.1958   0.7199 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[495] (net)     2   5.6860   0.0000   0.7199 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1240/IN1 (MUX21X1)   0.0376   0.0001 &   0.7200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1240/Q (MUX21X1)   0.0359   0.0662   0.7861 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n499 (net)     1   3.0613   0.0000   0.7861 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_/D (DFFX1)   0.0359  -0.0019 &   0.7842 f
  data arrival time                                                                    0.7842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__495_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0065     0.5335
  data required time                                                                   0.5335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5335
  data arrival time                                                                   -0.7842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2508


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__134_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5106     0.5106
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__134_/CLK (DFFX1)   0.1731   0.0000   0.5106 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__134_/Q (DFFX1)   0.0344   0.2044   0.7150 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[673] (net)     2   4.4207   0.0000   0.7150 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1037/IN1 (MUX21X1)   0.0344   0.0000 &   0.7151 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1037/Q (MUX21X1)   0.0367   0.0655   0.7806 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n677 (net)     1   3.0701   0.0000   0.7806 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__134_/D (DFFX1)   0.0367  -0.0009 &   0.7797 f
  data arrival time                                                                    0.7797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5420     0.5420
  clock reconvergence pessimism                                            -0.0292     0.5128
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__134_/CLK (DFFX1)   0.0000   0.5128 r
  library hold time                                                         0.0160     0.5289
  data required time                                                                   0.5289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5289
  data arrival time                                                                   -0.7797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2508


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__383_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__383_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__383_/CLK (DFFX1)   0.1062   0.0000   0.5326 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__383_/Q (DFFX1)   0.0413   0.2027   0.7353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[383] (net)     2   7.3061   0.0000   0.7353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1365/IN1 (MUX21X1)   0.0413  -0.0047 &   0.7306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1365/Q (MUX21X1)   0.0368   0.0673   0.7979 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n387 (net)     1   3.2181   0.0000   0.7979 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__383_/D (DFFX1)   0.0368  -0.0018 &   0.7962 f
  data arrival time                                                                    0.7962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5610     0.5610
  clock reconvergence pessimism                                            -0.0253     0.5357
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__383_/CLK (DFFX1)   0.0000   0.5357 r
  library hold time                                                         0.0097     0.5454
  data required time                                                                   0.5454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5454
  data arrival time                                                                   -0.7962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2508


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/CLK (DFFX1)   0.2060   0.0000   0.5236 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/Q (DFFX1)   0.0335   0.2065   0.7301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[565] (net)     2   4.0834   0.0000   0.7301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1157/IN1 (MUX21X1)   0.0335   0.0000 &   0.7301 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1157/Q (MUX21X1)   0.0365   0.0651   0.7953 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n569 (net)     1   2.9939   0.0000   0.7953 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/D (DFFX1)   0.0365   0.0000 &   0.7953 f
  data arrival time                                                                    0.7953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0292     0.5261
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__26_/CLK (DFFX1)   0.0000   0.5261 r
  library hold time                                                         0.0184     0.5445
  data required time                                                                   0.5445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5445
  data arrival time                                                                   -0.7953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2508


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__420_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__420_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5278     0.5278
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__420_/CLK (DFFX1)   0.1021   0.0000   0.5278 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__420_/Q (DFFX1)   0.0374   0.1989   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[420] (net)     2   5.6465   0.0000   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1323/IN1 (MUX21X1)   0.0374  -0.0005 &   0.7263 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1323/Q (MUX21X1)   0.0396   0.0684   0.7947 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n424 (net)     1   4.0312   0.0000   0.7947 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__420_/D (DFFX1)   0.0396  -0.0044 &   0.7903 f
  data arrival time                                                                    0.7903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5562     0.5562
  clock reconvergence pessimism                                            -0.0253     0.5308
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__420_/CLK (DFFX1)   0.0000   0.5308 r
  library hold time                                                         0.0086     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2509


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5215     0.5215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.1301   0.0000   0.5215 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/Q (DFFX1)   0.0370   0.2028   0.7243 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[33] (net)     2   5.4719   0.0000   0.7243 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1754/IN1 (MUX21X1)   0.0370   0.0000 &   0.7243 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1754/Q (MUX21X1)   0.0363   0.0657   0.7900 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n37 (net)     1   2.9147   0.0000   0.7900 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/D (DFFX1)   0.0363  -0.0018 &   0.7883 f
  data arrival time                                                                    0.7883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5497     0.5497
  clock reconvergence pessimism                                            -0.0253     0.5243
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.0000   0.5243 r
  library hold time                                                         0.0130     0.5374
  data required time                                                                   0.5374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5374
  data arrival time                                                                   -0.7883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2509


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5341     0.5341
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/CLK (DFFX1)   0.2253   0.0000   0.5341 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/Q (DFFX1)   0.0374   0.2113   0.7453 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1001] (net)     2   5.7606   0.0000   0.7453 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U673/IN1 (MUX21X1)   0.0374  -0.0025 &   0.7428 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U673/Q (MUX21X1)   0.0380   0.0671   0.8099 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1005 (net)     1   3.4887   0.0000   0.8099 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/D (DFFX1)   0.0380  -0.0028 &   0.8071 f
  data arrival time                                                                    0.8071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5659     0.5659
  clock reconvergence pessimism                                            -0.0292     0.5367
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/CLK (DFFX1)   0.0000   0.5367 r
  library hold time                                                         0.0195     0.5562
  data required time                                                                   0.5562
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5562
  data arrival time                                                                   -0.8071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2509


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_/CLK (DFFX1)   0.2060   0.0000   0.5236 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_/Q (DFFX1)   0.0342   0.2071   0.7307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[688] (net)     2   4.3832   0.0000   0.7307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1020/IN1 (MUX21X1)   0.0342   0.0000 &   0.7307 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1020/Q (MUX21X1)   0.0388   0.0672   0.7979 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n692 (net)     1   3.8102   0.0000   0.7979 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_/D (DFFX1)   0.0388  -0.0030 &   0.7948 f
  data arrival time                                                                    0.7948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0292     0.5261
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_/CLK (DFFX1)   0.0000   0.5261 r
  library hold time                                                         0.0179     0.5439
  data required time                                                                   0.5439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5439
  data arrival time                                                                   -0.7948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2509


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5366     0.5366
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__5_/CLK (DFFX1)   0.1560   0.0000   0.5366 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__5_/Q (DFFX1)   0.0370   0.2050   0.7416 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[545] (net)     2   5.4988   0.0000   0.7416 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1182/IN1 (MUX21X1)   0.0370   0.0001 &   0.7416 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1182/Q (MUX21X1)   0.0369   0.0662   0.8078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n549 (net)     1   3.1188   0.0000   0.8078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__5_/D (DFFX1)   0.0369  -0.0024 &   0.8054 f
  data arrival time                                                                    0.8054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5651     0.5651
  clock reconvergence pessimism                                            -0.0253     0.5397
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__5_/CLK (DFFX1)   0.0000   0.5397 r
  library hold time                                                         0.0148     0.5545
  data required time                                                                   0.5545
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5545
  data arrival time                                                                   -0.8054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2509


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__522_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__522_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5332     0.5332
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__522_/CLK (DFFX1)   0.1061   0.0000   0.5332 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__522_/Q (DFFX1)   0.0394   0.2012   0.7344 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[522] (net)     2   6.5110   0.0000   0.7344 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1210/IN1 (MUX21X1)   0.0394  -0.0027 &   0.7317 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1210/Q (MUX21X1)   0.0353   0.0656   0.7973 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n526 (net)     1   2.6503   0.0000   0.7973 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__522_/D (DFFX1)   0.0353   0.0000 &   0.7973 f
  data arrival time                                                                    0.7973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5616     0.5616
  clock reconvergence pessimism                                            -0.0253     0.5363
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__522_/CLK (DFFX1)   0.0000   0.5363 r
  library hold time                                                         0.0101     0.5464
  data required time                                                                   0.5464
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5464
  data arrival time                                                                   -0.7973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2509


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5156     0.5156
  bp_fe_pc_gen_1/pc_f1_reg_63_/CLK (DFFX1)                        0.2065    0.0000     0.5156 r
  bp_fe_pc_gen_1/pc_f1_reg_63_/Q (DFFX1)                          0.0484    0.2177     0.7333 f
  bp_fe_pc_gen_1/pc_f1[63] (net)                3      10.5667              0.0000     0.7333 f
  bp_fe_pc_gen_1/U426/IN2 (NAND2X1)                               0.0484    0.0002 &   0.7334 f
  bp_fe_pc_gen_1/U426/QN (NAND2X1)                                0.0545    0.0349     0.7684 r
  bp_fe_pc_gen_1/n369 (net)                     1       5.5910              0.0000     0.7684 r
  bp_fe_pc_gen_1/U427/IN2 (NAND2X2)                               0.0545    0.0000 &   0.7684 r
  bp_fe_pc_gen_1/U427/QN (NAND2X2)                                0.0269    0.0231     0.7915 f
  bp_fe_pc_gen_1/n466 (net)                     1       4.8514              0.0000     0.7915 f
  bp_fe_pc_gen_1/pc_f1_reg_63_/D (DFFX1)                          0.0269   -0.0010 &   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5438     0.5438
  clock reconvergence pessimism                                            -0.0248     0.5190
  bp_fe_pc_gen_1/pc_f1_reg_63_/CLK (DFFX1)                                  0.0000     0.5190 r
  library hold time                                                         0.0206     0.5396
  data required time                                                                   0.5396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5396
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2510


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5240     0.5240
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/CLK (DFFX1)   0.0814   0.0000   0.5240 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/Q (DFFX1)   0.0366   0.1951   0.7191 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[487] (net)     2   5.2836   0.0000   0.7191 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1249/IN1 (MUX21X1)   0.0366  -0.0011 &   0.7180 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1249/Q (MUX21X1)   0.0381   0.0678   0.7859 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n491 (net)     1   3.8676   0.0000   0.7859 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/D (DFFX1)   0.0381  -0.0019 &   0.7840 f
  data arrival time                                                                    0.7840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5522     0.5522
  clock reconvergence pessimism                                            -0.0253     0.5269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/CLK (DFFX1)   0.0000   0.5269 r
  library hold time                                                         0.0061     0.5330
  data required time                                                                   0.5330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5330
  data arrival time                                                                   -0.7840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2510


  Startpoint: icache_1/eaddr_tl_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5157     0.5157
  icache_1/eaddr_tl_r_reg_42_/CLK (DFFX1)                         0.2065    0.0000     0.5157 r
  icache_1/eaddr_tl_r_reg_42_/Q (DFFX1)                           0.0598    0.2253     0.7410 f
  icache_1/eaddr_tl_r[42] (net)                 2      15.6002              0.0000     0.7410 f
  icache_1/U77/IN2 (NAND2X2)                                      0.0598   -0.0024 &   0.7386 f
  icache_1/U77/QN (NAND2X2)                                       0.0431    0.0290     0.7676 r
  icache_1/n58 (net)                            1       6.0607              0.0000     0.7676 r
  icache_1/U220/IN2 (NAND2X2)                                     0.0431    0.0001 &   0.7676 r
  icache_1/U220/QN (NAND2X2)                                      0.0277    0.0229     0.7905 f
  icache_1/n500 (net)                           1       5.3514              0.0000     0.7905 f
  icache_1/eaddr_tl_r_reg_42_/D (DFFX1)                           0.0277    0.0001 &   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5439     0.5439
  clock reconvergence pessimism                                            -0.0248     0.5191
  icache_1/eaddr_tl_r_reg_42_/CLK (DFFX1)                                   0.0000     0.5191 r
  library hold time                                                         0.0205     0.5395
  data required time                                                                   0.5395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5395
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2510


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5107     0.5107
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/CLK (DFFX1)   0.1731   0.0000   0.5107 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/Q (DFFX1)   0.0361   0.2057   0.7165 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[19] (net)     2   5.1276   0.0000   0.7165 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1766/IN1 (MUX21X1)   0.0361   0.0000 &   0.7165 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1766/Q (MUX21X1)   0.0345   0.0641   0.7806 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n23 (net)     1   2.3097   0.0000   0.7806 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/D (DFFX1)   0.0345   0.0000 &   0.7806 f
  data arrival time                                                                    0.7806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5421     0.5421
  clock reconvergence pessimism                                            -0.0292     0.5130
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/CLK (DFFX1)   0.0000   0.5130 r
  library hold time                                                         0.0165     0.5295
  data required time                                                                   0.5295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5295
  data arrival time                                                                   -0.7806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2511


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5301     0.5301
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/CLK (DFFX1)   0.2698   0.0000   0.5301 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/Q (DFFX1)   0.0359   0.2132   0.7433 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[5] (net)     2   5.1406   0.0000   0.7433 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U116/IN1 (MUX21X1)   0.0359   0.0000 &   0.7433 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U116/Q (MUX21X1)   0.0376   0.0665   0.8099 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n9 (net)     1   3.3666   0.0000   0.8099 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/D (DFFX1)   0.0376  -0.0026 &   0.8073 f
  data arrival time                                                                    0.8073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5586     0.5586
  clock reconvergence pessimism                                            -0.0245     0.5341
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/CLK (DFFX1)   0.0000   0.5341 r
  library hold time                                                         0.0221     0.5562
  data required time                                                                   0.5562
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5562
  data arrival time                                                                   -0.8073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2511


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5362     0.5362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/CLK (DFFX1)   0.1560   0.0000   0.5362 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/Q (DFFX1)   0.0361   0.2043   0.7405 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[5] (net)     2   5.1018   0.0000   0.7405 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1784/IN1 (MUX21X1)   0.0361  -0.0011 &   0.7393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1784/Q (MUX21X1)   0.0368   0.0659   0.8052 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n9 (net)     1   3.0957   0.0000   0.8052 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/D (DFFX1)   0.0368   0.0000 &   0.8053 f
  data arrival time                                                                    0.8053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5647     0.5647
  clock reconvergence pessimism                                            -0.0253     0.5394
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__5_/CLK (DFFX1)   0.0000   0.5394 r
  library hold time                                                         0.0148     0.5541
  data required time                                                                   0.5541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5541
  data arrival time                                                                   -0.8053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2511


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__501_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__501_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5268     0.5268
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__501_/CLK (DFFX1)   0.0814   0.0000   0.5268 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__501_/Q (DFFX1)   0.0367   0.1952   0.7220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[501] (net)     2   5.3315   0.0000   0.7220 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1234/IN1 (MUX21X1)   0.0367  -0.0010 &   0.7211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1234/Q (MUX21X1)   0.0398   0.0689   0.7899 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n505 (net)     1   4.2992   0.0000   0.7899 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__501_/D (DFFX1)   0.0398  -0.0032 &   0.7867 f
  data arrival time                                                                    0.7867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5551     0.5551
  clock reconvergence pessimism                                            -0.0253     0.5298
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__501_/CLK (DFFX1)   0.0000   0.5298 r
  library hold time                                                         0.0058     0.5356
  data required time                                                                   0.5356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5356
  data arrival time                                                                   -0.7867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2511


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__496_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__496_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__496_/CLK (DFFX1)   0.2252   0.0000   0.5325 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__496_/Q (DFFX1)   0.0342   0.2087   0.7412 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[496] (net)     2   4.3729   0.0000   0.7412 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1236/IN1 (MUX21X1)   0.0342   0.0000 &   0.7412 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1236/Q (MUX21X1)   0.0370   0.0657   0.8069 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n500 (net)     1   3.1818   0.0000   0.8069 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__496_/D (DFFX1)   0.0370  -0.0009 &   0.8060 f
  data arrival time                                                                    0.8060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5643     0.5643
  clock reconvergence pessimism                                            -0.0292     0.5352
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__496_/CLK (DFFX1)   0.0000   0.5352 r
  library hold time                                                         0.0197     0.5548
  data required time                                                                   0.5548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5548
  data arrival time                                                                   -0.8060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2511


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5293     0.5293
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/CLK (DFFX1)   0.2698   0.0000   0.5293 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/Q (DFFX1)   0.0372   0.2143   0.7436 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[21] (net)     2   5.7328   0.0000   0.7436 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U99/IN1 (MUX21X1)   0.0372  -0.0011 &   0.7425 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U99/Q (MUX21X1)   0.0402   0.0689   0.8114 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n25 (net)     1   4.2467   0.0000   0.8114 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/D (DFFX1)   0.0402  -0.0054 &   0.8059 f
  data arrival time                                                                    0.8059

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5578     0.5578
  clock reconvergence pessimism                                            -0.0245     0.5332
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__21_/CLK (DFFX1)   0.0000   0.5332 r
  library hold time                                                         0.0216     0.5548
  data required time                                                                   0.5548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5548
  data arrival time                                                                   -0.8059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2512


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5190     0.5190
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/CLK (DFFX1)   0.1982   0.0000   0.5190 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/Q (DFFX1)   0.0362   0.2080   0.7270 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[653] (net)     2   5.2345   0.0000   0.7270 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1059/IN1 (MUX21X1)   0.0362   0.0001 &   0.7271 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1059/Q (MUX21X1)   0.0342   0.0639   0.7909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n657 (net)     1   2.1992   0.0000   0.7909 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/D (DFFX1)   0.0342   0.0000 &   0.7909 f
  data arrival time                                                                    0.7909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5506     0.5506
  clock reconvergence pessimism                                            -0.0292     0.5214
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__114_/CLK (DFFX1)   0.0000   0.5214 r
  library hold time                                                         0.0184     0.5398
  data required time                                                                   0.5398
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5398
  data arrival time                                                                   -0.7909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2512


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5242     0.5242
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_/CLK (DFFX1)   0.0814   0.0000   0.5242 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_/Q (DFFX1)   0.0382   0.1964   0.7205 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1032] (net)     2   5.9659   0.0000   0.7205 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U641/IN1 (MUX21X1)   0.0382  -0.0025 &   0.7180 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U641/Q (MUX21X1)   0.0406   0.0694   0.7875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1036 (net)     1   4.3957   0.0000   0.7875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_/D (DFFX1)   0.0406  -0.0035 &   0.7839 f
  data arrival time                                                                    0.7839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5524     0.5524
  clock reconvergence pessimism                                            -0.0253     0.5271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__492_/CLK (DFFX1)   0.0000   0.5271 r
  library hold time                                                         0.0057     0.5327
  data required time                                                                   0.5327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5327
  data arrival time                                                                   -0.7839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2512


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5233     0.5233
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__52_/CLK (DFFX1)   0.1302   0.0000   0.5233 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__52_/Q (DFFX1)   0.0364   0.2023   0.7257 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[592] (net)     2   5.2362   0.0000   0.7257 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1130/IN1 (MUX21X1)   0.0364   0.0001 &   0.7257 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1130/Q (MUX21X1)   0.0355   0.0649   0.7907 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n596 (net)     1   2.6397   0.0000   0.7907 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__52_/D (DFFX1)   0.0355   0.0000 &   0.7907 f
  data arrival time                                                                    0.7907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5515     0.5515
  clock reconvergence pessimism                                            -0.0253     0.5262
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__52_/CLK (DFFX1)   0.0000   0.5262 r
  library hold time                                                         0.0133     0.5395
  data required time                                                                   0.5395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5395
  data arrival time                                                                   -0.7907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2512


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_/CLK (DFFX1)   0.0814   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_/Q (DFFX1)   0.0380   0.1962   0.7203 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[608] (net)     2   5.8758   0.0000   0.7203 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1113/IN1 (MUX21X1)   0.0380  -0.0008 &   0.7195 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1113/Q (MUX21X1)   0.0400   0.0690   0.7885 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n612 (net)     1   4.2440   0.0000   0.7885 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_/D (DFFX1)   0.0400  -0.0045 &   0.7840 f
  data arrival time                                                                    0.7840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__68_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0058     0.5327
  data required time                                                                   0.5327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5327
  data arrival time                                                                   -0.7840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2512


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5273     0.5273
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.0814   0.0000   0.5273 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/Q (DFFX1)   0.0386   0.1967   0.7240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[519] (net)     2   6.1468   0.0000   0.7240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1213/IN1 (MUX21X1)   0.0386  -0.0008 &   0.7232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1213/Q (MUX21X1)   0.0362   0.0662   0.7894 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n523 (net)     1   2.9774   0.0000   0.7894 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/D (DFFX1)   0.0362  -0.0015 &   0.7879 f
  data arrival time                                                                    0.7879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5556     0.5556
  clock reconvergence pessimism                                            -0.0253     0.5303
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__519_/CLK (DFFX1)   0.0000   0.5303 r
  library hold time                                                         0.0064     0.5367
  data required time                                                                   0.5367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5367
  data arrival time                                                                   -0.7879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2512


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5231     0.5231
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/CLK (DFFX1)   0.1302   0.0000   0.5231 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/Q (DFFX1)   0.0413   0.2063   0.7294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[574] (net)     2   7.3069   0.0000   0.7294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1151/IN1 (MUX21X1)   0.0413  -0.0052 &   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1151/Q (MUX21X1)   0.0380   0.0679   0.7920 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n578 (net)     1   3.4585   0.0000   0.7920 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/D (DFFX1)   0.0380  -0.0021 &   0.7899 f
  data arrival time                                                                    0.7899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5513     0.5513
  clock reconvergence pessimism                                            -0.0253     0.5260
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/CLK (DFFX1)   0.0000   0.5260 r
  library hold time                                                         0.0126     0.5387
  data required time                                                                   0.5387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5387
  data arrival time                                                                   -0.7899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2512


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5285     0.5285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_/CLK (DFFX1)   0.1057   0.0000   0.5285 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_/Q (DFFX1)   0.0385   0.2004   0.7288 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[948] (net)     2   6.1031   0.0000   0.7288 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U734/IN1 (MUX21X1)   0.0385  -0.0016 &   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U734/Q (MUX21X1)   0.0395   0.0690   0.7962 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n952 (net)     1   4.1791   0.0000   0.7962 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_/D (DFFX1)   0.0395  -0.0044 &   0.7918 f
  data arrival time                                                                    0.7918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5568     0.5568
  clock reconvergence pessimism                                            -0.0253     0.5315
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__408_/CLK (DFFX1)   0.0000   0.5315 r
  library hold time                                                         0.0091     0.5406
  data required time                                                                   0.5406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5406
  data arrival time                                                                   -0.7918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2513


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5265     0.5265
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/CLK (DFFX1)   0.0814   0.0000   0.5265 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/Q (DFFX1)   0.0394   0.1974   0.7239 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[504] (net)     2   6.4889   0.0000   0.7239 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1229/IN1 (MUX21X1)   0.0394  -0.0017 &   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1229/Q (MUX21X1)   0.0361   0.0663   0.7884 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n508 (net)     1   2.9395   0.0000   0.7884 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/D (DFFX1)   0.0361  -0.0012 &   0.7872 f
  data arrival time                                                                    0.7872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5548     0.5548
  clock reconvergence pessimism                                            -0.0253     0.5295
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__504_/CLK (DFFX1)   0.0000   0.5295 r
  library hold time                                                         0.0064     0.5359
  data required time                                                                   0.5359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5359
  data arrival time                                                                   -0.7872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2513


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__90_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5350     0.5350
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__90_/CLK (DFFX1)   0.1559   0.0000   0.5350 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__90_/Q (DFFX1)   0.0378   0.2056   0.7406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[630] (net)     2   5.8456   0.0000   0.7406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1088/IN1 (MUX21X1)   0.0378  -0.0005 &   0.7402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1088/Q (MUX21X1)   0.0346   0.0645   0.8046 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n634 (net)     1   2.3276   0.0000   0.8046 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__90_/D (DFFX1)   0.0346   0.0000 &   0.8047 f
  data arrival time                                                                    0.8047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5634     0.5634
  clock reconvergence pessimism                                            -0.0253     0.5381
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__90_/CLK (DFFX1)   0.0000   0.5381 r
  library hold time                                                         0.0153     0.5534
  data required time                                                                   0.5534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5534
  data arrival time                                                                   -0.8047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2513


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5257     0.5257
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/CLK (DFFX1)   0.0814   0.0000   0.5257 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/Q (DFFX1)   0.0398   0.1977   0.7234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[482] (net)     2   6.6465   0.0000   0.7234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1254/IN1 (MUX21X1)   0.0398  -0.0046 &   0.7188 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1254/Q (MUX21X1)   0.0413   0.0702   0.7890 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n486 (net)     1   4.6071   0.0000   0.7890 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/D (DFFX1)   0.0413  -0.0035 &   0.7855 f
  data arrival time                                                                    0.7855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5540     0.5540
  clock reconvergence pessimism                                            -0.0253     0.5286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__482_/CLK (DFFX1)   0.0000   0.5286 r
  library hold time                                                         0.0055     0.5342
  data required time                                                                   0.5342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5342
  data arrival time                                                                   -0.7855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2513


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5354     0.5354
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_/CLK (DFFX1)   0.1560   0.0000   0.5354 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_/Q (DFFX1)   0.0367   0.2048   0.7402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[116] (net)     2   5.3772   0.0000   0.7402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1661/IN1 (MUX21X1)   0.0367   0.0001 &   0.7402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1661/Q (MUX21X1)   0.0353   0.0648   0.8051 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n120 (net)     1   2.5734   0.0000   0.8051 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_/D (DFFX1)   0.0353   0.0000 &   0.8051 f
  data arrival time                                                                    0.8051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5639     0.5639
  clock reconvergence pessimism                                            -0.0253     0.5385
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__116_/CLK (DFFX1)   0.0000   0.5385 r
  library hold time                                                         0.0151     0.5537
  data required time                                                                   0.5537
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5537
  data arrival time                                                                   -0.8051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2514


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__396_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__396_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5304     0.5304
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__396_/CLK (DFFX1)   0.1061   0.0000   0.5304 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__396_/Q (DFFX1)   0.0376   0.1997   0.7301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[936] (net)     2   5.6995   0.0000   0.7301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U747/IN1 (MUX21X1)   0.0376   0.0001 &   0.7302 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U747/Q (MUX21X1)   0.0379   0.0674   0.7976 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n940 (net)     1   3.5990   0.0000   0.7976 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__396_/D (DFFX1)   0.0379  -0.0032 &   0.7944 f
  data arrival time                                                                    0.7944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5588     0.5588
  clock reconvergence pessimism                                            -0.0253     0.5335
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__396_/CLK (DFFX1)   0.0000   0.5335 r
  library hold time                                                         0.0095     0.5430
  data required time                                                                   0.5430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5430
  data arrival time                                                                   -0.7944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2514


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5279     0.5279
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_/CLK (DFFX1)   0.1021   0.0000   0.5279 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_/Q (DFFX1)   0.0403   0.2013   0.7291 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[960] (net)     2   6.8814   0.0000   0.7291 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U721/IN1 (MUX21X1)   0.0403   0.0001 &   0.7292 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U721/Q (MUX21X1)   0.0415   0.0709   0.8001 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n964 (net)     1   4.8412   0.0000   0.8001 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_/D (DFFX1)   0.0415  -0.0097 &   0.7905 f
  data arrival time                                                                    0.7905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5562     0.5562
  clock reconvergence pessimism                                            -0.0253     0.5308
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__420_/CLK (DFFX1)   0.0000   0.5308 r
  library hold time                                                         0.0082     0.5391
  data required time                                                                   0.5391
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5391
  data arrival time                                                                   -0.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2514


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5156     0.5156
  bp_fe_pc_gen_1/pc_f1_reg_45_/CLK (DFFX1)                        0.2065    0.0000     0.5156 r
  bp_fe_pc_gen_1/pc_f1_reg_45_/Q (DFFX1)                          0.0574    0.2238     0.7394 f
  bp_fe_pc_gen_1/pc_f1[45] (net)                4      14.5454              0.0000     0.7394 f
  bp_fe_pc_gen_1/U465/IN2 (NAND2X2)                               0.0574    0.0003 &   0.7397 f
  bp_fe_pc_gen_1/U465/QN (NAND2X2)                                0.0427    0.0287     0.7684 r
  bp_fe_pc_gen_1/n399 (net)                     1       6.2036              0.0000     0.7684 r
  bp_fe_pc_gen_1/U466/IN2 (NAND2X2)                               0.0427    0.0001 &   0.7685 r
  bp_fe_pc_gen_1/U466/QN (NAND2X2)                                0.0283    0.0229     0.7914 f
  bp_fe_pc_gen_1/n502 (net)                     1       5.3870              0.0000     0.7914 f
  bp_fe_pc_gen_1/pc_f1_reg_45_/D (DFFX1)                          0.0283   -0.0006 &   0.7907 f
  data arrival time                                                                    0.7907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5438     0.5438
  clock reconvergence pessimism                                            -0.0248     0.5190
  bp_fe_pc_gen_1/pc_f1_reg_45_/CLK (DFFX1)                                  0.0000     0.5190 r
  library hold time                                                         0.0203     0.5393
  data required time                                                                   0.5393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5393
  data arrival time                                                                   -0.7907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2514


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5324     0.5324
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_/CLK (DFFX1)   0.2252   0.0000   0.5324 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_/Q (DFFX1)   0.0374   0.2113   0.7437 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1037] (net)     2   5.7648   0.0000   0.7437 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U633/IN1 (MUX21X1)   0.0374   0.0001 &   0.7438 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U633/Q (MUX21X1)   0.0360   0.0655   0.8093 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1041 (net)     1   2.7950   0.0000   0.8093 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_/D (DFFX1)   0.0360  -0.0028 &   0.8064 f
  data arrival time                                                                    0.8064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5643     0.5643
  clock reconvergence pessimism                                            -0.0292     0.5351
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_/CLK (DFFX1)   0.0000   0.5351 r
  library hold time                                                         0.0199     0.5550
  data required time                                                                   0.5550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5550
  data arrival time                                                                   -0.8064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2515


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5349     0.5349
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/CLK (DFFX1)   0.1559   0.0000   0.5349 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/Q (DFFX1)   0.0350   0.2034   0.7383 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[226] (net)     2   4.6468   0.0000   0.7383 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1539/IN1 (MUX21X1)   0.0350   0.0000 &   0.7383 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1539/Q (MUX21X1)   0.0370   0.0659   0.8042 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n230 (net)     1   3.1739   0.0000   0.8042 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/D (DFFX1)   0.0370   0.0000 &   0.8042 f
  data arrival time                                                                    0.8042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5633     0.5633
  clock reconvergence pessimism                                            -0.0253     0.5380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/CLK (DFFX1)   0.0000   0.5380 r
  library hold time                                                         0.0147     0.5527
  data required time                                                                   0.5527
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5527
  data arrival time                                                                   -0.8042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2515


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5314     0.5314
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/CLK (DFFX1)   0.1061   0.0000   0.5314 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/Q (DFFX1)   0.0379   0.1999   0.7313 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[928] (net)     2   5.8337   0.0000   0.7313 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U757/IN1 (MUX21X1)   0.0379  -0.0011 &   0.7302 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U757/Q (MUX21X1)   0.0400   0.0693   0.7995 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n932 (net)     1   4.3705   0.0000   0.7995 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/D (DFFX1)   0.0400  -0.0045 &   0.7950 f
  data arrival time                                                                    0.7950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5598     0.5598
  clock reconvergence pessimism                                            -0.0253     0.5345
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/CLK (DFFX1)   0.0000   0.5345 r
  library hold time                                                         0.0091     0.5435
  data required time                                                                   0.5435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5435
  data arrival time                                                                   -0.7950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2515


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5287     0.5287
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_/CLK (DFFX1)   0.1056   0.0000   0.5287 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_/Q (DFFX1)   0.0360   0.1984   0.7271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[950] (net)     2   5.0490   0.0000   0.7271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U732/IN1 (MUX21X1)   0.0360   0.0000 &   0.7271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U732/Q (MUX21X1)   0.0367   0.0659   0.7930 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n954 (net)     1   3.0814   0.0000   0.7930 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_/D (DFFX1)   0.0367   0.0000 &   0.7930 f
  data arrival time                                                                    0.7930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5571     0.5571
  clock reconvergence pessimism                                            -0.0253     0.5317
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__410_/CLK (DFFX1)   0.0000   0.5317 r
  library hold time                                                         0.0097     0.5414
  data required time                                                                   0.5414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5414
  data arrival time                                                                   -0.7930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2516


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5354     0.5354
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_/CLK (DFFX1)   0.1560   0.0000   0.5354 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_/Q (DFFX1)   0.0356   0.2039   0.7393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[687] (net)     2   4.9040   0.0000   0.7393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1024/IN1 (MUX21X1)   0.0356   0.0000 &   0.7393 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1024/Q (MUX21X1)   0.0366   0.0657   0.8050 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n691 (net)     1   3.0386   0.0000   0.8050 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_/D (DFFX1)   0.0366   0.0000 &   0.8050 f
  data arrival time                                                                    0.8050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5639     0.5639
  clock reconvergence pessimism                                            -0.0253     0.5385
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__147_/CLK (DFFX1)   0.0000   0.5385 r
  library hold time                                                         0.0148     0.5533
  data required time                                                                   0.5533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5533
  data arrival time                                                                   -0.8050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2517


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5272     0.5272
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/CLK (DFFX1)   0.0814   0.0000   0.5272 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/Q (DFFX1)   0.0377   0.1960   0.7232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1051] (net)     2   5.7607   0.0000   0.7232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U620/IN1 (MUX21X1)   0.0377  -0.0025 &   0.7207 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U620/Q (MUX21X1)   0.0377   0.0673   0.7880 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1055 (net)     1   3.5166   0.0000   0.7880 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/D (DFFX1)   0.0377   0.0000 &   0.7880 f
  data arrival time                                                                    0.7880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5555     0.5555
  clock reconvergence pessimism                                            -0.0253     0.5302
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/CLK (DFFX1)   0.0000   0.5302 r
  library hold time                                                         0.0062     0.5364
  data required time                                                                   0.5364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5364
  data arrival time                                                                   -0.7880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2517


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__461_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__461_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5270     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__461_/CLK (DFFX1)   0.0814   0.0000   0.5270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__461_/Q (DFFX1)   0.0375   0.1958   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[461] (net)     2   5.6783   0.0000   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1278/IN1 (MUX21X1)   0.0375  -0.0017 &   0.7211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1278/Q (MUX21X1)   0.0367   0.0668   0.7879 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n465 (net)     1   3.3573   0.0000   0.7879 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__461_/D (DFFX1)   0.0367   0.0000 &   0.7879 f
  data arrival time                                                                    0.7879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5553     0.5553
  clock reconvergence pessimism                                            -0.0253     0.5299
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__461_/CLK (DFFX1)   0.0000   0.5299 r
  library hold time                                                         0.0063     0.5362
  data required time                                                                   0.5362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5362
  data arrival time                                                                   -0.7879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2517


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5341     0.5341
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/CLK (DFFX1)   0.2253   0.0000   0.5341 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/Q (DFFX1)   0.0370   0.2110   0.7450 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1033] (net)     2   5.5860   0.0000   0.7450 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U637/IN1 (MUX21X1)   0.0370  -0.0008 &   0.7443 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U637/Q (MUX21X1)   0.0347   0.0644   0.8087 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1037 (net)     1   2.3618   0.0000   0.8087 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/D (DFFX1)   0.0347   0.0000 &   0.8087 f
  data arrival time                                                                    0.8087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5660     0.5660
  clock reconvergence pessimism                                            -0.0292     0.5368
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__494_/CLK (DFFX1)   0.0000   0.5368 r
  library hold time                                                         0.0202     0.5570
  data required time                                                                   0.5570
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5570
  data arrival time                                                                   -0.8087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2517


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__401_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__401_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5293     0.5293
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__401_/CLK (DFFX1)   0.1059   0.0000   0.5293 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__401_/Q (DFFX1)   0.0353   0.1978   0.7271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[941] (net)     2   4.7419   0.0000   0.7271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U742/IN1 (MUX21X1)   0.0353   0.0000 &   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U742/Q (MUX21X1)   0.0373   0.0664   0.7936 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n945 (net)     1   3.3863   0.0000   0.7936 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__401_/D (DFFX1)   0.0373   0.0000 &   0.7936 f
  data arrival time                                                                    0.7936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5576     0.5576
  clock reconvergence pessimism                                            -0.0253     0.5323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__401_/CLK (DFFX1)   0.0000   0.5323 r
  library hold time                                                         0.0096     0.5419
  data required time                                                                   0.5419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5419
  data arrival time                                                                   -0.7936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2518


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__405_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__405_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5282     0.5282
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__405_/CLK (DFFX1)   0.1057   0.0000   0.5282 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__405_/Q (DFFX1)   0.0376   0.1996   0.7278 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[945] (net)     2   5.7042   0.0000   0.7278 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U738/IN1 (MUX21X1)   0.0376  -0.0028 &   0.7250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U738/Q (MUX21X1)   0.0378   0.0674   0.7924 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n949 (net)     1   3.5712   0.0000   0.7924 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__405_/D (DFFX1)   0.0378   0.0000 &   0.7924 f
  data arrival time                                                                    0.7924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5565     0.5565
  clock reconvergence pessimism                                            -0.0253     0.5312
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__405_/CLK (DFFX1)   0.0000   0.5312 r
  library hold time                                                         0.0095     0.5407
  data required time                                                                   0.5407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5407
  data arrival time                                                                   -0.7924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2518


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/CLK (DFFX1)   0.1061   0.0000   0.5309 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/Q (DFFX1)   0.0382   0.2002   0.7312 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[393] (net)     2   5.9881   0.0000   0.7312 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1354/IN1 (MUX21X1)   0.0382  -0.0010 &   0.7301 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1354/Q (MUX21X1)   0.0409   0.0696   0.7998 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n397 (net)     1   4.4845   0.0000   0.7998 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/D (DFFX1)   0.0409  -0.0051 &   0.7946 f
  data arrival time                                                                    0.7946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5593     0.5593
  clock reconvergence pessimism                                            -0.0253     0.5340
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__393_/CLK (DFFX1)   0.0000   0.5340 r
  library hold time                                                         0.0089     0.5429
  data required time                                                                   0.5429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5429
  data arrival time                                                                   -0.7946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2518


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5248     0.5248
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/CLK (DFFX1)   0.0814   0.0000   0.5248 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/Q (DFFX1)   0.0385   0.1966   0.7215 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1027] (net)     2   6.1029   0.0000   0.7215 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U647/IN1 (MUX21X1)   0.0385   0.0001 &   0.7215 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U647/Q (MUX21X1)   0.0408   0.0696   0.7912 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1031 (net)     1   4.4605   0.0000   0.7912 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/D (DFFX1)   0.0408  -0.0060 &   0.7852 f
  data arrival time                                                                    0.7852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5531     0.5531
  clock reconvergence pessimism                                            -0.0253     0.5277
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/CLK (DFFX1)   0.0000   0.5277 r
  library hold time                                                         0.0056     0.5334
  data required time                                                                   0.5334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5334
  data arrival time                                                                   -0.7852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2518


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5330     0.5330
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/CLK (DFFX1)   0.1061   0.0000   0.5330 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/Q (DFFX1)   0.0378   0.1998   0.7328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[534] (net)     2   5.7916   0.0000   0.7328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1197/IN1 (MUX21X1)   0.0378   0.0000 &   0.7328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1197/Q (MUX21X1)   0.0351   0.0651   0.7979 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n538 (net)     1   2.5952   0.0000   0.7979 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/D (DFFX1)   0.0351   0.0000 &   0.7980 f
  data arrival time                                                                    0.7980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5614     0.5614
  clock reconvergence pessimism                                            -0.0253     0.5360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__534_/CLK (DFFX1)   0.0000   0.5360 r
  library hold time                                                         0.0101     0.5461
  data required time                                                                   0.5461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5461
  data arrival time                                                                   -0.7980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2518


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5232     0.5232
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.1302   0.0000   0.5232 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/Q (DFFX1)   0.0349   0.2011   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[32] (net)     2   4.5683   0.0000   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1755/IN1 (MUX21X1)   0.0349   0.0000 &   0.7243 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1755/Q (MUX21X1)   0.0376   0.0663   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n36 (net)     1   3.3732   0.0000   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/D (DFFX1)   0.0376   0.0000 &   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5514     0.5514
  clock reconvergence pessimism                                            -0.0253     0.5260
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.0000   0.5260 r
  library hold time                                                         0.0127     0.5388
  data required time                                                                   0.5388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5388
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2519


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5285     0.5285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_/CLK (DFFX1)   0.1057   0.0000   0.5285 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_/Q (DFFX1)   0.0359   0.1983   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[411] (net)     2   4.9830   0.0000   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1333/IN1 (MUX21X1)   0.0359   0.0001 &   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1333/Q (MUX21X1)   0.0388   0.0675   0.7943 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n415 (net)     1   3.7899   0.0000   0.7943 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_/D (DFFX1)   0.0388  -0.0017 &   0.7926 f
  data arrival time                                                                    0.7926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5568     0.5568
  clock reconvergence pessimism                                            -0.0253     0.5315
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__411_/CLK (DFFX1)   0.0000   0.5315 r
  library hold time                                                         0.0093     0.5408
  data required time                                                                   0.5408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5408
  data arrival time                                                                   -0.7926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2519


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__129_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5365     0.5365
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__129_/CLK (DFFX1)   0.1560   0.0000   0.5365 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__129_/Q (DFFX1)   0.0375   0.2054   0.7419 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[129] (net)     2   5.7187   0.0000   0.7419 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1647/IN1 (MUX21X1)   0.0375   0.0000 &   0.7419 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1647/Q (MUX21X1)   0.0396   0.0684   0.8103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n133 (net)     1   4.0248   0.0000   0.8103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__129_/D (DFFX1)   0.0396  -0.0047 &   0.8057 f
  data arrival time                                                                    0.8057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5650     0.5650
  clock reconvergence pessimism                                            -0.0253     0.5396
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__129_/CLK (DFFX1)   0.0000   0.5396 r
  library hold time                                                         0.0141     0.5538
  data required time                                                                   0.5538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5538
  data arrival time                                                                   -0.8057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2519


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__492_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__492_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5240     0.5240
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__492_/CLK (DFFX1)   0.0814   0.0000   0.5240 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__492_/Q (DFFX1)   0.0364   0.1949   0.7190 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[492] (net)     2   5.2048   0.0000   0.7190 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1243/IN1 (MUX21X1)   0.0364  -0.0008 &   0.7182 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1243/Q (MUX21X1)   0.0378   0.0675   0.7857 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n496 (net)     1   3.7512   0.0000   0.7857 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__492_/D (DFFX1)   0.0378  -0.0007 &   0.7850 f
  data arrival time                                                                    0.7850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__492_/CLK (DFFX1)   0.0000   0.5269 r
  library hold time                                                         0.0061     0.5331
  data required time                                                                   0.5331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5331
  data arrival time                                                                   -0.7850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2519


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5327     0.5327
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/CLK (DFFX1)   0.1557   0.0000   0.5327 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/Q (DFFX1)   0.0370   0.2050   0.7377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[95] (net)     2   5.4967   0.0000   0.7377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1685/IN1 (MUX21X1)   0.0370   0.0001 &   0.7378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1685/Q (MUX21X1)   0.0355   0.0650   0.8028 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n99 (net)     1   2.6249   0.0000   0.8028 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/D (DFFX1)   0.0355   0.0000 &   0.8028 f
  data arrival time                                                                    0.8028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5612     0.5612
  clock reconvergence pessimism                                            -0.0253     0.5358
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/CLK (DFFX1)   0.0000   0.5358 r
  library hold time                                                         0.0151     0.5509
  data required time                                                                   0.5509
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5509
  data arrival time                                                                   -0.8028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2519


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5274     0.5274
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.0814   0.0000   0.5274 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/Q (DFFX1)   0.0383   0.1965   0.7238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1060] (net)     2   6.0085   0.0000   0.7238 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U610/IN1 (MUX21X1)   0.0383  -0.0005 &   0.7233 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U610/Q (MUX21X1)   0.0390   0.0685   0.7917 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1064 (net)     1   3.9782   0.0000   0.7917 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/D (DFFX1)   0.0390  -0.0036 &   0.7882 f
  data arrival time                                                                    0.7882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5557     0.5557
  clock reconvergence pessimism                                            -0.0253     0.5303
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.0000   0.5303 r
  library hold time                                                         0.0059     0.5363
  data required time                                                                   0.5363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5363
  data arrival time                                                                   -0.7882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2519


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_/CLK (DFFX1)   0.0814   0.0000   0.5271 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_/Q (DFFX1)   0.0371   0.1955   0.7225 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[601] (net)     2   5.4811   0.0000   0.7225 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1120/IN1 (MUX21X1)   0.0371   0.0001 &   0.7226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1120/Q (MUX21X1)   0.0385   0.0678   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n605 (net)     1   3.8039   0.0000   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_/D (DFFX1)   0.0385  -0.0024 &   0.7880 f
  data arrival time                                                                    0.7880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5554     0.5554
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__61_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0060     0.5361
  data required time                                                                   0.5361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5361
  data arrival time                                                                   -0.7880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2519


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/CLK (DFFX1)   0.2698   0.0000   0.5271 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/Q (DFFX1)   0.0381   0.2150   0.7421 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[70] (net)     2   6.1134   0.0000   0.7421 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U44/IN2 (MUX21X1)   0.0381  -0.0005 &   0.7416 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U44/Q (MUX21X1)   0.0366   0.0671   0.8086 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n74 (net)     1   3.0760   0.0000   0.8086 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/D (DFFX1)   0.0366  -0.0034 &   0.8052 f
  data arrival time                                                                    0.8052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5555     0.5555
  clock reconvergence pessimism                                            -0.0245     0.5310
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__34_/CLK (DFFX1)   0.0000   0.5310 r
  library hold time                                                         0.0223     0.5533
  data required time                                                                   0.5533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5533
  data arrival time                                                                   -0.8052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2519


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5123     0.5123
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__99_/CLK (DFFX1)   0.1732   0.0000   0.5123 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__99_/Q (DFFX1)   0.0365   0.2061   0.7184 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[99] (net)     2   5.3187   0.0000   0.7184 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1677/IN1 (MUX21X1)   0.0365  -0.0003 &   0.7181 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1677/Q (MUX21X1)   0.0410   0.0694   0.7875 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n103 (net)     1   4.5447   0.0000   0.7875 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__99_/D (DFFX1)   0.0410  -0.0060 &   0.7815 f
  data arrival time                                                                    0.7815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5437     0.5437
  clock reconvergence pessimism                                            -0.0292     0.5145
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__99_/CLK (DFFX1)   0.0000   0.5145 r
  library hold time                                                         0.0150     0.5296
  data required time                                                                   0.5296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5296
  data arrival time                                                                   -0.7815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2519


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5367     0.5367
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__122_/CLK (DFFX1)   0.1560   0.0000   0.5367 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__122_/Q (DFFX1)   0.0374   0.2054   0.7421 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[122] (net)     2   5.6882   0.0000   0.7421 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1654/IN1 (MUX21X1)   0.0374   0.0000 &   0.7421 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1654/Q (MUX21X1)   0.0352   0.0649   0.8070 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n126 (net)     1   2.5306   0.0000   0.8070 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__122_/D (DFFX1)   0.0352   0.0000 &   0.8070 f
  data arrival time                                                                    0.8070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5652     0.5652
  clock reconvergence pessimism                                            -0.0253     0.5399
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__122_/CLK (DFFX1)   0.0000   0.5399 r
  library hold time                                                         0.0152     0.5550
  data required time                                                                   0.5550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5550
  data arrival time                                                                   -0.8070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2520


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5306     0.5306
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.2698   0.0000   0.5306 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/Q (DFFX1)   0.0363   0.2135   0.7441 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[8] (net)     2   5.3187   0.0000   0.7441 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U112/IN1 (MUX21X1)   0.0363   0.0001 &   0.7441 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U112/Q (MUX21X1)   0.0393   0.0680   0.8121 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n12 (net)     1   3.9574   0.0000   0.8121 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/D (DFFX1)   0.0393  -0.0039 &   0.8083 f
  data arrival time                                                                    0.8083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5591     0.5591
  clock reconvergence pessimism                                            -0.0245     0.5345
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.0000   0.5345 r
  library hold time                                                         0.0217     0.5563
  data required time                                                                   0.5563
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5563
  data arrival time                                                                   -0.8083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2520


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5226     0.5226
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/CLK (DFFX1)   0.1302   0.0000   0.5226 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/Q (DFFX1)   0.0385   0.2040   0.7266 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[556] (net)     2   6.1222   0.0000   0.7266 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1170/IN1 (MUX21X1)   0.0385  -0.0028 &   0.7239 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1170/Q (MUX21X1)   0.0382   0.0675   0.7913 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n560 (net)     1   3.5390   0.0000   0.7913 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/D (DFFX1)   0.0382  -0.0013 &   0.7901 f
  data arrival time                                                                    0.7901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5508     0.5508
  clock reconvergence pessimism                                            -0.0253     0.5255
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/CLK (DFFX1)   0.0000   0.5255 r
  library hold time                                                         0.0126     0.5381
  data required time                                                                   0.5381
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5381
  data arrival time                                                                   -0.7901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2520


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5342     0.5342
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/CLK (DFFX1)   0.2253   0.0000   0.5342 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/Q (DFFX1)   0.0353   0.2096   0.7438 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[480] (net)     2   4.8459   0.0000   0.7438 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1253/IN1 (MUX21X1)   0.0353   0.0000 &   0.7438 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1253/Q (MUX21X1)   0.0359   0.0650   0.8088 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n484 (net)     1   2.7979   0.0000   0.8088 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/D (DFFX1)   0.0359   0.0000 &   0.8089 f
  data arrival time                                                                    0.8089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5661     0.5661
  clock reconvergence pessimism                                            -0.0292     0.5369
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__480_/CLK (DFFX1)   0.0000   0.5369 r
  library hold time                                                         0.0199     0.5568
  data required time                                                                   0.5568
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5568
  data arrival time                                                                   -0.8089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5313     0.5313
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/CLK (DFFX1)   0.2698   0.0000   0.5313 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/Q (DFFX1)   0.0369   0.2140   0.7454 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[1] (net)     2   5.5846   0.0000   0.7454 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U120/IN1 (MUX21X1)   0.0369   0.0000 &   0.7454 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U120/Q (MUX21X1)   0.0350   0.0646   0.8100 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n5 (net)     1   2.4639   0.0000   0.8100 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/D (DFFX1)   0.0350   0.0000 &   0.8101 f
  data arrival time                                                                    0.8101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5599     0.5599
  clock reconvergence pessimism                                            -0.0245     0.5353
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/CLK (DFFX1)   0.0000   0.5353 r
  library hold time                                                         0.0227     0.5580
  data required time                                                                   0.5580
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5580
  data arrival time                                                                   -0.8101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__464_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__464_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5342     0.5342
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__464_/CLK (DFFX1)   0.2253   0.0000   0.5342 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__464_/Q (DFFX1)   0.0375   0.2114   0.7455 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1003] (net)     2   5.8185   0.0000   0.7455 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U671/IN1 (MUX21X1)   0.0375  -0.0015 &   0.7441 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U671/Q (MUX21X1)   0.0352   0.0649   0.8090 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1007 (net)     1   2.5296   0.0000   0.8090 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__464_/D (DFFX1)   0.0352   0.0000 &   0.8090 f
  data arrival time                                                                    0.8090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5660     0.5660
  clock reconvergence pessimism                                            -0.0292     0.5368
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__464_/CLK (DFFX1)   0.0000   0.5368 r
  library hold time                                                         0.0201     0.5569
  data required time                                                                   0.5569
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5569
  data arrival time                                                                   -0.8090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/CLK (DFFX1)   0.1302   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/Q (DFFX1)   0.0389   0.2044   0.7285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[568] (net)     2   6.3119   0.0000   0.7285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1157/IN1 (MUX21X1)   0.0389  -0.0013 &   0.7271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1157/Q (MUX21X1)   0.0361   0.0659   0.7930 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n572 (net)     1   2.8238   0.0000   0.7930 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/D (DFFX1)   0.0361  -0.0008 &   0.7922 f
  data arrival time                                                                    0.7922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__28_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0131     0.5401
  data required time                                                                   0.5401
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5401
  data arrival time                                                                   -0.7922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5327     0.5327
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/CLK (DFFX1)   0.1557   0.0000   0.5327 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/Q (DFFX1)   0.0371   0.2051   0.7377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[635] (net)     2   5.5421   0.0000   0.7377 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1083/IN1 (MUX21X1)   0.0371   0.0001 &   0.7378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1083/Q (MUX21X1)   0.0362   0.0656   0.8034 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n639 (net)     1   2.8717   0.0000   0.8034 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/D (DFFX1)   0.0362  -0.0007 &   0.8027 f
  data arrival time                                                                    0.8027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5611     0.5611
  clock reconvergence pessimism                                            -0.0253     0.5357
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/CLK (DFFX1)   0.0000   0.5357 r
  library hold time                                                         0.0149     0.5506
  data required time                                                                   0.5506
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5506
  data arrival time                                                                   -0.8027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__447_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__447_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5321     0.5321
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__447_/CLK (DFFX1)   0.1062   0.0000   0.5321 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__447_/Q (DFFX1)   0.0404   0.2020   0.7341 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[987] (net)     2   6.9272   0.0000   0.7341 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U691/IN1 (MUX21X1)   0.0404  -0.0036 &   0.7305 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U691/Q (MUX21X1)   0.0363   0.0666   0.7971 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n991 (net)     1   2.9859   0.0000   0.7971 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__447_/D (DFFX1)   0.0363   0.0000 &   0.7971 f
  data arrival time                                                                    0.7971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5605     0.5605
  clock reconvergence pessimism                                            -0.0253     0.5351
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__447_/CLK (DFFX1)   0.0000   0.5351 r
  library hold time                                                         0.0099     0.5450
  data required time                                                                   0.5450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5450
  data arrival time                                                                   -0.7971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5267     0.5267
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/CLK (DFFX1)   0.0814   0.0000   0.5267 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/Q (DFFX1)   0.0425   0.1997   0.7264 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1017] (net)     2   7.8096   0.0000   0.7264 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U658/IN1 (MUX21X1)   0.0425  -0.0066 &   0.7198 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U658/Q (MUX21X1)   0.0458   0.0744   0.7942 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1021 (net)     1   6.1491   0.0000   0.7942 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/D (DFFX1)   0.0458  -0.0077 &   0.7865 f
  data arrival time                                                                    0.7865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5550     0.5550
  clock reconvergence pessimism                                            -0.0253     0.5296
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/CLK (DFFX1)   0.0000   0.5296 r
  library hold time                                                         0.0048     0.5344
  data required time                                                                   0.5344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5344
  data arrival time                                                                   -0.7865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__135_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5352     0.5352
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__135_/CLK (DFFX1)   0.1559   0.0000   0.5352 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__135_/Q (DFFX1)   0.0377   0.2055   0.7408 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[675] (net)     2   5.7898   0.0000   0.7408 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1038/IN1 (MUX21X1)   0.0377  -0.0005 &   0.7402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1038/Q (MUX21X1)   0.0356   0.0653   0.8055 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n679 (net)     1   2.6748   0.0000   0.8055 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__135_/D (DFFX1)   0.0356   0.0000 &   0.8055 f
  data arrival time                                                                    0.8055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5637     0.5637
  clock reconvergence pessimism                                            -0.0253     0.5383
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__135_/CLK (DFFX1)   0.0000   0.5383 r
  library hold time                                                         0.0150     0.5534
  data required time                                                                   0.5534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5534
  data arrival time                                                                   -0.8055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2521


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5160     0.5160
  bp_fe_pc_gen_1/pc_f1_reg_55_/CLK (DFFX1)                        0.2065    0.0000     0.5160 r
  bp_fe_pc_gen_1/pc_f1_reg_55_/Q (DFFX1)                          0.0476    0.2172     0.7331 f
  bp_fe_pc_gen_1/pc_f1[55] (net)                3      10.2256              0.0000     0.7331 f
  bp_fe_pc_gen_1/U452/IN2 (NAND2X1)                               0.0476   -0.0009 &   0.7323 f
  bp_fe_pc_gen_1/U452/QN (NAND2X1)                                0.0550    0.0352     0.7675 r
  bp_fe_pc_gen_1/n390 (net)                     1       5.7918              0.0000     0.7675 r
  bp_fe_pc_gen_1/U453/IN2 (NAND2X2)                               0.0550    0.0000 &   0.7675 r
  bp_fe_pc_gen_1/U453/QN (NAND2X2)                                0.0284    0.0242     0.7917 f
  bp_fe_pc_gen_1/n482 (net)                     1       5.6945              0.0000     0.7917 f
  bp_fe_pc_gen_1/pc_f1_reg_55_/D (DFFX1)                          0.0284    0.0001 &   0.7918 f
  data arrival time                                                                    0.7918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5442     0.5442
  clock reconvergence pessimism                                            -0.0248     0.5194
  bp_fe_pc_gen_1/pc_f1_reg_55_/CLK (DFFX1)                                  0.0000     0.5194 r
  library hold time                                                         0.0203     0.5397
  data required time                                                                   0.5397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5397
  data arrival time                                                                   -0.7918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2522


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5105     0.5105
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/CLK (DFFX1)   0.1834   0.0000   0.5105 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/Q (DFFX1)   0.0360   0.2065   0.7171 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[568] (net)     2   5.0917   0.0000   0.7171 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1154/IN1 (MUX21X1)   0.0360   0.0000 &   0.7171 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1154/Q (MUX21X1)   0.0370   0.0661   0.7832 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n572 (net)     1   3.1734   0.0000   0.7832 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/D (DFFX1)   0.0370  -0.0015 &   0.7816 f
  data arrival time                                                                    0.7816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5419     0.5419
  clock reconvergence pessimism                                            -0.0292     0.5127
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/CLK (DFFX1)   0.0000   0.5127 r
  library hold time                                                         0.0167     0.5294
  data required time                                                                   0.5294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5294
  data arrival time                                                                   -0.7816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2522


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5290     0.5290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_/CLK (DFFX1)   0.2250   0.0000   0.5290 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_/Q (DFFX1)   0.0377   0.2115   0.7405 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1022] (net)     2   5.9019   0.0000   0.7405 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U649/IN1 (MUX21X1)   0.0377  -0.0017 &   0.7388 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U649/Q (MUX21X1)   0.0359   0.0655   0.8044 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1026 (net)     1   2.7803   0.0000   0.8044 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_/D (DFFX1)   0.0359  -0.0006 &   0.8037 f
  data arrival time                                                                    0.8037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5608     0.5608
  clock reconvergence pessimism                                            -0.0292     0.5316
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__483_/CLK (DFFX1)   0.0000   0.5316 r
  library hold time                                                         0.0199     0.5515
  data required time                                                                   0.5515
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5515
  data arrival time                                                                   -0.8037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2522


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5239     0.5239
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_/CLK (DFFX1)   0.1302   0.0000   0.5239 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_/Q (DFFX1)   0.0362   0.2021   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[570] (net)     2   5.1130   0.0000   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1155/IN1 (MUX21X1)   0.0362   0.0000 &   0.7261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1155/Q (MUX21X1)   0.0388   0.0675   0.7936 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n574 (net)     1   3.7677   0.0000   0.7936 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_/D (DFFX1)   0.0388  -0.0021 &   0.7915 f
  data arrival time                                                                    0.7915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5522     0.5522
  clock reconvergence pessimism                                            -0.0253     0.5268
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__30_/CLK (DFFX1)   0.0000   0.5268 r
  library hold time                                                         0.0125     0.5393
  data required time                                                                   0.5393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5393
  data arrival time                                                                   -0.7915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5221     0.5221
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_/CLK (DFFX1)   0.2053   0.0000   0.5221 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_/Q (DFFX1)   0.0352   0.2078   0.7299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[164] (net)     2   4.8142   0.0000   0.7299 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1605/IN1 (MUX21X1)   0.0352   0.0000 &   0.7300 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1605/Q (MUX21X1)   0.0362   0.0652   0.7952 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n168 (net)     1   2.8839   0.0000   0.7952 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_/D (DFFX1)   0.0362   0.0000 &   0.7953 f
  data arrival time                                                                    0.7953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5537     0.5537
  clock reconvergence pessimism                                            -0.0292     0.5246
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__164_/CLK (DFFX1)   0.0000   0.5246 r
  library hold time                                                         0.0184     0.5430
  data required time                                                                   0.5430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5430
  data arrival time                                                                   -0.7953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__509_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__509_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5272     0.5272
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__509_/CLK (DFFX1)   0.0814   0.0000   0.5272 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__509_/Q (DFFX1)   0.0403   0.1981   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1049] (net)     2   6.8625   0.0000   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U622/IN1 (MUX21X1)   0.0403   0.0000 &   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U622/Q (MUX21X1)   0.0354   0.0658   0.7912 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1053 (net)     1   2.6714   0.0000   0.7912 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__509_/D (DFFX1)   0.0354  -0.0022 &   0.7890 f
  data arrival time                                                                    0.7890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5555     0.5555
  clock reconvergence pessimism                                            -0.0253     0.5302
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__509_/CLK (DFFX1)   0.0000   0.5302 r
  library hold time                                                         0.0065     0.5367
  data required time                                                                   0.5367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5367
  data arrival time                                                                   -0.7890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5277     0.5277
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/CLK (DFFX1)   0.1021   0.0000   0.5277 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/Q (DFFX1)   0.0384   0.1998   0.7274 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[968] (net)     2   6.0747   0.0000   0.7274 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U713/IN1 (MUX21X1)   0.0384   0.0001 &   0.7275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U713/Q (MUX21X1)   0.0411   0.0702   0.7977 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n972 (net)     1   4.7108   0.0000   0.7977 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/D (DFFX1)   0.0411  -0.0065 &   0.7912 f
  data arrival time                                                                    0.7912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5560     0.5560
  clock reconvergence pessimism                                            -0.0253     0.5307
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__428_/CLK (DFFX1)   0.0000   0.5307 r
  library hold time                                                         0.0083     0.5390
  data required time                                                                   0.5390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5390
  data arrival time                                                                   -0.7912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5342     0.5342
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/CLK (DFFX1)   0.2253   0.0000   0.5342 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/Q (DFFX1)   0.0357   0.2099   0.7441 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1015] (net)     2   5.0342   0.0000   0.7441 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U657/IN1 (MUX21X1)   0.0357   0.0000 &   0.7442 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U657/Q (MUX21X1)   0.0357   0.0650   0.8091 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1019 (net)     1   2.7170   0.0000   0.8091 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/D (DFFX1)   0.0357   0.0000 &   0.8091 f
  data arrival time                                                                    0.8091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5661     0.5661
  clock reconvergence pessimism                                            -0.0292     0.5369
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/CLK (DFFX1)   0.0000   0.5369 r
  library hold time                                                         0.0200     0.5569
  data required time                                                                   0.5569
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5569
  data arrival time                                                                   -0.8091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5298     0.5298
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_/CLK (DFFX1)   0.1060   0.0000   0.5298 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_/Q (DFFX1)   0.0456   0.2057   0.7355 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[401] (net)     2   9.2464   0.0000   0.7355 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1344/IN1 (MUX21X1)   0.0456  -0.0057 &   0.7298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1344/Q (MUX21X1)   0.0386   0.0692   0.7990 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n405 (net)     1   3.6190   0.0000   0.7990 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_/D (DFFX1)   0.0386  -0.0045 &   0.7945 f
  data arrival time                                                                    0.7945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5582     0.5582
  clock reconvergence pessimism                                            -0.0253     0.5328
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__401_/CLK (DFFX1)   0.0000   0.5328 r
  library hold time                                                         0.0094     0.5422
  data required time                                                                   0.5422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5422
  data arrival time                                                                   -0.7945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__232_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5191     0.5191
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__232_/CLK (DFFX1)   0.1982   0.0000   0.5191 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__232_/Q (DFFX1)   0.0370   0.2087   0.7278 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[232] (net)     2   5.5723   0.0000   0.7278 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1529/IN1 (MUX21X1)   0.0370  -0.0009 &   0.7268 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1529/Q (MUX21X1)   0.0362   0.0656   0.7925 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n236 (net)     1   2.8761   0.0000   0.7925 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__232_/D (DFFX1)   0.0362  -0.0007 &   0.7917 f
  data arrival time                                                                    0.7917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5507     0.5507
  clock reconvergence pessimism                                            -0.0292     0.5215
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__232_/CLK (DFFX1)   0.0000   0.5215 r
  library hold time                                                         0.0179     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4296     0.4296
  bp_fe_pc_gen_1/pc_f2_reg_6_/CLK (DFFX1)                         0.1327    0.0000     0.4296 r
  bp_fe_pc_gen_1/pc_f2_reg_6_/Q (DFFX1)                           0.0361    0.2023     0.6318 f
  bp_fe_pc_gen_1/pc_f2[6] (net)                 2       5.0853              0.0000     0.6318 f
  bp_fe_pc_gen_1/U822/IN4 (AO22X1)                                0.0361   -0.0009 &   0.6309 f
  bp_fe_pc_gen_1/U822/Q (AO22X1)                                  0.0341    0.0692     0.7000 f
  bp_fe_pc_gen_1/n446 (net)                     1       2.9023              0.0000     0.7000 f
  bp_fe_pc_gen_1/pc_f2_reg_6_/D (DFFX1)                           0.0341    0.0000 &   0.7001 f
  data arrival time                                                                    0.7001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4910     0.4910
  clock reconvergence pessimism                                            -0.0571     0.4340
  bp_fe_pc_gen_1/pc_f2_reg_6_/CLK (DFFX1)                                   0.0000     0.4340 r
  library hold time                                                         0.0138     0.4477
  data required time                                                                   0.4477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4477
  data arrival time                                                                   -0.7001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5216     0.5216
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__40_/CLK (DFFX1)   0.1301   0.0000   0.5216 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__40_/Q (DFFX1)   0.0407   0.2058   0.7275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[40] (net)     2   7.0844   0.0000   0.7275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1745/IN1 (MUX21X1)   0.0407  -0.0033 &   0.7241 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1745/Q (MUX21X1)   0.0418   0.0709   0.7950 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n44 (net)     1   4.7877   0.0000   0.7950 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__40_/D (DFFX1)   0.0418  -0.0065 &   0.7885 f
  data arrival time                                                                    0.7885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5498     0.5498
  clock reconvergence pessimism                                            -0.0253     0.5245
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__40_/CLK (DFFX1)   0.0000   0.5245 r
  library hold time                                                         0.0117     0.5362
  data required time                                                                   0.5362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5362
  data arrival time                                                                   -0.7885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2523


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__434_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__434_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5296     0.5296
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__434_/CLK (DFFX1)   0.1021   0.0000   0.5296 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__434_/Q (DFFX1)   0.0396   0.2007   0.7303 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[434] (net)     2   6.5656   0.0000   0.7303 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1307/IN1 (MUX21X1)   0.0396  -0.0011 &   0.7292 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1307/Q (MUX21X1)   0.0446   0.0729   0.8022 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n438 (net)     1   5.7633   0.0000   0.8022 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__434_/D (DFFX1)   0.0446  -0.0096 &   0.7926 f
  data arrival time                                                                    0.7926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5580     0.5580
  clock reconvergence pessimism                                            -0.0253     0.5326
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__434_/CLK (DFFX1)   0.0000   0.5326 r
  library hold time                                                         0.0076     0.5402
  data required time                                                                   0.5402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5402
  data arrival time                                                                   -0.7926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/CLK (DFFX1)   0.2698   0.0000   0.5271 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/Q (DFFX1)   0.0382   0.2151   0.7421 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[34] (net)     2   6.1261   0.0000   0.7421 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U85/IN1 (MUX21X1)   0.0382  -0.0010 &   0.7411 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U85/Q (MUX21X1)   0.0391   0.0682   0.8093 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n38 (net)     1   3.8786   0.0000   0.8093 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/D (DFFX1)   0.0391  -0.0042 &   0.8051 f
  data arrival time                                                                    0.8051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5555     0.5555
  clock reconvergence pessimism                                            -0.0245     0.5310
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__34_/CLK (DFFX1)   0.0000   0.5310 r
  library hold time                                                         0.0218     0.5528
  data required time                                                                   0.5528
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5528
  data arrival time                                                                   -0.8051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/eaddr_tl_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5163     0.5163
  icache_1/eaddr_tl_r_reg_55_/CLK (DFFX1)                         0.2065    0.0000     0.5163 r
  icache_1/eaddr_tl_r_reg_55_/Q (DFFX1)                           0.0500    0.2188     0.7351 f
  icache_1/eaddr_tl_r[55] (net)                 2      11.2585              0.0000     0.7351 f
  icache_1/U322/IN2 (NAND2X1)                                     0.0500   -0.0010 &   0.7341 f
  icache_1/U322/QN (NAND2X1)                                      0.0574    0.0367     0.7708 r
  icache_1/n268 (net)                           1       6.2508              0.0000     0.7708 r
  icache_1/U323/IN2 (NAND2X2)                                     0.0574    0.0001 &   0.7709 r
  icache_1/U323/QN (NAND2X2)                                      0.0291    0.0238     0.7947 f
  icache_1/n578 (net)                           1       5.2382              0.0000     0.7947 f
  icache_1/eaddr_tl_r_reg_55_/D (DFFX1)                           0.0291   -0.0024 &   0.7923 f
  data arrival time                                                                    0.7923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5446     0.5446
  clock reconvergence pessimism                                            -0.0248     0.5198
  icache_1/eaddr_tl_r_reg_55_/CLK (DFFX1)                                   0.0000     0.5198 r
  library hold time                                                         0.0201     0.5399
  data required time                                                                   0.5399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5399
  data arrival time                                                                   -0.7923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5175     0.5175
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/CLK (DFFX1)   0.1981   0.0000   0.5175 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/Q (DFFX1)   0.0366   0.2083   0.7258 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[234] (net)     2   5.3698   0.0000   0.7258 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1527/IN1 (MUX21X1)   0.0366   0.0000 &   0.7258 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1527/Q (MUX21X1)   0.0359   0.0652   0.7911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n238 (net)     1   2.7625   0.0000   0.7911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/D (DFFX1)   0.0359  -0.0008 &   0.7902 f
  data arrival time                                                                    0.7902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5490     0.5490
  clock reconvergence pessimism                                            -0.0292     0.5198
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__234_/CLK (DFFX1)   0.0000   0.5198 r
  library hold time                                                         0.0180     0.5378
  data required time                                                                   0.5378
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5378
  data arrival time                                                                   -0.7902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5223     0.5223
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/CLK (DFFX1)   0.2052   0.0000   0.5223 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/Q (DFFX1)   0.0369   0.2092   0.7315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[945] (net)     2   5.5435   0.0000   0.7315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U735/IN1 (MUX21X1)   0.0369   0.0000 &   0.7315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U735/Q (MUX21X1)   0.0364   0.0658   0.7973 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n949 (net)     1   2.9588   0.0000   0.7973 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/D (DFFX1)   0.0364  -0.0018 &   0.7955 f
  data arrival time                                                                    0.7955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5539     0.5539
  clock reconvergence pessimism                                            -0.0292     0.5247
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/CLK (DFFX1)   0.0000   0.5247 r
  library hold time                                                         0.0184     0.5431
  data required time                                                                   0.5431
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5431
  data arrival time                                                                   -0.7955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5107     0.5107
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_/CLK (DFFX1)   0.1834   0.0000   0.5107 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_/Q (DFFX1)   0.0346   0.2054   0.7162 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[109] (net)     2   4.5130   0.0000   0.7162 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1665/IN1 (MUX21X1)   0.0346   0.0000 &   0.7162 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1665/Q (MUX21X1)   0.0371   0.0658   0.7820 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n113 (net)     1   3.1917   0.0000   0.7820 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_/D (DFFX1)   0.0371   0.0000 &   0.7821 f
  data arrival time                                                                    0.7821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5421     0.5421
  clock reconvergence pessimism                                            -0.0292     0.5130
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__109_/CLK (DFFX1)   0.0000   0.5130 r
  library hold time                                                         0.0167     0.5296
  data required time                                                                   0.5296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5296
  data arrival time                                                                   -0.7821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5285     0.5285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_/CLK (DFFX1)   0.1057   0.0000   0.5285 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_/Q (DFFX1)   0.0383   0.2002   0.7287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[951] (net)     2   6.0100   0.0000   0.7287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U731/IN1 (MUX21X1)   0.0383   0.0001 &   0.7287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U731/Q (MUX21X1)   0.0394   0.0689   0.7976 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n955 (net)     1   4.1617   0.0000   0.7976 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_/D (DFFX1)   0.0394  -0.0046 &   0.7930 f
  data arrival time                                                                    0.7930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5568     0.5568
  clock reconvergence pessimism                                            -0.0253     0.5315
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__411_/CLK (DFFX1)   0.0000   0.5315 r
  library hold time                                                         0.0091     0.5406
  data required time                                                                   0.5406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5406
  data arrival time                                                                   -0.7930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5349     0.5349
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_/CLK (DFFX1)   0.1559   0.0000   0.5349 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_/Q (DFFX1)   0.0381   0.2059   0.7407 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[103] (net)     2   5.9706   0.0000   0.7407 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1676/IN1 (MUX21X1)   0.0381   0.0001 &   0.7408 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1676/Q (MUX21X1)   0.0377   0.0670   0.8078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n107 (net)     1   3.3865   0.0000   0.8078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_/D (DFFX1)   0.0377  -0.0029 &   0.8050 f
  data arrival time                                                                    0.8050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5633     0.5633
  clock reconvergence pessimism                                            -0.0253     0.5380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__103_/CLK (DFFX1)   0.0000   0.5380 r
  library hold time                                                         0.0146     0.5525
  data required time                                                                   0.5525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5525
  data arrival time                                                                   -0.8050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2524


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5234     0.5234
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_/CLK (DFFX1)   0.1302   0.0000   0.5234 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_/Q (DFFX1)   0.0422   0.2070   0.7304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[117] (net)     2   7.7223   0.0000   0.7304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1660/IN1 (MUX21X1)   0.0422  -0.0049 &   0.7255 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1660/Q (MUX21X1)   0.0410   0.0705   0.7960 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n121 (net)     1   4.4957   0.0000   0.7960 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_/D (DFFX1)   0.0410  -0.0053 &   0.7907 f
  data arrival time                                                                    0.7907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5516     0.5516
  clock reconvergence pessimism                                            -0.0253     0.5263
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__117_/CLK (DFFX1)   0.0000   0.5263 r
  library hold time                                                         0.0119     0.5382
  data required time                                                                   0.5382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5382
  data arrival time                                                                   -0.7907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2525


  Startpoint: icache_1/eaddr_tl_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  icache_1/eaddr_tl_r_reg_9_/CLK (DFFX1)                          0.1503    0.0000     0.4365 r
  icache_1/eaddr_tl_r_reg_9_/Q (DFFX1)                            0.0997    0.2444     0.6808 f
  icache_1/eaddr_tl_r[9] (net)                  2      33.0673              0.0000     0.6808 f
  icache_1/U1093/IN1 (AO22X1)                                     0.0997   -0.0220 &   0.6588 f
  icache_1/U1093/Q (AO22X1)                                       0.0626    0.1054     0.7643 f
  icache_1/n299 (net)                           1      11.9989              0.0000     0.7643 f
  icache_1/eaddr_tv_r_reg_9_/D (DFFX2)                            0.0626   -0.0176 &   0.7467 f
  data arrival time                                                                    0.7467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5501     0.5501
  clock reconvergence pessimism                                            -0.0571     0.4931
  icache_1/eaddr_tv_r_reg_9_/CLK (DFFX2)                                    0.0000     0.4931 r
  library hold time                                                         0.0011     0.4942
  data required time                                                                   0.4942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4942
  data arrival time                                                                   -0.7467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2525


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5314     0.5314
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_/CLK (DFFX1)   0.1061   0.0000   0.5314 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_/Q (DFFX1)   0.0451   0.2054   0.7368 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[929] (net)     2   9.0205   0.0000   0.7368 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U756/IN1 (MUX21X1)   0.0451  -0.0042 &   0.7326 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U756/Q (MUX21X1)   0.0394   0.0703   0.8030 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n933 (net)     1   4.1686   0.0000   0.8030 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_/D (DFFX1)   0.0394  -0.0068 &   0.7962 f
  data arrival time                                                                    0.7962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5598     0.5598
  clock reconvergence pessimism                                            -0.0253     0.5345
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__389_/CLK (DFFX1)   0.0000   0.5345 r
  library hold time                                                         0.0092     0.5436
  data required time                                                                   0.5436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5436
  data arrival time                                                                   -0.7962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2525


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__384_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__384_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5320     0.5320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__384_/CLK (DFFX1)   0.1061   0.0000   0.5320 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__384_/Q (DFFX1)   0.0386   0.2006   0.7325 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[924] (net)     2   6.1683   0.0000   0.7325 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U761/IN1 (MUX21X1)   0.0386  -0.0012 &   0.7313 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U761/Q (MUX21X1)   0.0386   0.0683   0.7996 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n928 (net)     1   3.8621   0.0000   0.7996 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__384_/D (DFFX1)   0.0386  -0.0026 &   0.7970 f
  data arrival time                                                                    0.7970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5604     0.5604
  clock reconvergence pessimism                                            -0.0253     0.5350
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__384_/CLK (DFFX1)   0.0000   0.5350 r
  library hold time                                                         0.0094     0.5444
  data required time                                                                   0.5444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5444
  data arrival time                                                                   -0.7970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2526


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__156_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__156_/CLK (DFFX1)   0.2060   0.0000   0.5236 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__156_/Q (DFFX1)   0.0372   0.2095   0.7331 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[156] (net)     2   5.6711   0.0000   0.7331 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1613/IN1 (MUX21X1)   0.0372  -0.0006 &   0.7325 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1613/Q (MUX21X1)   0.0362   0.0657   0.7982 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n160 (net)     1   2.8852   0.0000   0.7982 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__156_/D (DFFX1)   0.0362  -0.0011 &   0.7971 f
  data arrival time                                                                    0.7971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0292     0.5260
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__156_/CLK (DFFX1)   0.0000   0.5260 r
  library hold time                                                         0.0185     0.5445
  data required time                                                                   0.5445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5445
  data arrival time                                                                   -0.7971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2526


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5290     0.5290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/CLK (DFFX1)   0.2250   0.0000   0.5290 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/Q (DFFX1)   0.0360   0.2101   0.7391 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[483] (net)     2   5.1543   0.0000   0.7391 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1250/IN1 (MUX21X1)   0.0360   0.0001 &   0.7392 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1250/Q (MUX21X1)   0.0356   0.0649   0.8041 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n487 (net)     1   2.6844   0.0000   0.8041 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/D (DFFX1)   0.0356   0.0000 &   0.8041 f
  data arrival time                                                                    0.8041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5608     0.5608
  clock reconvergence pessimism                                            -0.0292     0.5316
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/CLK (DFFX1)   0.0000   0.5316 r
  library hold time                                                         0.0200     0.5516
  data required time                                                                   0.5516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5516
  data arrival time                                                                   -0.8041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2526


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5164     0.5164
  bp_fe_pc_gen_1/pc_f1_reg_52_/CLK (DFFX1)                        0.2065    0.0000     0.5164 r
  bp_fe_pc_gen_1/pc_f1_reg_52_/Q (DFFX1)                          0.0494    0.2184     0.7348 f
  bp_fe_pc_gen_1/pc_f1[52] (net)                3      11.0083              0.0000     0.7348 f
  bp_fe_pc_gen_1/U458/IN2 (NAND2X1)                               0.0494   -0.0008 &   0.7340 f
  bp_fe_pc_gen_1/U458/QN (NAND2X1)                                0.0561    0.0360     0.7700 r
  bp_fe_pc_gen_1/n393 (net)                     1       5.9649              0.0000     0.7700 r
  bp_fe_pc_gen_1/U459/IN2 (NAND2X2)                               0.0561    0.0000 &   0.7700 r
  bp_fe_pc_gen_1/U459/QN (NAND2X2)                                0.0274    0.0235     0.7935 f
  bp_fe_pc_gen_1/n488 (net)                     1       5.0273              0.0000     0.7935 f
  bp_fe_pc_gen_1/pc_f1_reg_52_/D (DFFX1)                          0.0274   -0.0005 &   0.7930 f
  data arrival time                                                                    0.7930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5446     0.5446
  clock reconvergence pessimism                                            -0.0248     0.5198
  bp_fe_pc_gen_1/pc_f1_reg_52_/CLK (DFFX1)                                  0.0000     0.5198 r
  library hold time                                                         0.0205     0.5403
  data required time                                                                   0.5403
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5403
  data arrival time                                                                   -0.7930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2526


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5230     0.5230
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_/CLK (DFFX1)   0.1970   0.0000   0.5230 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_/Q (DFFX1)   0.0369   0.2085   0.7315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[6] (net)     2   5.5306   0.0000   0.7315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1780/IN1 (MUX21X1)   0.0369   0.0000 &   0.7315 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1780/Q (MUX21X1)   0.0350   0.0646   0.7962 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n10 (net)     1   2.4734   0.0000   0.7962 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_/D (DFFX1)   0.0350   0.0000 &   0.7962 f
  data arrival time                                                                    0.7962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5547     0.5547
  clock reconvergence pessimism                                            -0.0292     0.5255
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__6_/CLK (DFFX1)   0.0000   0.5255 r
  library hold time                                                         0.0181     0.5436
  data required time                                                                   0.5436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5436
  data arrival time                                                                   -0.7962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2526


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__499_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__499_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5257     0.5257
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__499_/CLK (DFFX1)   0.0814   0.0000   0.5257 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__499_/Q (DFFX1)   0.0406   0.1983   0.7241 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1039] (net)     2   7.0039   0.0000   0.7241 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U634/IN1 (MUX21X1)   0.0406   0.0001 &   0.7241 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U634/Q (MUX21X1)   0.0384   0.0682   0.7923 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1043 (net)     1   3.6457   0.0000   0.7923 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__499_/D (DFFX1)   0.0384  -0.0049 &   0.7874 f
  data arrival time                                                                    0.7874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5540     0.5540
  clock reconvergence pessimism                                            -0.0253     0.5287
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__499_/CLK (DFFX1)   0.0000   0.5287 r
  library hold time                                                         0.0060     0.5347
  data required time                                                                   0.5347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5347
  data arrival time                                                                   -0.7874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2526


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5282     0.5282
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_/CLK (DFFX1)   0.1057   0.0000   0.5282 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_/Q (DFFX1)   0.0383   0.2002   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[406] (net)     2   6.0025   0.0000   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1339/IN1 (MUX21X1)   0.0383  -0.0013 &   0.7271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1339/Q (MUX21X1)   0.0426   0.0710   0.7981 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n410 (net)     1   5.0634   0.0000   0.7981 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_/D (DFFX1)   0.0426  -0.0058 &   0.7923 f
  data arrival time                                                                    0.7923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5565     0.5565
  clock reconvergence pessimism                                            -0.0253     0.5312
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__406_/CLK (DFFX1)   0.0000   0.5312 r
  library hold time                                                         0.0085     0.5396
  data required time                                                                   0.5396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5396
  data arrival time                                                                   -0.7923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2526


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5215     0.5215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__51_/CLK (DFFX1)   0.1301   0.0000   0.5215 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__51_/Q (DFFX1)   0.0372   0.2030   0.7245 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[51] (net)     2   5.5593   0.0000   0.7245 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1733/IN1 (MUX21X1)   0.0372   0.0001 &   0.7245 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1733/Q (MUX21X1)   0.0378   0.0669   0.7914 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n55 (net)     1   3.4093   0.0000   0.7914 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__51_/D (DFFX1)   0.0378  -0.0017 &   0.7897 f
  data arrival time                                                                    0.7897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5497     0.5497
  clock reconvergence pessimism                                            -0.0253     0.5244
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__51_/CLK (DFFX1)   0.0000   0.5244 r
  library hold time                                                         0.0127     0.5371
  data required time                                                                   0.5371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5371
  data arrival time                                                                   -0.7897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5258     0.5258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/CLK (DFFX1)   0.0814   0.0000   0.5258 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/Q (DFFX1)   0.0398   0.1976   0.7234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[503] (net)     2   6.6426   0.0000   0.7234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1232/IN1 (MUX21X1)   0.0398  -0.0022 &   0.7212 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1232/Q (MUX21X1)   0.0366   0.0664   0.7877 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n507 (net)     1   2.9802   0.0000   0.7877 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/D (DFFX1)   0.0366   0.0000 &   0.7877 f
  data arrival time                                                                    0.7877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5540     0.5540
  clock reconvergence pessimism                                            -0.0253     0.5287
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__503_/CLK (DFFX1)   0.0000   0.5287 r
  library hold time                                                         0.0064     0.5350
  data required time                                                                   0.5350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5350
  data arrival time                                                                   -0.7877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__469_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__469_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5270     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__469_/CLK (DFFX1)   0.0814   0.0000   0.5270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__469_/Q (DFFX1)   0.0370   0.1954   0.7225 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1009] (net)     2   5.4529   0.0000   0.7225 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U666/IN1 (MUX21X1)   0.0370   0.0001 &   0.7225 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U666/Q (MUX21X1)   0.0380   0.0670   0.7895 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1013 (net)     1   3.4822   0.0000   0.7895 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__469_/D (DFFX1)   0.0380  -0.0007 &   0.7888 f
  data arrival time                                                                    0.7888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5553     0.5553
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__469_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0061     0.5361
  data required time                                                                   0.5361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5361
  data arrival time                                                                   -0.7888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/eaddr_tl_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5153     0.5153
  icache_1/eaddr_tl_r_reg_25_/CLK (DFFX1)                         0.2066    0.0000     0.5153 r
  icache_1/eaddr_tl_r_reg_25_/Q (DFFX1)                           0.0517    0.2199     0.7352 f
  icache_1/eaddr_tl_r[25] (net)                 2      12.0332              0.0000     0.7352 f
  icache_1/U266/IN2 (NAND2X1)                                     0.0517    0.0001 &   0.7353 f
  icache_1/U266/QN (NAND2X1)                                      0.0545    0.0351     0.7704 r
  icache_1/n213 (net)                           1       5.3448              0.0000     0.7704 r
  icache_1/U267/IN2 (NAND2X2)                                     0.0545    0.0000 &   0.7704 r
  icache_1/U267/QN (NAND2X2)                                      0.0257    0.0218     0.7922 f
  icache_1/n398 (net)                           1       3.7432              0.0000     0.7922 f
  icache_1/eaddr_tl_r_reg_25_/D (DFFX1)                           0.0257    0.0001 &   0.7923 f
  data arrival time                                                                    0.7923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5435     0.5435
  clock reconvergence pessimism                                            -0.0248     0.5187
  icache_1/eaddr_tl_r_reg_25_/CLK (DFFX1)                                   0.0000     0.5187 r
  library hold time                                                         0.0209     0.5396
  data required time                                                                   0.5396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5396
  data arrival time                                                                   -0.7923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/addr_tv_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/metadata_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  icache_1/addr_tv_r_reg_10_/CLK (DFFX1)                          0.1302    0.0000     0.4279 r
  icache_1/addr_tv_r_reg_10_/Q (DFFX1)                            0.0852    0.2102     0.6381 r
  icache_1/addr_tv_r[10] (net)                  3      22.2334              0.0000     0.6381 r
  icache_1/U1220/IN2 (MUX21X1)                                    0.0852   -0.0067 &   0.6314 r
  icache_1/U1220/Q (MUX21X1)                                      0.0854    0.1138     0.7452 r
  icache_1/metadata_mem_addr_li[4] (net)        1      20.3312              0.0000     0.7452 r
  icache_1/metadata_mem/addr_i[4] (bsg_mem_1rw_sync_mask_write_bit_7_64_1_0)   0.0000   0.7452 r
  icache_1/metadata_mem/addr_i[4] (net)                20.3312              0.0000     0.7452 r
  icache_1/metadata_mem/icc_place20/INP (NBUFFX2)                 0.0854   -0.0245 &   0.7207 r
  icache_1/metadata_mem/icc_place20/Z (NBUFFX2)                   0.0419    0.0708     0.7915 r
  icache_1/metadata_mem/n19 (net)               1      14.0313              0.0000     0.7915 r
  icache_1/metadata_mem/macro_mem/A1[4] (saed90_8x64_1P_bit)      0.0419   -0.0084 &   0.7830 r    d 
  data arrival time                                                                    0.7830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5113     0.5113
  clock reconvergence pessimism                                            -0.0310     0.4804
  icache_1/metadata_mem/macro_mem/CE1 (saed90_8x64_1P_bit)                  0.0000     0.4804 r
  library hold time                                                         0.0500     0.5304
  data required time                                                                   0.5304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5304
  data arrival time                                                                   -0.7830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/eaddr_tl_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5159     0.5159
  icache_1/eaddr_tl_r_reg_53_/CLK (DFFX1)                         0.2065    0.0000     0.5159 r
  icache_1/eaddr_tl_r_reg_53_/Q (DFFX1)                           0.0629    0.2273     0.7431 f
  icache_1/eaddr_tl_r[53] (net)                 2      16.9960              0.0000     0.7431 f
  icache_1/U337/IN2 (NAND2X2)                                     0.0629   -0.0045 &   0.7386 f
  icache_1/U337/QN (NAND2X2)                                      0.0430    0.0289     0.7675 r
  icache_1/n283 (net)                           1       5.5666              0.0000     0.7675 r
  icache_1/U332/IN2 (NAND2X2)                                     0.0430    0.0000 &   0.7675 r
  icache_1/U332/QN (NAND2X2)                                      0.0304    0.0241     0.7917 f
  icache_1/n566 (net)                           1       6.4226              0.0000     0.7917 f
  icache_1/eaddr_tl_r_reg_53_/D (DFFX1)                           0.0304    0.0002 &   0.7918 f
  data arrival time                                                                    0.7918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5441     0.5441
  clock reconvergence pessimism                                            -0.0248     0.5193
  icache_1/eaddr_tl_r_reg_53_/CLK (DFFX1)                                   0.0000     0.5193 r
  library hold time                                                         0.0198     0.5391
  data required time                                                                   0.5391
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5391
  data arrival time                                                                   -0.7918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5273     0.5273
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.0814   0.0000   0.5273 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/Q (DFFX1)   0.0367   0.1952   0.7225 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1059] (net)     2   5.3191   0.0000   0.7225 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U611/IN1 (MUX21X1)   0.0367  -0.0017 &   0.7208 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U611/Q (MUX21X1)   0.0389   0.0681   0.7889 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1063 (net)     1   3.9585   0.0000   0.7889 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/D (DFFX1)   0.0389   0.0001 &   0.7890 f
  data arrival time                                                                    0.7890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5556     0.5556
  clock reconvergence pessimism                                            -0.0253     0.5303
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.0000   0.5303 r
  library hold time                                                         0.0059     0.5362
  data required time                                                                   0.5362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5362
  data arrival time                                                                   -0.7890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5344     0.5344
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/CLK (DFFX1)   0.2252   0.0000   0.5344 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/Q (DFFX1)   0.0361   0.2103   0.7447 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[476] (net)     2   5.2262   0.0000   0.7447 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1258/IN1 (MUX21X1)   0.0361   0.0000 &   0.7447 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1258/Q (MUX21X1)   0.0357   0.0651   0.8098 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n480 (net)     1   2.7227   0.0000   0.8098 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/D (DFFX1)   0.0357   0.0000 &   0.8098 f
  data arrival time                                                                    0.8098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5663     0.5663
  clock reconvergence pessimism                                            -0.0292     0.5371
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__476_/CLK (DFFX1)   0.0000   0.5371 r
  library hold time                                                         0.0200     0.5571
  data required time                                                                   0.5571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5571
  data arrival time                                                                   -0.8098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5335     0.5335
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__87_/CLK (DFFX1)   0.1558   0.0000   0.5335 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__87_/Q (DFFX1)   0.0372   0.2052   0.7386 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[627] (net)     2   5.6034   0.0000   0.7386 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1091/IN1 (MUX21X1)   0.0372  -0.0009 &   0.7378 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1091/Q (MUX21X1)   0.0377   0.0668   0.8046 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n631 (net)     1   3.3853   0.0000   0.8046 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__87_/D (DFFX1)   0.0377  -0.0008 &   0.8038 f
  data arrival time                                                                    0.8038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5619     0.5619
  clock reconvergence pessimism                                            -0.0253     0.5365
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__87_/CLK (DFFX1)   0.0000   0.5365 r
  library hold time                                                         0.0146     0.5511
  data required time                                                                   0.5511
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5511
  data arrival time                                                                   -0.8038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2527


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5257     0.5257
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/CLK (DFFX1)   0.0814   0.0000   0.5257 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/Q (DFFX1)   0.0384   0.1965   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[483] (net)     2   6.0502   0.0000   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1253/IN1 (MUX21X1)   0.0384  -0.0015 &   0.7208 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1253/Q (MUX21X1)   0.0406   0.0694   0.7902 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n487 (net)     1   4.3824   0.0000   0.7902 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/D (DFFX1)   0.0406  -0.0031 &   0.7870 f
  data arrival time                                                                    0.7870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5540     0.5540
  clock reconvergence pessimism                                            -0.0253     0.5286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__483_/CLK (DFFX1)   0.0000   0.5286 r
  library hold time                                                         0.0057     0.5343
  data required time                                                                   0.5343
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5343
  data arrival time                                                                   -0.7870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5264     0.5264
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/CLK (DFFX1)   0.0814   0.0000   0.5264 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/Q (DFFX1)   0.0378   0.1961   0.7224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1016] (net)     2   5.8028   0.0000   0.7224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U659/IN1 (MUX21X1)   0.0378   0.0001 &   0.7225 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U659/Q (MUX21X1)   0.0396   0.0685   0.7910 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1020 (net)     1   4.0364   0.0000   0.7910 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/D (DFFX1)   0.0396  -0.0031 &   0.7879 f
  data arrival time                                                                    0.7879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5547     0.5547
  clock reconvergence pessimism                                            -0.0253     0.5293
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__476_/CLK (DFFX1)   0.0000   0.5293 r
  library hold time                                                         0.0058     0.5352
  data required time                                                                   0.5352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5352
  data arrival time                                                                   -0.7879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5306     0.5306
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/CLK (DFFX1)   0.2698   0.0000   0.5306 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/Q (DFFX1)   0.0374   0.2144   0.7450 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[2] (net)     2   5.8025   0.0000   0.7450 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U119/IN1 (MUX21X1)   0.0374   0.0000 &   0.7451 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U119/Q (MUX21X1)   0.0369   0.0662   0.8113 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n6 (net)     1   3.0962   0.0000   0.8113 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/D (DFFX1)   0.0369  -0.0017 &   0.8096 f
  data arrival time                                                                    0.8096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5591     0.5591
  clock reconvergence pessimism                                            -0.0245     0.5346
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__2_/CLK (DFFX1)   0.0000   0.5346 r
  library hold time                                                         0.0223     0.5568
  data required time                                                                   0.5568
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5568
  data arrival time                                                                   -0.8096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5257     0.5257
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/CLK (DFFX1)   0.0814   0.0000   0.5257 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/Q (DFFX1)   0.0372   0.1955   0.7213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1022] (net)     2   5.5233   0.0000   0.7213 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U652/IN1 (MUX21X1)   0.0372  -0.0010 &   0.7203 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U652/Q (MUX21X1)   0.0381   0.0672   0.7875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1026 (net)     1   3.5511   0.0000   0.7875 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/D (DFFX1)   0.0381   0.0000 &   0.7875 f
  data arrival time                                                                    0.7875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5540     0.5540
  clock reconvergence pessimism                                            -0.0253     0.5287
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__482_/CLK (DFFX1)   0.0000   0.5287 r
  library hold time                                                         0.0061     0.5348
  data required time                                                                   0.5348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5348
  data arrival time                                                                   -0.7875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5215     0.5215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/CLK (DFFX1)   0.1301   0.0000   0.5215 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/Q (DFFX1)   0.0388   0.2043   0.7258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[541] (net)     2   6.2627   0.0000   0.7258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1186/IN1 (MUX21X1)   0.0388  -0.0005 &   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1186/Q (MUX21X1)   0.0352   0.0651   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n545 (net)     1   2.5044   0.0000   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/D (DFFX1)   0.0352   0.0000 &   0.7905 f
  data arrival time                                                                    0.7905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5497     0.5497
  clock reconvergence pessimism                                            -0.0253     0.5244
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__1_/CLK (DFFX1)   0.0000   0.5244 r
  library hold time                                                         0.0133     0.5377
  data required time                                                                   0.5377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5377
  data arrival time                                                                   -0.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__461_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__461_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__461_/CLK (DFFX1)   0.2252   0.0000   0.5325 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__461_/Q (DFFX1)   0.0366   0.2107   0.7432 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1000] (net)     2   5.4363   0.0000   0.7432 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U674/IN1 (MUX21X1)   0.0366   0.0000 &   0.7432 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U674/Q (MUX21X1)   0.0353   0.0648   0.8080 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1004 (net)     1   2.5599   0.0000   0.8080 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__461_/D (DFFX1)   0.0353   0.0000 &   0.8080 f
  data arrival time                                                                    0.8080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5643     0.5643
  clock reconvergence pessimism                                            -0.0292     0.5352
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__461_/CLK (DFFX1)   0.0000   0.5352 r
  library hold time                                                         0.0201     0.5552
  data required time                                                                   0.5552
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5552
  data arrival time                                                                   -0.8080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_/CLK (DFFX1)   0.0814   0.0000   0.5271 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_/Q (DFFX1)   0.0391   0.1971   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1005] (net)     2   6.3637   0.0000   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U672/IN1 (MUX21X1)   0.0391   0.0001 &   0.7243 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U672/Q (MUX21X1)   0.0373   0.0670   0.7912 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1009 (net)     1   3.2627   0.0000   0.7912 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_/D (DFFX1)   0.0373  -0.0022 &   0.7891 f
  data arrival time                                                                    0.7891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5554     0.5554
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__465_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0062     0.5362
  data required time                                                                   0.5362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5362
  data arrival time                                                                   -0.7891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5327     0.5327
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/CLK (DFFX1)   0.1557   0.0000   0.5327 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/Q (DFFX1)   0.0367   0.2048   0.7374 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[140] (net)     2   5.3819   0.0000   0.7374 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1635/IN1 (MUX21X1)   0.0367   0.0000 &   0.7375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1635/Q (MUX21X1)   0.0386   0.0675   0.8050 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n144 (net)     1   3.7079   0.0000   0.8050 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/D (DFFX1)   0.0386  -0.0021 &   0.8029 f
  data arrival time                                                                    0.8029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5611     0.5611
  clock reconvergence pessimism                                            -0.0253     0.5358
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__140_/CLK (DFFX1)   0.0000   0.5358 r
  library hold time                                                         0.0143     0.5501
  data required time                                                                   0.5501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5501
  data arrival time                                                                   -0.8029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5269     0.5269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/CLK (DFFX1)   0.0814   0.0000   0.5269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/Q (DFFX1)   0.0384   0.1965   0.7234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[500] (net)     2   6.0600   0.0000   0.7234 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1235/IN1 (MUX21X1)   0.0384  -0.0011 &   0.7223 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1235/Q (MUX21X1)   0.0412   0.0704   0.7928 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n504 (net)     1   4.8063   0.0000   0.7928 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/D (DFFX1)   0.0412  -0.0045 &   0.7883 f
  data arrival time                                                                    0.7883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0253     0.5298
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__500_/CLK (DFFX1)   0.0000   0.5298 r
  library hold time                                                         0.0056     0.5354
  data required time                                                                   0.5354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5354
  data arrival time                                                                   -0.7883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2528


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5351     0.5351
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__133_/CLK (DFFX1)   0.1559   0.0000   0.5351 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__133_/Q (DFFX1)   0.0387   0.2064   0.7415 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[673] (net)     2   6.2463   0.0000   0.7415 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1040/IN1 (MUX21X1)   0.0387  -0.0012 &   0.7403 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1040/Q (MUX21X1)   0.0366   0.0663   0.8065 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n677 (net)     1   3.0047   0.0000   0.8065 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__133_/D (DFFX1)   0.0366  -0.0007 &   0.8058 f
  data arrival time                                                                    0.8058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5635     0.5635
  clock reconvergence pessimism                                            -0.0253     0.5382
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__133_/CLK (DFFX1)   0.0000   0.5382 r
  library hold time                                                         0.0148     0.5530
  data required time                                                                   0.5530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5530
  data arrival time                                                                   -0.8058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5273     0.5273
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/CLK (DFFX1)   0.2698   0.0000   0.5273 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/Q (DFFX1)   0.0369   0.2140   0.7413 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[24] (net)     2   5.5715   0.0000   0.7413 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U95/IN1 (MUX21X1)   0.0369   0.0001 &   0.7414 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U95/Q (MUX21X1)   0.0395   0.0682   0.8096 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n28 (net)     1   4.0012   0.0000   0.8096 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/D (DFFX1)   0.0395  -0.0038 &   0.8058 f
  data arrival time                                                                    0.8058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5558     0.5558
  clock reconvergence pessimism                                            -0.0245     0.5312
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__24_/CLK (DFFX1)   0.0000   0.5312 r
  library hold time                                                         0.0217     0.5529
  data required time                                                                   0.5529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5529
  data arrival time                                                                   -0.8058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__503_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__503_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5258     0.5258
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__503_/CLK (DFFX1)   0.0814   0.0000   0.5258 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__503_/Q (DFFX1)   0.0405   0.1982   0.7240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1043] (net)     2   6.9461   0.0000   0.7240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U630/IN1 (MUX21X1)   0.0405  -0.0020 &   0.7219 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U630/Q (MUX21X1)   0.0368   0.0668   0.7887 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1047 (net)     1   3.0545   0.0000   0.7887 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__503_/D (DFFX1)   0.0368  -0.0008 &   0.7879 f
  data arrival time                                                                    0.7879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5540     0.5540
  clock reconvergence pessimism                                            -0.0253     0.5287
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__503_/CLK (DFFX1)   0.0000   0.5287 r
  library hold time                                                         0.0063     0.5350
  data required time                                                                   0.5350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5350
  data arrival time                                                                   -0.7879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5287     0.5287
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_/CLK (DFFX1)   0.1057   0.0000   0.5287 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_/Q (DFFX1)   0.0459   0.2058   0.7345 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[410] (net)     2   9.3532   0.0000   0.7345 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1334/IN1 (MUX21X1)   0.0459  -0.0055 &   0.7291 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1334/Q (MUX21X1)   0.0406   0.0708   0.7999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n414 (net)     1   4.3051   0.0000   0.7999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_/D (DFFX1)   0.0406  -0.0064 &   0.7935 f
  data arrival time                                                                    0.7935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5570     0.5570
  clock reconvergence pessimism                                            -0.0253     0.5317
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__410_/CLK (DFFX1)   0.0000   0.5317 r
  library hold time                                                         0.0089     0.5406
  data required time                                                                   0.5406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5406
  data arrival time                                                                   -0.7935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5329     0.5329
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/CLK (DFFX1)   0.1061   0.0000   0.5329 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/Q (DFFX1)   0.0394   0.2012   0.7341 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1074] (net)     2   6.4844   0.0000   0.7341 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U595/IN1 (MUX21X1)   0.0394   0.0000 &   0.7342 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U595/Q (MUX21X1)   0.0356   0.0657   0.7999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1078 (net)     1   2.7218   0.0000   0.7999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/D (DFFX1)   0.0356  -0.0010 &   0.7989 f
  data arrival time                                                                    0.7989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5614     0.5614
  clock reconvergence pessimism                                            -0.0253     0.5360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__534_/CLK (DFFX1)   0.0000   0.5360 r
  library hold time                                                         0.0100     0.5460
  data required time                                                                   0.5460
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5460
  data arrival time                                                                   -0.7989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__398_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__398_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5306     0.5306
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__398_/CLK (DFFX1)   0.1063   0.0000   0.5306 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__398_/Q (DFFX1)   0.0379   0.2000   0.7306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[938] (net)     2   5.8452   0.0000   0.7306 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U745/IN1 (MUX21X1)   0.0379   0.0001 &   0.7307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U745/Q (MUX21X1)   0.0404   0.0697   0.8004 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n942 (net)     1   4.5265   0.0000   0.8004 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__398_/D (DFFX1)   0.0404  -0.0048 &   0.7956 f
  data arrival time                                                                    0.7956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5590     0.5590
  clock reconvergence pessimism                                            -0.0253     0.5337
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__398_/CLK (DFFX1)   0.0000   0.5337 r
  library hold time                                                         0.0090     0.5427
  data required time                                                                   0.5427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5427
  data arrival time                                                                   -0.7956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__522_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__522_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5332     0.5332
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__522_/CLK (DFFX1)   0.1061   0.0000   0.5332 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__522_/Q (DFFX1)   0.0365   0.1988   0.7321 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1062] (net)     2   5.2606   0.0000   0.7321 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U608/IN1 (MUX21X1)   0.0365   0.0001 &   0.7322 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U608/Q (MUX21X1)   0.0384   0.0675   0.7997 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1066 (net)     1   3.7482   0.0000   0.7997 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__522_/D (DFFX1)   0.0384  -0.0010 &   0.7987 f
  data arrival time                                                                    0.7987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5617     0.5617
  clock reconvergence pessimism                                            -0.0253     0.5363
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__522_/CLK (DFFX1)   0.0000   0.5363 r
  library hold time                                                         0.0094     0.5457
  data required time                                                                   0.5457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5457
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5353     0.5353
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_/CLK (DFFX1)   0.1560   0.0000   0.5353 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_/Q (DFFX1)   0.0364   0.2046   0.7398 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[557] (net)     2   5.2631   0.0000   0.7398 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1169/IN1 (MUX21X1)   0.0364   0.0001 &   0.7399 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1169/Q (MUX21X1)   0.0386   0.0674   0.8073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n561 (net)     1   3.6941   0.0000   0.8073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_/D (DFFX1)   0.0386  -0.0016 &   0.8056 f
  data arrival time                                                                    0.8056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5637     0.5637
  clock reconvergence pessimism                                            -0.0253     0.5384
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__17_/CLK (DFFX1)   0.0000   0.5384 r
  library hold time                                                         0.0144     0.5527
  data required time                                                                   0.5527
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5527
  data arrival time                                                                   -0.8056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__135_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5352     0.5352
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__135_/CLK (DFFX1)   0.1559   0.0000   0.5352 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__135_/Q (DFFX1)   0.0368   0.2049   0.7401 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[135] (net)     2   5.4317   0.0000   0.7401 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1640/IN1 (MUX21X1)   0.0368   0.0001 &   0.7401 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1640/Q (MUX21X1)   0.0366   0.0659   0.8061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n139 (net)     1   3.0266   0.0000   0.8061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__135_/D (DFFX1)   0.0366   0.0000 &   0.8061 f
  data arrival time                                                                    0.8061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5637     0.5637
  clock reconvergence pessimism                                            -0.0253     0.5383
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__135_/CLK (DFFX1)   0.0000   0.5383 r
  library hold time                                                         0.0148     0.5532
  data required time                                                                   0.5532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5532
  data arrival time                                                                   -0.8061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5349     0.5349
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_/CLK (DFFX1)   0.1559   0.0000   0.5349 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_/Q (DFFX1)   0.0373   0.2053   0.7402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[643] (net)     2   5.6482   0.0000   0.7402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1074/IN1 (MUX21X1)   0.0373   0.0000 &   0.7402 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1074/Q (MUX21X1)   0.0362   0.0656   0.8059 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n647 (net)     1   2.8630   0.0000   0.8059 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_/D (DFFX1)   0.0362   0.0000 &   0.8059 f
  data arrival time                                                                    0.8059

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5634     0.5634
  clock reconvergence pessimism                                            -0.0253     0.5380
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__103_/CLK (DFFX1)   0.0000   0.5380 r
  library hold time                                                         0.0149     0.5529
  data required time                                                                   0.5529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5529
  data arrival time                                                                   -0.8059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2529


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5329     0.5329
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/CLK (DFFX1)   0.1061   0.0000   0.5329 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/Q (DFFX1)   0.0408   0.2023   0.7352 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[536] (net)     2   7.0751   0.0000   0.7352 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1195/IN1 (MUX21X1)   0.0408   0.0001 &   0.7353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1195/Q (MUX21X1)   0.0359   0.0664   0.8017 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n540 (net)     1   2.8898   0.0000   0.8017 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/D (DFFX1)   0.0359  -0.0028 &   0.7989 f
  data arrival time                                                                    0.7989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5614     0.5614
  clock reconvergence pessimism                                            -0.0253     0.5360
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__536_/CLK (DFFX1)   0.0000   0.5360 r
  library hold time                                                         0.0099     0.5459
  data required time                                                                   0.5459
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5459
  data arrival time                                                                   -0.7989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5215     0.5215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_/CLK (DFFX1)   0.1301   0.0000   0.5215 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_/Q (DFFX1)   0.0395   0.2048   0.7263 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[686] (net)     2   6.5375   0.0000   0.7263 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1025/IN1 (MUX21X1)   0.0395  -0.0009 &   0.7254 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1025/Q (MUX21X1)   0.0352   0.0653   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n690 (net)     1   2.5085   0.0000   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_/D (DFFX1)   0.0352   0.0000 &   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5497     0.5497
  clock reconvergence pessimism                                            -0.0253     0.5243
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__146_/CLK (DFFX1)   0.0000   0.5243 r
  library hold time                                                         0.0133     0.5376
  data required time                                                                   0.5376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5376
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/CLK (DFFX1)   0.0814   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/Q (DFFX1)   0.0377   0.1959   0.7200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1042] (net)     2   5.7310   0.0000   0.7200 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U631/IN1 (MUX21X1)   0.0377   0.0001 &   0.7201 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U631/Q (MUX21X1)   0.0368   0.0662   0.7863 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1046 (net)     1   3.0654   0.0000   0.7863 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/D (DFFX1)   0.0368   0.0000 &   0.7863 f
  data arrival time                                                                    0.7863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__502_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0063     0.5333
  data required time                                                                   0.5333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5333
  data arrival time                                                                   -0.7863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5186     0.5186
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_/CLK (DFFX1)   0.1982   0.0000   0.5186 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_/Q (DFFX1)   0.0370   0.2086   0.7273 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[165] (net)     2   5.5435   0.0000   0.7273 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1604/IN1 (MUX21X1)   0.0370   0.0000 &   0.7273 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1604/Q (MUX21X1)   0.0353   0.0649   0.7921 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n169 (net)     1   2.5653   0.0000   0.7921 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_/D (DFFX1)   0.0353   0.0000 &   0.7922 f
  data arrival time                                                                    0.7922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5502     0.5502
  clock reconvergence pessimism                                            -0.0292     0.5210
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__165_/CLK (DFFX1)   0.0000   0.5210 r
  library hold time                                                         0.0181     0.5391
  data required time                                                                   0.5391
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5391
  data arrival time                                                                   -0.7922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__427_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__427_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5276     0.5276
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__427_/CLK (DFFX1)   0.1021   0.0000   0.5276 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__427_/Q (DFFX1)   0.0399   0.2010   0.7286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[967] (net)     2   6.7183   0.0000   0.7286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U714/IN1 (MUX21X1)   0.0399  -0.0019 &   0.7267 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U714/Q (MUX21X1)   0.0422   0.0714   0.7981 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n971 (net)     1   5.1012   0.0000   0.7981 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__427_/D (DFFX1)   0.0422  -0.0065 &   0.7917 f
  data arrival time                                                                    0.7917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5559     0.5559
  clock reconvergence pessimism                                            -0.0253     0.5306
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__427_/CLK (DFFX1)   0.0000   0.5306 r
  library hold time                                                         0.0081     0.5386
  data required time                                                                   0.5386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5386
  data arrival time                                                                   -0.7917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/CLK (DFFX1)   0.1302   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/Q (DFFX1)   0.0390   0.2044   0.7285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[28] (net)     2   6.3452   0.0000   0.7285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1759/IN1 (MUX21X1)   0.0390  -0.0013 &   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1759/Q (MUX21X1)   0.0366   0.0663   0.7935 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n32 (net)     1   2.9788   0.0000   0.7935 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/D (DFFX1)   0.0366  -0.0004 &   0.7930 f
  data arrival time                                                                    0.7930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0130     0.5400
  data required time                                                                   0.5400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5400
  data arrival time                                                                   -0.7930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5365     0.5365
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/CLK (DFFX1)   0.1560   0.0000   0.5365 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/Q (DFFX1)   0.0389   0.2066   0.7430 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[119] (net)     2   6.3266   0.0000   0.7430 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1658/IN1 (MUX21X1)   0.0389  -0.0027 &   0.7404 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1658/Q (MUX21X1)   0.0411   0.0699   0.8103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n123 (net)     1   4.5332   0.0000   0.8103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/D (DFFX1)   0.0411  -0.0038 &   0.8064 f
  data arrival time                                                                    0.8064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5650     0.5650
  clock reconvergence pessimism                                            -0.0253     0.5396
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__119_/CLK (DFFX1)   0.0000   0.5396 r
  library hold time                                                         0.0138     0.5534
  data required time                                                                   0.5534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5534
  data arrival time                                                                   -0.8064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5126     0.5126
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/CLK (DFFX1)   0.1732   0.0000   0.5126 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/Q (DFFX1)   0.0374   0.2068   0.7194 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[634] (net)     2   5.7142   0.0000   0.7194 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1080/IN1 (MUX21X1)   0.0374  -0.0004 &   0.7190 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1080/Q (MUX21X1)   0.0355   0.0651   0.7841 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n638 (net)     1   2.6445   0.0000   0.7841 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/D (DFFX1)   0.0355   0.0000 &   0.7842 f
  data arrival time                                                                    0.7842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5440     0.5440
  clock reconvergence pessimism                                            -0.0292     0.5148
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__95_/CLK (DFFX1)   0.0000   0.5148 r
  library hold time                                                         0.0163     0.5311
  data required time                                                                   0.5311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5311
  data arrival time                                                                   -0.7842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2530


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5270     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_/CLK (DFFX1)   0.0814   0.0000   0.5270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_/Q (DFFX1)   0.0398   0.1977   0.7247 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[462] (net)     2   6.6578   0.0000   0.7247 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1277/IN1 (MUX21X1)   0.0398  -0.0019 &   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1277/Q (MUX21X1)   0.0376   0.0681   0.7908 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n466 (net)     1   3.6803   0.0000   0.7908 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_/D (DFFX1)   0.0376  -0.0016 &   0.7892 f
  data arrival time                                                                    0.7892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5553     0.5553
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__462_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0062     0.5362
  data required time                                                                   0.5362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5362
  data arrival time                                                                   -0.7892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5107     0.5107
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_/CLK (DFFX1)   0.1731   0.0000   0.5107 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_/Q (DFFX1)   0.0361   0.2058   0.7165 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[682] (net)     2   5.1460   0.0000   0.7165 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1026/IN1 (MUX21X1)   0.0361   0.0000 &   0.7165 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1026/Q (MUX21X1)   0.0364   0.0656   0.7821 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n686 (net)     1   2.9413   0.0000   0.7821 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_/D (DFFX1)   0.0364   0.0000 &   0.7821 f
  data arrival time                                                                    0.7821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5421     0.5421
  clock reconvergence pessimism                                            -0.0292     0.5129
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__143_/CLK (DFFX1)   0.0000   0.5129 r
  library hold time                                                         0.0161     0.5290
  data required time                                                                   0.5290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5290
  data arrival time                                                                   -0.7821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5228     0.5228
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_/CLK (DFFX1)   0.1970   0.0000   0.5228 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_/Q (DFFX1)   0.0381   0.2094   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[340] (net)     2   6.0246   0.0000   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1409/IN1 (MUX21X1)   0.0381   0.0000 &   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1409/Q (MUX21X1)   0.0344   0.0643   0.7966 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n344 (net)     1   2.2297   0.0000   0.7966 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_/D (DFFX1)   0.0344   0.0000 &   0.7966 f
  data arrival time                                                                    0.7966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5545     0.5545
  clock reconvergence pessimism                                            -0.0292     0.5253
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__340_/CLK (DFFX1)   0.0000   0.5253 r
  library hold time                                                         0.0183     0.5436
  data required time                                                                   0.5436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5436
  data arrival time                                                                   -0.7966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_/CLK (DFFX1)   0.0814   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_/Q (DFFX1)   0.0416   0.1991   0.7232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1024] (net)     2   7.4157   0.0000   0.7232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U650/IN1 (MUX21X1)   0.0416   0.0002 &   0.7233 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U650/Q (MUX21X1)   0.0422   0.0717   0.7950 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1028 (net)     1   5.0524   0.0000   0.7950 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_/D (DFFX1)   0.0422  -0.0096 &   0.7854 f
  data arrival time                                                                    0.7854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__484_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0054     0.5323
  data required time                                                                   0.5323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5323
  data arrival time                                                                   -0.7854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5225     0.5225
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_/CLK (DFFX1)   0.2053   0.0000   0.5225 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_/Q (DFFX1)   0.0368   0.2091   0.7316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[384] (net)     2   5.5010   0.0000   0.7316 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1360/IN1 (MUX21X1)   0.0368   0.0001 &   0.7317 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1360/Q (MUX21X1)   0.0354   0.0649   0.7966 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n388 (net)     1   2.6094   0.0000   0.7966 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_/D (DFFX1)   0.0354   0.0000 &   0.7966 f
  data arrival time                                                                    0.7966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5541     0.5541
  clock reconvergence pessimism                                            -0.0292     0.5250
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_/CLK (DFFX1)   0.0000   0.5250 r
  library hold time                                                         0.0186     0.5436
  data required time                                                                   0.5436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5436
  data arrival time                                                                   -0.7966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__498_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__498_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5248     0.5248
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__498_/CLK (DFFX1)   0.0814   0.0000   0.5248 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__498_/Q (DFFX1)   0.0448   0.2014   0.7262 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[498] (net)     2   8.8739   0.0000   0.7262 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1237/IN1 (MUX21X1)   0.0448  -0.0091 &   0.7170 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1237/Q (MUX21X1)   0.0384   0.0698   0.7868 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n502 (net)     1   3.9464   0.0000   0.7868 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__498_/D (DFFX1)   0.0384   0.0001 &   0.7868 f
  data arrival time                                                                    0.7868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5530     0.5530
  clock reconvergence pessimism                                            -0.0253     0.5277
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__498_/CLK (DFFX1)   0.0000   0.5277 r
  library hold time                                                         0.0060     0.5338
  data required time                                                                   0.5338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5338
  data arrival time                                                                   -0.7868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/CLK (DFFX1)   0.1557   0.0000   0.5326 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/Q (DFFX1)   0.0381   0.2059   0.7385 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[560] (net)     2   5.9690   0.0000   0.7385 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1166/IN1 (MUX21X1)   0.0381   0.0001 &   0.7386 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1166/Q (MUX21X1)   0.0363   0.0659   0.8045 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n564 (net)     1   2.8983   0.0000   0.8045 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/D (DFFX1)   0.0363  -0.0008 &   0.8037 f
  data arrival time                                                                    0.8037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5611     0.5611
  clock reconvergence pessimism                                            -0.0253     0.5357
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__20_/CLK (DFFX1)   0.0000   0.5357 r
  library hold time                                                         0.0149     0.5506
  data required time                                                                   0.5506
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5506
  data arrival time                                                                   -0.8037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5341     0.5341
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/CLK (DFFX1)   0.2253   0.0000   0.5341 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/Q (DFFX1)   0.0371   0.2110   0.7451 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[494] (net)     2   5.6248   0.0000   0.7451 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1238/IN1 (MUX21X1)   0.0371   0.0001 &   0.7452 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1238/Q (MUX21X1)   0.0361   0.0655   0.8107 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n498 (net)     1   2.8337   0.0000   0.8107 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/D (DFFX1)   0.0361  -0.0010 &   0.8098 f
  data arrival time                                                                    0.8098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5660     0.5660
  clock reconvergence pessimism                                            -0.0292     0.5368
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__494_/CLK (DFFX1)   0.0000   0.5368 r
  library hold time                                                         0.0199     0.5567
  data required time                                                                   0.5567
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5567
  data arrival time                                                                   -0.8098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2531


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5225     0.5225
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_/CLK (DFFX1)   0.2053   0.0000   0.5225 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_/Q (DFFX1)   0.0363   0.2087   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[166] (net)     2   5.2515   0.0000   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1603/IN1 (MUX21X1)   0.0363   0.0000 &   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1603/Q (MUX21X1)   0.0361   0.0654   0.7965 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n170 (net)     1   2.8425   0.0000   0.7965 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_/D (DFFX1)   0.0361   0.0000 &   0.7966 f
  data arrival time                                                                    0.7966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5541     0.5541
  clock reconvergence pessimism                                            -0.0292     0.5249
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__166_/CLK (DFFX1)   0.0000   0.5249 r
  library hold time                                                         0.0185     0.5434
  data required time                                                                   0.5434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5434
  data arrival time                                                                   -0.7966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5277     0.5277
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_/CLK (DFFX1)   0.1021   0.0000   0.5277 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_/Q (DFFX1)   0.0373   0.1988   0.7265 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[424] (net)     2   5.5730   0.0000   0.7265 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1319/IN1 (MUX21X1)   0.0373  -0.0020 &   0.7245 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1319/Q (MUX21X1)   0.0391   0.0680   0.7925 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n428 (net)     1   3.8748   0.0000   0.7925 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_/D (DFFX1)   0.0391   0.0001 &   0.7925 f
  data arrival time                                                                    0.7925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5560     0.5560
  clock reconvergence pessimism                                            -0.0253     0.5307
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__424_/CLK (DFFX1)   0.0000   0.5307 r
  library hold time                                                         0.0087     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5154     0.5154
  bp_fe_pc_gen_1/pc_f2_reg_48_/CLK (DFFX1)                        0.2065    0.0000     0.5154 r
  bp_fe_pc_gen_1/pc_f2_reg_48_/Q (DFFX1)                          0.0345    0.2073     0.7227 f
  bp_fe_pc_gen_1/pc_f2[48] (net)                2       4.4757              0.0000     0.7227 f
  bp_fe_pc_gen_1/U754/IN4 (AO22X1)                                0.0345    0.0000 &   0.7227 f
  bp_fe_pc_gen_1/U754/Q (AO22X1)                                  0.0362    0.0704     0.7931 f
  bp_fe_pc_gen_1/n320 (net)                     1       3.6559              0.0000     0.7931 f
  bp_fe_pc_gen_1/pc_f2_reg_48_/D (DFFX1)                          0.0362   -0.0026 &   0.7905 f
  data arrival time                                                                    0.7905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0248     0.5188
  bp_fe_pc_gen_1/pc_f2_reg_48_/CLK (DFFX1)                                  0.0000     0.5188 r
  library hold time                                                         0.0185     0.5373
  data required time                                                                   0.5373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5373
  data arrival time                                                                   -0.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__496_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__496_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__496_/CLK (DFFX1)   0.2252   0.0000   0.5325 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__496_/Q (DFFX1)   0.0369   0.2109   0.7434 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1035] (net)     2   5.5385   0.0000   0.7434 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U635/IN1 (MUX21X1)   0.0369   0.0001 &   0.7435 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U635/Q (MUX21X1)   0.0367   0.0660   0.8095 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1039 (net)     1   3.0615   0.0000   0.8095 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__496_/D (DFFX1)   0.0367  -0.0014 &   0.8081 f
  data arrival time                                                                    0.8081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5644     0.5644
  clock reconvergence pessimism                                            -0.0292     0.5352
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__496_/CLK (DFFX1)   0.0000   0.5352 r
  library hold time                                                         0.0197     0.5549
  data required time                                                                   0.5549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5549
  data arrival time                                                                   -0.8081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5351     0.5351
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_/CLK (DFFX1)   0.1559   0.0000   0.5351 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_/Q (DFFX1)   0.0367   0.2047   0.7398 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[133] (net)     2   5.3706   0.0000   0.7398 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1642/IN1 (MUX21X1)   0.0367   0.0001 &   0.7399 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1642/Q (MUX21X1)   0.0370   0.0662   0.8061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n137 (net)     1   3.1616   0.0000   0.8061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_/D (DFFX1)   0.0370   0.0000 &   0.8061 f
  data arrival time                                                                    0.8061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5635     0.5635
  clock reconvergence pessimism                                            -0.0253     0.5382
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__133_/CLK (DFFX1)   0.0000   0.5382 r
  library hold time                                                         0.0147     0.5529
  data required time                                                                   0.5529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5529
  data arrival time                                                                   -0.8061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__477_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__477_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5264     0.5264
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__477_/CLK (DFFX1)   0.0814   0.0000   0.5264 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__477_/Q (DFFX1)   0.0378   0.1960   0.7225 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[477] (net)     2   5.7889   0.0000   0.7225 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1260/IN1 (MUX21X1)   0.0378   0.0001 &   0.7226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1260/Q (MUX21X1)   0.0407   0.0694   0.7920 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n481 (net)     1   4.4264   0.0000   0.7920 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__477_/D (DFFX1)   0.0407  -0.0037 &   0.7882 f
  data arrival time                                                                    0.7882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5547     0.5547
  clock reconvergence pessimism                                            -0.0253     0.5294
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__477_/CLK (DFFX1)   0.0000   0.5294 r
  library hold time                                                         0.0056     0.5350
  data required time                                                                   0.5350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5350
  data arrival time                                                                   -0.7882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_/CLK (DFFX1)   0.1302   0.0000   0.5236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_/Q (DFFX1)   0.0380   0.2036   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[684] (net)     2   5.8923   0.0000   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1027/IN1 (MUX21X1)   0.0380   0.0000 &   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1027/Q (MUX21X1)   0.0360   0.0656   0.7928 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n688 (net)     1   2.7878   0.0000   0.7928 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_/D (DFFX1)   0.0360   0.0000 &   0.7928 f
  data arrival time                                                                    0.7928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5518     0.5518
  clock reconvergence pessimism                                            -0.0253     0.5265
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__144_/CLK (DFFX1)   0.0000   0.5265 r
  library hold time                                                         0.0131     0.5396
  data required time                                                                   0.5396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5396
  data arrival time                                                                   -0.7928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/CLK (DFFX1)   0.1557   0.0000   0.5326 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/Q (DFFX1)   0.0384   0.2061   0.7387 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[20] (net)     2   6.0956   0.0000   0.7387 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1768/IN1 (MUX21X1)   0.0384  -0.0006 &   0.7382 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1768/Q (MUX21X1)   0.0377   0.0670   0.8052 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n24 (net)     1   3.3705   0.0000   0.8052 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/D (DFFX1)   0.0377  -0.0018 &   0.8035 f
  data arrival time                                                                    0.8035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5610     0.5610
  clock reconvergence pessimism                                            -0.0253     0.5357
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__20_/CLK (DFFX1)   0.0000   0.5357 r
  library hold time                                                         0.0146     0.5503
  data required time                                                                   0.5503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5503
  data arrival time                                                                   -0.8035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5235     0.5235
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__56_/CLK (DFFX1)   0.1302   0.0000   0.5235 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__56_/Q (DFFX1)   0.0375   0.2032   0.7267 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[596] (net)     2   5.6832   0.0000   0.7267 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1126/IN1 (MUX21X1)   0.0375  -0.0031 &   0.7236 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1126/Q (MUX21X1)   0.0394   0.0683   0.7919 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n600 (net)     1   3.9861   0.0000   0.7919 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__56_/D (DFFX1)   0.0394   0.0001 &   0.7919 f
  data arrival time                                                                    0.7919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5517     0.5517
  clock reconvergence pessimism                                            -0.0253     0.5264
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__56_/CLK (DFFX1)   0.0000   0.5264 r
  library hold time                                                         0.0123     0.5387
  data required time                                                                   0.5387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5387
  data arrival time                                                                   -0.7919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/CLK (DFFX1)   0.2252   0.0000   0.5325 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/Q (DFFX1)   0.0377   0.2115   0.7440 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[463] (net)     2   5.8834   0.0000   0.7440 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1273/IN1 (MUX21X1)   0.0377  -0.0012 &   0.7428 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1273/Q (MUX21X1)   0.0368   0.0662   0.8090 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n467 (net)     1   3.0876   0.0000   0.8090 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/D (DFFX1)   0.0368  -0.0010 &   0.8081 f
  data arrival time                                                                    0.8081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5643     0.5643
  clock reconvergence pessimism                                            -0.0292     0.5351
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__463_/CLK (DFFX1)   0.0000   0.5351 r
  library hold time                                                         0.0197     0.5548
  data required time                                                                   0.5548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5548
  data arrival time                                                                   -0.8081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2532


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5325     0.5325
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/CLK (DFFX1)   0.2252   0.0000   0.5325 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/Q (DFFX1)   0.0382   0.2119   0.7445 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1002] (net)     2   6.1152   0.0000   0.7445 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U672/IN1 (MUX21X1)   0.0382   0.0001 &   0.7445 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U672/Q (MUX21X1)   0.0379   0.0672   0.8117 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1006 (net)     1   3.4384   0.0000   0.8117 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/D (DFFX1)   0.0379  -0.0038 &   0.8079 f
  data arrival time                                                                    0.8079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5643     0.5643
  clock reconvergence pessimism                                            -0.0292     0.5352
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/CLK (DFFX1)   0.0000   0.5352 r
  library hold time                                                         0.0195     0.5546
  data required time                                                                   0.5546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5546
  data arrival time                                                                   -0.8079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5224     0.5224
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_/CLK (DFFX1)   0.2052   0.0000   0.5224 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_/Q (DFFX1)   0.0382   0.2103   0.7326 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[941] (net)     2   6.1084   0.0000   0.7326 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U739/IN1 (MUX21X1)   0.0382  -0.0005 &   0.7321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U739/Q (MUX21X1)   0.0348   0.0647   0.7968 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n945 (net)     1   2.3888   0.0000   0.7968 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_/D (DFFX1)   0.0348   0.0000 &   0.7968 f
  data arrival time                                                                    0.7968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5540     0.5540
  clock reconvergence pessimism                                            -0.0292     0.5248
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_/CLK (DFFX1)   0.0000   0.5248 r
  library hold time                                                         0.0187     0.5436
  data required time                                                                   0.5436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5436
  data arrival time                                                                   -0.7968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5275     0.5275
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_/CLK (DFFX1)   0.1021   0.0000   0.5275 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_/Q (DFFX1)   0.0389   0.2001   0.7276 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[969] (net)     2   6.2553   0.0000   0.7276 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U712/IN1 (MUX21X1)   0.0389  -0.0012 &   0.7264 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U712/Q (MUX21X1)   0.0422   0.0712   0.7976 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n973 (net)     1   5.1196   0.0000   0.7976 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_/D (DFFX1)   0.0422  -0.0058 &   0.7918 f
  data arrival time                                                                    0.7918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5558     0.5558
  clock reconvergence pessimism                                            -0.0253     0.5304
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__429_/CLK (DFFX1)   0.0000   0.5304 r
  library hold time                                                         0.0081     0.5385
  data required time                                                                   0.5385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5385
  data arrival time                                                                   -0.7918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5365     0.5365
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_/CLK (DFFX1)   0.1560   0.0000   0.5365 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_/Q (DFFX1)   0.0411   0.2083   0.7449 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[664] (net)     2   7.2642   0.0000   0.7449 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1050/IN1 (MUX21X1)   0.0411  -0.0038 &   0.7411 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1050/Q (MUX21X1)   0.0366   0.0667   0.8078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n668 (net)     1   2.9729   0.0000   0.8078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_/D (DFFX1)   0.0366   0.0000 &   0.8078 f
  data arrival time                                                                    0.8078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5650     0.5650
  clock reconvergence pessimism                                            -0.0253     0.5397
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__124_/CLK (DFFX1)   0.0000   0.5397 r
  library hold time                                                         0.0148     0.5545
  data required time                                                                   0.5545
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5545
  data arrival time                                                                   -0.8078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5156     0.5156
  bp_fe_pc_gen_1/pc_f2_reg_63_/CLK (DFFX1)                        0.2065    0.0000     0.5156 r
  bp_fe_pc_gen_1/pc_f2_reg_63_/Q (DFFX1)                          0.0347    0.2075     0.7231 f
  bp_fe_pc_gen_1/pc_f2[63] (net)                2       4.5911              0.0000     0.7231 f
  bp_fe_pc_gen_1/U737/IN4 (AO22X1)                                0.0347    0.0000 &   0.7231 f
  bp_fe_pc_gen_1/U737/Q (AO22X1)                                  0.0333    0.0683     0.7914 f
  bp_fe_pc_gen_1/n275 (net)                     1       2.6516              0.0000     0.7914 f
  bp_fe_pc_gen_1/pc_f2_reg_63_/D (DFFX1)                          0.0333    0.0000 &   0.7914 f
  data arrival time                                                                    0.7914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5438     0.5438
  clock reconvergence pessimism                                            -0.0248     0.5190
  bp_fe_pc_gen_1/pc_f2_reg_63_/CLK (DFFX1)                                  0.0000     0.5190 r
  library hold time                                                         0.0192     0.5382
  data required time                                                                   0.5382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5382
  data arrival time                                                                   -0.7914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5122     0.5122
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/CLK (DFFX1)   0.1732   0.0000   0.5122 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/Q (DFFX1)   0.0379   0.2072   0.7194 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1] (net)     2   5.9084   0.0000   0.7194 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1785/IN1 (MUX21X1)   0.0379  -0.0027 &   0.7166 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1785/Q (MUX21X1)   0.0386   0.0677   0.7843 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n5 (net)     1   3.6777   0.0000   0.7843 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/D (DFFX1)   0.0386  -0.0010 &   0.7833 f
  data arrival time                                                                    0.7833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0292     0.5144
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/CLK (DFFX1)   0.0000   0.5144 r
  library hold time                                                         0.0156     0.5300
  data required time                                                                   0.5300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5300
  data arrival time                                                                   -0.7833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_/CLK (DFFX1)   0.1302   0.0000   0.5236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_/Q (DFFX1)   0.0394   0.2047   0.7283 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[53] (net)     2   6.4844   0.0000   0.7283 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1731/IN1 (MUX21X1)   0.0394  -0.0018 &   0.7266 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1731/Q (MUX21X1)   0.0365   0.0663   0.7928 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n57 (net)     1   2.9503   0.0000   0.7928 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_/D (DFFX1)   0.0365   0.0000 &   0.7929 f
  data arrival time                                                                    0.7929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5519     0.5519
  clock reconvergence pessimism                                            -0.0253     0.5265
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__53_/CLK (DFFX1)   0.0000   0.5265 r
  library hold time                                                         0.0130     0.5395
  data required time                                                                   0.5395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5395
  data arrival time                                                                   -0.7929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2533


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5354     0.5354
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/CLK (DFFX1)   0.1560   0.0000   0.5354 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/Q (DFFX1)   0.0369   0.2050   0.7404 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[4] (net)     2   5.4824   0.0000   0.7404 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1785/IN1 (MUX21X1)   0.0369   0.0001 &   0.7404 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1785/Q (MUX21X1)   0.0369   0.0662   0.8066 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n8 (net)     1   3.1226   0.0000   0.8066 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/D (DFFX1)   0.0369   0.0000 &   0.8066 f
  data arrival time                                                                    0.8066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5639     0.5639
  clock reconvergence pessimism                                            -0.0253     0.5385
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__4_/CLK (DFFX1)   0.0000   0.5385 r
  library hold time                                                         0.0147     0.5533
  data required time                                                                   0.5533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5533
  data arrival time                                                                   -0.8066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5233     0.5233
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/CLK (DFFX1)   0.2058   0.0000   0.5233 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/Q (DFFX1)   0.0354   0.2080   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[388] (net)     2   4.8793   0.0000   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1356/IN1 (MUX21X1)   0.0354   0.0000 &   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1356/Q (MUX21X1)   0.0371   0.0660   0.7974 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n392 (net)     1   3.2044   0.0000   0.7974 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/D (DFFX1)   0.0371   0.0000 &   0.7974 f
  data arrival time                                                                    0.7974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5550     0.5550
  clock reconvergence pessimism                                            -0.0292     0.5258
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/CLK (DFFX1)   0.0000   0.5258 r
  library hold time                                                         0.0183     0.5441
  data required time                                                                   0.5441
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5441
  data arrival time                                                                   -0.7974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_/CLK (DFFX1)   0.1302   0.0000   0.5227 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_/Q (DFFX1)   0.0393   0.2047   0.7274 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[591] (net)     2   6.4787   0.0000   0.7274 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1131/IN1 (MUX21X1)   0.0393  -0.0008 &   0.7266 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1131/Q (MUX21X1)   0.0356   0.0656   0.7922 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n595 (net)     1   2.6473   0.0000   0.7922 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_/D (DFFX1)   0.0356   0.0000 &   0.7922 f
  data arrival time                                                                    0.7922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5509     0.5509
  clock reconvergence pessimism                                            -0.0253     0.5256
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__51_/CLK (DFFX1)   0.0000   0.5256 r
  library hold time                                                         0.0132     0.5388
  data required time                                                                   0.5388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5388
  data arrival time                                                                   -0.7922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5272     0.5272
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/CLK (DFFX1)   0.0814   0.0000   0.5272 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/Q (DFFX1)   0.0370   0.1954   0.7226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[511] (net)     2   5.4444   0.0000   0.7226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1222/IN1 (MUX21X1)   0.0370  -0.0009 &   0.7217 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1222/Q (MUX21X1)   0.0385   0.0678   0.7895 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n515 (net)     1   3.8290   0.0000   0.7895 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/D (DFFX1)   0.0385   0.0001 &   0.7896 f
  data arrival time                                                                    0.7896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5555     0.5555
  clock reconvergence pessimism                                            -0.0253     0.5302
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/CLK (DFFX1)   0.0000   0.5302 r
  library hold time                                                         0.0060     0.5362
  data required time                                                                   0.5362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5362
  data arrival time                                                                   -0.7896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5120     0.5120
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_/CLK (DFFX1)   0.1732   0.0000   0.5120 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_/Q (DFFX1)   0.0402   0.2091   0.7211 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[785] (net)     2   6.9081   0.0000   0.7211 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U913/IN1 (MUX21X1)   0.0402  -0.0023 &   0.7188 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U913/Q (MUX21X1)   0.0397   0.0691   0.7879 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n789 (net)     1   4.0694   0.0000   0.7879 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_/D (DFFX1)   0.0397  -0.0049 &   0.7830 f
  data arrival time                                                                    0.7830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5434     0.5434
  clock reconvergence pessimism                                            -0.0292     0.5142
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__246_/CLK (DFFX1)   0.0000   0.5142 r
  library hold time                                                         0.0153     0.5295
  data required time                                                                   0.5295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5295
  data arrival time                                                                   -0.7830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__148_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5233     0.5233
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__148_/CLK (DFFX1)   0.2058   0.0000   0.5233 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__148_/Q (DFFX1)   0.0365   0.2089   0.7322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[148] (net)     2   5.3580   0.0000   0.7322 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1622/IN1 (MUX21X1)   0.0365   0.0001 &   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1622/Q (MUX21X1)   0.0361   0.0654   0.7977 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n152 (net)     1   2.8422   0.0000   0.7977 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__148_/D (DFFX1)   0.0361   0.0000 &   0.7977 f
  data arrival time                                                                    0.7977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5550     0.5550
  clock reconvergence pessimism                                            -0.0292     0.5258
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__148_/CLK (DFFX1)   0.0000   0.5258 r
  library hold time                                                         0.0185     0.5443
  data required time                                                                   0.5443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5443
  data arrival time                                                                   -0.7977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/CLK (DFFX1)   0.2252   0.0000   0.5323 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/Q (DFFX1)   0.0364   0.2105   0.7428 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[488] (net)     2   5.3334   0.0000   0.7428 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1245/IN1 (MUX21X1)   0.0364   0.0001 &   0.7428 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1245/Q (MUX21X1)   0.0361   0.0654   0.8083 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n492 (net)     1   2.8495   0.0000   0.8083 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/D (DFFX1)   0.0361   0.0000 &   0.8083 f
  data arrival time                                                                    0.8083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5641     0.5641
  clock reconvergence pessimism                                            -0.0292     0.5350
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/CLK (DFFX1)   0.0000   0.5350 r
  library hold time                                                         0.0199     0.5548
  data required time                                                                   0.5548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5548
  data arrival time                                                                   -0.8083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__131_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5350     0.5350
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__131_/CLK (DFFX1)   0.1559   0.0000   0.5350 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__131_/Q (DFFX1)   0.0387   0.2063   0.7414 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[671] (net)     2   6.2172   0.0000   0.7414 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1043/IN1 (MUX21X1)   0.0387  -0.0008 &   0.7406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1043/Q (MUX21X1)   0.0373   0.0668   0.8074 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n675 (net)     1   3.2482   0.0000   0.8074 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__131_/D (DFFX1)   0.0373  -0.0012 &   0.8062 f
  data arrival time                                                                    0.8062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5635     0.5635
  clock reconvergence pessimism                                            -0.0253     0.5382
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__131_/CLK (DFFX1)   0.0000   0.5382 r
  library hold time                                                         0.0146     0.5528
  data required time                                                                   0.5528
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5528
  data arrival time                                                                   -0.8062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5279     0.5279
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_/CLK (DFFX1)   0.1021   0.0000   0.5279 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_/Q (DFFX1)   0.0377   0.1992   0.7270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[431] (net)     2   5.7716   0.0000   0.7270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1312/IN1 (MUX21X1)   0.0377   0.0001 &   0.7271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1312/Q (MUX21X1)   0.0385   0.0676   0.7947 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n435 (net)     1   3.6626   0.0000   0.7947 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_/D (DFFX1)   0.0385  -0.0016 &   0.7931 f
  data arrival time                                                                    0.7931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5562     0.5562
  clock reconvergence pessimism                                            -0.0253     0.5308
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__431_/CLK (DFFX1)   0.0000   0.5308 r
  library hold time                                                         0.0088     0.5397
  data required time                                                                   0.5397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5397
  data arrival time                                                                   -0.7931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2534


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/CLK (DFFX1)   0.0814   0.0000   0.5271 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/Q (DFFX1)   0.0389   0.1969   0.7240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1003] (net)     2   6.2530   0.0000   0.7240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U674/IN1 (MUX21X1)   0.0389  -0.0011 &   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U674/Q (MUX21X1)   0.0405   0.0697   0.7925 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1007 (net)     1   4.4376   0.0000   0.7925 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/D (DFFX1)   0.0405  -0.0034 &   0.7891 f
  data arrival time                                                                    0.7891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5554     0.5554
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__463_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0057     0.5357
  data required time                                                                   0.5357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5357
  data arrival time                                                                   -0.7891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5307     0.5307
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/CLK (DFFX1)   0.2698   0.0000   0.5307 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/Q (DFFX1)   0.0363   0.2136   0.7443 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[14] (net)     2   5.3376   0.0000   0.7443 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U106/IN1 (MUX21X1)   0.0363   0.0001 &   0.7443 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U106/Q (MUX21X1)   0.0384   0.0673   0.8116 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n18 (net)     1   3.6549   0.0000   0.8116 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/D (DFFX1)   0.0384  -0.0015 &   0.8101 f
  data arrival time                                                                    0.8101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5592     0.5592
  clock reconvergence pessimism                                            -0.0245     0.5347
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/CLK (DFFX1)   0.0000   0.5347 r
  library hold time                                                         0.0219     0.5566
  data required time                                                                   0.5566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5566
  data arrival time                                                                   -0.8101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5269     0.5269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_/CLK (DFFX1)   0.0814   0.0000   0.5269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_/Q (DFFX1)   0.0377   0.1959   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[505] (net)     2   5.7314   0.0000   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1228/IN1 (MUX21X1)   0.0377   0.0001 &   0.7229 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1228/Q (MUX21X1)   0.0383   0.0678   0.7907 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n509 (net)     1   3.7607   0.0000   0.7907 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_/D (DFFX1)   0.0383  -0.0013 &   0.7894 f
  data arrival time                                                                    0.7894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0253     0.5298
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__505_/CLK (DFFX1)   0.0000   0.5298 r
  library hold time                                                         0.0061     0.5359
  data required time                                                                   0.5359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5359
  data arrival time                                                                   -0.7894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_/CLK (DFFX1)   0.1302   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_/Q (DFFX1)   0.0383   0.2039   0.7280 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[30] (net)     2   6.0500   0.0000   0.7280 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1757/IN1 (MUX21X1)   0.0383   0.0001 &   0.7281 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1757/Q (MUX21X1)   0.0359   0.0656   0.7937 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n34 (net)     1   2.7437   0.0000   0.7937 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_/D (DFFX1)   0.0359   0.0000 &   0.7937 f
  data arrival time                                                                    0.7937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5524     0.5524
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__30_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0132     0.5402
  data required time                                                                   0.5402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5402
  data arrival time                                                                   -0.7937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__148_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5233     0.5233
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__148_/CLK (DFFX1)   0.2057   0.0000   0.5233 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__148_/Q (DFFX1)   0.0362   0.2087   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[687] (net)     2   5.2321   0.0000   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1021/IN1 (MUX21X1)   0.0362   0.0000 &   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1021/Q (MUX21X1)   0.0365   0.0657   0.7977 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n691 (net)     1   2.9746   0.0000   0.7977 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__148_/D (DFFX1)   0.0365   0.0000 &   0.7977 f
  data arrival time                                                                    0.7977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5550     0.5550
  clock reconvergence pessimism                                            -0.0292     0.5258
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__148_/CLK (DFFX1)   0.0000   0.5258 r
  library hold time                                                         0.0184     0.5442
  data required time                                                                   0.5442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5442
  data arrival time                                                                   -0.7977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5305     0.5305
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/CLK (DFFX1)   0.2698   0.0000   0.5305 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/Q (DFFX1)   0.0356   0.2130   0.7435 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[9] (net)     2   5.0221   0.0000   0.7435 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U111/IN1 (MUX21X1)   0.0356   0.0001 &   0.7436 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U111/Q (MUX21X1)   0.0377   0.0665   0.8101 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n13 (net)     1   3.3888   0.0000   0.8101 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/D (DFFX1)   0.0377   0.0000 &   0.8101 f
  data arrival time                                                                    0.8101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5590     0.5590
  clock reconvergence pessimism                                            -0.0245     0.5345
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__9_/CLK (DFFX1)   0.0000   0.5345 r
  library hold time                                                         0.0221     0.5566
  data required time                                                                   0.5566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5566
  data arrival time                                                                   -0.8101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5289     0.5289
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_/CLK (DFFX1)   0.1057   0.0000   0.5289 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_/Q (DFFX1)   0.0456   0.2056   0.7345 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[418] (net)     2   9.2256   0.0000   0.7345 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1326/IN1 (MUX21X1)   0.0456  -0.0087 &   0.7259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1326/Q (MUX21X1)   0.0382   0.0689   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n422 (net)     1   3.5046   0.0000   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_/D (DFFX1)   0.0382   0.0000 &   0.7948 f
  data arrival time                                                                    0.7948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5572     0.5572
  clock reconvergence pessimism                                            -0.0253     0.5319
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__418_/CLK (DFFX1)   0.0000   0.5319 r
  library hold time                                                         0.0094     0.5413
  data required time                                                                   0.5413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5413
  data arrival time                                                                   -0.7948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5352     0.5352
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_/CLK (DFFX1)   0.1560   0.0000   0.5352 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_/Q (DFFX1)   0.0378   0.2057   0.7409 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[17] (net)     2   5.8459   0.0000   0.7409 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1771/IN1 (MUX21X1)   0.0378  -0.0005 &   0.7404 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1771/Q (MUX21X1)   0.0384   0.0676   0.8079 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n21 (net)     1   3.6374   0.0000   0.8079 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_/D (DFFX1)   0.0384  -0.0016 &   0.8063 f
  data arrival time                                                                    0.8063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5637     0.5637
  clock reconvergence pessimism                                            -0.0253     0.5384
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__17_/CLK (DFFX1)   0.0000   0.5384 r
  library hold time                                                         0.0144     0.5528
  data required time                                                                   0.5528
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5528
  data arrival time                                                                   -0.8063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5313     0.5313
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/CLK (DFFX1)   0.2698   0.0000   0.5313 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/Q (DFFX1)   0.0439   0.2193   0.7506 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[43] (net)     2   8.6107   0.0000   0.7506 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U73/IN2 (MUX21X1)   0.0439  -0.0045 &   0.7461 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U73/Q (MUX21X1)   0.0395   0.0707   0.8168 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n47 (net)     1   4.0731   0.0000   0.8168 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/D (DFFX1)   0.0395  -0.0063 &   0.8105 f
  data arrival time                                                                    0.8105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5598     0.5598
  clock reconvergence pessimism                                            -0.0245     0.5352
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__7_/CLK (DFFX1)   0.0000   0.5352 r
  library hold time                                                         0.0217     0.5569
  data required time                                                                   0.5569
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5569
  data arrival time                                                                   -0.8105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__419_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__419_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5290     0.5290
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__419_/CLK (DFFX1)   0.1056   0.0000   0.5290 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__419_/Q (DFFX1)   0.0373   0.1994   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[959] (net)     2   5.6064   0.0000   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U723/IN1 (MUX21X1)   0.0373   0.0001 &   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U723/Q (MUX21X1)   0.0376   0.0670   0.7954 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n963 (net)     1   3.4213   0.0000   0.7954 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__419_/D (DFFX1)   0.0376  -0.0004 &   0.7950 f
  data arrival time                                                                    0.7950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5573     0.5573
  clock reconvergence pessimism                                            -0.0253     0.5320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__419_/CLK (DFFX1)   0.0000   0.5320 r
  library hold time                                                         0.0095     0.5415
  data required time                                                                   0.5415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5415
  data arrival time                                                                   -0.7950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5301     0.5301
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/CLK (DFFX1)   0.2698   0.0000   0.5301 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/Q (DFFX1)   0.0356   0.2130   0.7431 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[52] (net)     2   5.0375   0.0000   0.7431 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U63/IN2 (MUX21X1)   0.0356  -0.0006 &   0.7425 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U63/Q (MUX21X1)   0.0375   0.0672   0.8097 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n56 (net)     1   3.3624   0.0000   0.8097 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/D (DFFX1)   0.0375   0.0000 &   0.8097 f
  data arrival time                                                                    0.8097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5586     0.5586
  clock reconvergence pessimism                                            -0.0245     0.5340
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__16_/CLK (DFFX1)   0.0000   0.5340 r
  library hold time                                                         0.0221     0.5562
  data required time                                                                   0.5562
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5562
  data arrival time                                                                   -0.8097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2535


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__429_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__429_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5276     0.5276
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__429_/CLK (DFFX1)   0.1021   0.0000   0.5276 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__429_/Q (DFFX1)   0.0375   0.1990   0.7265 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[429] (net)     2   5.6703   0.0000   0.7265 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1314/IN1 (MUX21X1)   0.0375  -0.0013 &   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1314/Q (MUX21X1)   0.0409   0.0695   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n433 (net)     1   4.4960   0.0000   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__429_/D (DFFX1)   0.0409  -0.0023 &   0.7925 f
  data arrival time                                                                    0.7925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5559     0.5559
  clock reconvergence pessimism                                            -0.0253     0.5305
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__429_/CLK (DFFX1)   0.0000   0.5305 r
  library hold time                                                         0.0083     0.5389
  data required time                                                                   0.5389
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5389
  data arrival time                                                                   -0.7925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4296     0.4296
  bp_fe_pc_gen_1/pc_f2_reg_5_/CLK (DFFX1)                         0.1327    0.0000     0.4296 r
  bp_fe_pc_gen_1/pc_f2_reg_5_/Q (DFFX1)                           0.0373    0.2033     0.6329 f
  bp_fe_pc_gen_1/pc_f2[5] (net)                 2       5.6162              0.0000     0.6329 f
  bp_fe_pc_gen_1/U824/IN4 (AO22X1)                                0.0373   -0.0007 &   0.6321 f
  bp_fe_pc_gen_1/U824/Q (AO22X1)                                  0.0339    0.0693     0.7014 f
  bp_fe_pc_gen_1/n449 (net)                     1       2.8288              0.0000     0.7014 f
  bp_fe_pc_gen_1/pc_f2_reg_5_/D (DFFX1)                           0.0339    0.0000 &   0.7014 f
  data arrival time                                                                    0.7014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4911     0.4911
  clock reconvergence pessimism                                            -0.0571     0.4340
  bp_fe_pc_gen_1/pc_f2_reg_5_/CLK (DFFX1)                                   0.0000     0.4340 r
  library hold time                                                         0.0138     0.4478
  data required time                                                                   0.4478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4478
  data arrival time                                                                   -0.7014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5341     0.5341
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_/CLK (DFFX1)   0.2253   0.0000   0.5341 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_/Q (DFFX1)   0.0358   0.2100   0.7441 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[464] (net)     2   5.0656   0.0000   0.7441 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1272/IN1 (MUX21X1)   0.0358   0.0001 &   0.7441 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1272/Q (MUX21X1)   0.0376   0.0665   0.8106 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n468 (net)     1   3.3709   0.0000   0.8106 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_/D (DFFX1)   0.0376  -0.0007 &   0.8099 f
  data arrival time                                                                    0.8099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5660     0.5660
  clock reconvergence pessimism                                            -0.0292     0.5368
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_/CLK (DFFX1)   0.0000   0.5368 r
  library hold time                                                         0.0195     0.5563
  data required time                                                                   0.5563
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5563
  data arrival time                                                                   -0.8099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__80_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5122     0.5122
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__80_/CLK (DFFX1)   0.1732   0.0000   0.5122 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__80_/Q (DFFX1)   0.0386   0.2078   0.7200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[80] (net)     2   6.2058   0.0000   0.7200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1698/IN1 (MUX21X1)   0.0386  -0.0009 &   0.7191 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1698/Q (MUX21X1)   0.0361   0.0658   0.7849 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n84 (net)     1   2.8126   0.0000   0.7849 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__80_/D (DFFX1)   0.0361  -0.0007 &   0.7842 f
  data arrival time                                                                    0.7842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0292     0.5144
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__80_/CLK (DFFX1)   0.0000   0.5144 r
  library hold time                                                         0.0162     0.5306
  data required time                                                                   0.5306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5306
  data arrival time                                                                   -0.7842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5154     0.5154
  bp_fe_pc_gen_1/pc_f2_reg_53_/CLK (DFFX1)                        0.2065    0.0000     0.5154 r
  bp_fe_pc_gen_1/pc_f2_reg_53_/Q (DFFX1)                          0.0355    0.2081     0.7235 f
  bp_fe_pc_gen_1/pc_f2[53] (net)                2       4.9078              0.0000     0.7235 f
  bp_fe_pc_gen_1/U749/IN4 (AO22X1)                                0.0355   -0.0016 &   0.7219 f
  bp_fe_pc_gen_1/U749/Q (AO22X1)                                  0.0354    0.0701     0.7920 f
  bp_fe_pc_gen_1/n305 (net)                     1       3.3911              0.0000     0.7920 f
  bp_fe_pc_gen_1/pc_f2_reg_53_/D (DFFX1)                          0.0354   -0.0009 &   0.7911 f
  data arrival time                                                                    0.7911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0248     0.5188
  bp_fe_pc_gen_1/pc_f2_reg_53_/CLK (DFFX1)                                  0.0000     0.5188 r
  library hold time                                                         0.0187     0.5375
  data required time                                                                   0.5375
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5375
  data arrival time                                                                   -0.7911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5238     0.5238
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.2053   0.0000   0.5238 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/Q (DFFX1)   0.0361   0.2085   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1058] (net)     2   5.1883   0.0000   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U609/IN1 (MUX21X1)   0.0361   0.0001 &   0.7323 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U609/Q (MUX21X1)   0.0383   0.0671   0.7994 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1062 (net)     1   3.5953   0.0000   0.7994 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/D (DFFX1)   0.0383  -0.0016 &   0.7978 f
  data arrival time                                                                    0.7978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5554     0.5554
  clock reconvergence pessimism                                            -0.0292     0.5262
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__519_/CLK (DFFX1)   0.0000   0.5262 r
  library hold time                                                         0.0180     0.5442
  data required time                                                                   0.5442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5442
  data arrival time                                                                   -0.7978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5339     0.5339
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/CLK (DFFX1)   0.2253   0.0000   0.5339 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/Q (DFFX1)   0.0368   0.2108   0.7447 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1034] (net)     2   5.5206   0.0000   0.7447 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U636/IN1 (MUX21X1)   0.0368   0.0001 &   0.7448 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U636/Q (MUX21X1)   0.0359   0.0653   0.8101 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1038 (net)     1   2.7705   0.0000   0.8101 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/D (DFFX1)   0.0359   0.0000 &   0.8102 f
  data arrival time                                                                    0.8102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5658     0.5658
  clock reconvergence pessimism                                            -0.0292     0.5366
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/CLK (DFFX1)   0.0000   0.5366 r
  library hold time                                                         0.0199     0.5565
  data required time                                                                   0.5565
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5565
  data arrival time                                                                   -0.8102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2536


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5268     0.5268
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_/CLK (DFFX1)   0.0814   0.0000   0.5268 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_/Q (DFFX1)   0.0414   0.1990   0.7257 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1012] (net)     2   7.3379   0.0000   0.7257 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U663/IN1 (MUX21X1)   0.0414  -0.0045 &   0.7212 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U663/Q (MUX21X1)   0.0439   0.0726   0.7938 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1016 (net)     1   5.4853   0.0000   0.7938 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_/D (DFFX1)   0.0439  -0.0053 &   0.7885 f
  data arrival time                                                                    0.7885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5551     0.5551
  clock reconvergence pessimism                                            -0.0253     0.5297
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__472_/CLK (DFFX1)   0.0000   0.5297 r
  library hold time                                                         0.0051     0.5348
  data required time                                                                   0.5348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5348
  data arrival time                                                                   -0.7885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/eaddr_tl_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tv_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  icache_1/eaddr_tl_r_reg_11_/CLK (DFFX1)                         0.1502    0.0000     0.4365 r
  icache_1/eaddr_tl_r_reg_11_/Q (DFFX1)                           0.1166    0.2516 @   0.6882 f
  icache_1/eaddr_tl_r[11] (net)                 2      39.0268              0.0000     0.6882 f
  icache_1/U1095/IN1 (AO22X1)                                     0.1166   -0.0233 @   0.6648 f
  icache_1/U1095/Q (AO22X1)                                       0.0387    0.0895     0.7544 f
  icache_1/n311 (net)                           1       3.1789              0.0000     0.7544 f
  icache_1/eaddr_tv_r_reg_11_/D (DFFX1)                           0.0387    0.0000 &   0.7544 f
  data arrival time                                                                    0.7544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5504     0.5504
  clock reconvergence pessimism                                            -0.0571     0.4934
  icache_1/eaddr_tv_r_reg_11_/CLK (DFFX1)                                   0.0000     0.4934 r
  library hold time                                                         0.0074     0.5007
  data required time                                                                   0.5007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5007
  data arrival time                                                                   -0.7544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__383_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__383_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__383_/CLK (DFFX1)   0.1061   0.0000   0.5323 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__383_/Q (DFFX1)   0.0409   0.2024   0.7347 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[923] (net)     2   7.1569   0.0000   0.7347 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U763/IN1 (MUX21X1)   0.0409  -0.0033 &   0.7315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U763/Q (MUX21X1)   0.0369   0.0673   0.7987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n927 (net)     1   3.2263   0.0000   0.7987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__383_/D (DFFX1)   0.0369   0.0000 &   0.7988 f
  data arrival time                                                                    0.7988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5607     0.5607
  clock reconvergence pessimism                                            -0.0253     0.5354
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__383_/CLK (DFFX1)   0.0000   0.5354 r
  library hold time                                                         0.0097     0.5451
  data required time                                                                   0.5451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5451
  data arrival time                                                                   -0.7988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5342     0.5342
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/CLK (DFFX1)   0.2253   0.0000   0.5342 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/Q (DFFX1)   0.0383   0.2120   0.7462 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1019] (net)     2   6.1519   0.0000   0.7462 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U652/IN1 (MUX21X1)   0.0383   0.0001 &   0.7463 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U652/Q (MUX21X1)   0.0370   0.0665   0.8128 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1023 (net)     1   3.1537   0.0000   0.8128 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/D (DFFX1)   0.0370  -0.0026 &   0.8103 f
  data arrival time                                                                    0.8103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5661     0.5661
  clock reconvergence pessimism                                            -0.0292     0.5369
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__480_/CLK (DFFX1)   0.0000   0.5369 r
  library hold time                                                         0.0197     0.5566
  data required time                                                                   0.5566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5566
  data arrival time                                                                   -0.8103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5263     0.5263
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.2698   0.0000   0.5263 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/Q (DFFX1)   0.0364   0.2136   0.7400 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[33] (net)     2   5.3677   0.0000   0.7400 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U86/IN1 (MUX21X1)   0.0364   0.0000 &   0.7400 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U86/Q (MUX21X1)   0.0370   0.0661   0.8061 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n37 (net)     1   3.1559   0.0000   0.8061 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/D (DFFX1)   0.0370   0.0000 &   0.8062 f
  data arrival time                                                                    0.8062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5548     0.5548
  clock reconvergence pessimism                                            -0.0245     0.5302
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__33_/CLK (DFFX1)   0.0000   0.5302 r
  library hold time                                                         0.0222     0.5525
  data required time                                                                   0.5525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5525
  data arrival time                                                                   -0.8062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5161     0.5161
  bp_fe_pc_gen_1/pc_f2_reg_57_/CLK (DFFX1)                        0.2065    0.0000     0.5161 r
  bp_fe_pc_gen_1/pc_f2_reg_57_/Q (DFFX1)                          0.0375    0.2098     0.7259 f
  bp_fe_pc_gen_1/pc_f2[57] (net)                2       5.8026              0.0000     0.7259 f
  bp_fe_pc_gen_1/U745/IN4 (AO22X1)                                0.0375   -0.0020 &   0.7239 f
  bp_fe_pc_gen_1/U745/Q (AO22X1)                                  0.0390    0.0733     0.7972 f
  bp_fe_pc_gen_1/n293 (net)                     1       4.6497              0.0000     0.7972 f
  bp_fe_pc_gen_1/pc_f2_reg_57_/D (DFFX1)                          0.0390   -0.0061 &   0.7911 f
  data arrival time                                                                    0.7911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5443     0.5443
  clock reconvergence pessimism                                            -0.0248     0.5195
  bp_fe_pc_gen_1/pc_f2_reg_57_/CLK (DFFX1)                                  0.0000     0.5195 r
  library hold time                                                         0.0179     0.5374
  data required time                                                                   0.5374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5374
  data arrival time                                                                   -0.7911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__523_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__523_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5332     0.5332
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__523_/CLK (DFFX1)   0.1061   0.0000   0.5332 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__523_/Q (DFFX1)   0.0386   0.2005   0.7337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1063] (net)     2   6.1581   0.0000   0.7337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U607/IN1 (MUX21X1)   0.0386   0.0000 &   0.7338 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U607/Q (MUX21X1)   0.0361   0.0661   0.7998 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1067 (net)     1   2.9327   0.0000   0.7998 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__523_/D (DFFX1)   0.0361   0.0000 &   0.7999 f
  data arrival time                                                                    0.7999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5616     0.5616
  clock reconvergence pessimism                                            -0.0253     0.5363
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__523_/CLK (DFFX1)   0.0000   0.5363 r
  library hold time                                                         0.0099     0.5462
  data required time                                                                   0.5462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5462
  data arrival time                                                                   -0.7999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__386_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__386_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5320     0.5320
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__386_/CLK (DFFX1)   0.1061   0.0000   0.5320 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__386_/Q (DFFX1)   0.0373   0.1995   0.7314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[926] (net)     2   5.5896   0.0000   0.7314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U759/IN1 (MUX21X1)   0.0373   0.0001 &   0.7315 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U759/Q (MUX21X1)   0.0373   0.0669   0.7984 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n930 (net)     1   3.3834   0.0000   0.7984 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__386_/D (DFFX1)   0.0373   0.0000 &   0.7984 f
  data arrival time                                                                    0.7984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5604     0.5604
  clock reconvergence pessimism                                            -0.0253     0.5350
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__386_/CLK (DFFX1)   0.0000   0.5350 r
  library hold time                                                         0.0096     0.5447
  data required time                                                                   0.5447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5447
  data arrival time                                                                   -0.7984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5337     0.5337
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/CLK (DFFX1)   0.1559   0.0000   0.5337 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/Q (DFFX1)   0.0394   0.2069   0.7406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[223] (net)     2   6.5322   0.0000   0.7406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1542/IN1 (MUX21X1)   0.0394  -0.0027 &   0.7379 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1542/Q (MUX21X1)   0.0375   0.0671   0.8051 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n227 (net)     1   3.3135   0.0000   0.8051 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/D (DFFX1)   0.0375   0.0000 &   0.8051 f
  data arrival time                                                                    0.8051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5621     0.5621
  clock reconvergence pessimism                                            -0.0253     0.5368
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__223_/CLK (DFFX1)   0.0000   0.5368 r
  library hold time                                                         0.0146     0.5514
  data required time                                                                   0.5514
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5514
  data arrival time                                                                   -0.8051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__422_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__422_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5278     0.5278
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__422_/CLK (DFFX1)   0.1021   0.0000   0.5278 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__422_/Q (DFFX1)   0.0375   0.1990   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[422] (net)     2   5.6789   0.0000   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1321/IN1 (MUX21X1)   0.0375  -0.0008 &   0.7261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1321/Q (MUX21X1)   0.0403   0.0690   0.7951 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n426 (net)     1   4.2773   0.0000   0.7951 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__422_/D (DFFX1)   0.0403  -0.0021 &   0.7930 f
  data arrival time                                                                    0.7930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5561     0.5561
  clock reconvergence pessimism                                            -0.0253     0.5308
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__422_/CLK (DFFX1)   0.0000   0.5308 r
  library hold time                                                         0.0085     0.5393
  data required time                                                                   0.5393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5393
  data arrival time                                                                   -0.7930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5266     0.5266
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/CLK (DFFX1)   0.0814   0.0000   0.5266 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/Q (DFFX1)   0.0385   0.1966   0.7232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[472] (net)     2   6.1059   0.0000   0.7232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1265/IN1 (MUX21X1)   0.0385  -0.0034 &   0.7199 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1265/Q (MUX21X1)   0.0393   0.0692   0.7891 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n476 (net)     1   4.2851   0.0000   0.7891 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/D (DFFX1)   0.0393   0.0001 &   0.7892 f
  data arrival time                                                                    0.7892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5549     0.5549
  clock reconvergence pessimism                                            -0.0253     0.5295
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/CLK (DFFX1)   0.0000   0.5295 r
  library hold time                                                         0.0059     0.5354
  data required time                                                                   0.5354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5354
  data arrival time                                                                   -0.7892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2537


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5237     0.5237
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/CLK (DFFX1)   0.2053   0.0000   0.5237 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/Q (DFFX1)   0.0391   0.2109   0.7347 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1060] (net)     2   6.4590   0.0000   0.7347 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U607/IN1 (MUX21X1)   0.0391  -0.0022 &   0.7325 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U607/Q (MUX21X1)   0.0361   0.0659   0.7984 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1064 (net)     1   2.8241   0.0000   0.7984 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/D (DFFX1)   0.0361   0.0000 &   0.7984 f
  data arrival time                                                                    0.7984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5554     0.5554
  clock reconvergence pessimism                                            -0.0292     0.5262
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/CLK (DFFX1)   0.0000   0.5262 r
  library hold time                                                         0.0185     0.5447
  data required time                                                                   0.5447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5447
  data arrival time                                                                   -0.7984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2538


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5240     0.5240
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_/CLK (DFFX1)   0.1302   0.0000   0.5240 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_/Q (DFFX1)   0.0382   0.2038   0.7278 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[143] (net)     2   5.9891   0.0000   0.7278 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1632/IN1 (MUX21X1)   0.0382  -0.0020 &   0.7259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1632/Q (MUX21X1)   0.0382   0.0674   0.7933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n147 (net)     1   3.5500   0.0000   0.7933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_/D (DFFX1)   0.0382   0.0000 &   0.7933 f
  data arrival time                                                                    0.7933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__143_/CLK (DFFX1)   0.0000   0.5269 r
  library hold time                                                         0.0126     0.5395
  data required time                                                                   0.5395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5395
  data arrival time                                                                   -0.7933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2538


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5293     0.5293
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/CLK (DFFX1)   0.1059   0.0000   0.5293 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/Q (DFFX1)   0.0429   0.2038   0.7331 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[402] (net)     2   8.0075   0.0000   0.7331 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1343/IN1 (MUX21X1)   0.0429  -0.0024 &   0.7307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1343/Q (MUX21X1)   0.0418   0.0712   0.8019 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n406 (net)     1   4.7583   0.0000   0.8019 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/D (DFFX1)   0.0418  -0.0072 &   0.7947 f
  data arrival time                                                                    0.7947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5576     0.5576
  clock reconvergence pessimism                                            -0.0253     0.5323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/CLK (DFFX1)   0.0000   0.5323 r
  library hold time                                                         0.0087     0.5409
  data required time                                                                   0.5409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5409
  data arrival time                                                                   -0.7947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2538


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5292     0.5292
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/CLK (DFFX1)   0.2250   0.0000   0.5292 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/Q (DFFX1)   0.0400   0.2134   0.7426 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[511] (net)     2   6.8957   0.0000   0.7426 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1219/IN1 (MUX21X1)   0.0400  -0.0037 &   0.7389 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1219/Q (MUX21X1)   0.0406   0.0697   0.8086 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n515 (net)     1   4.3757   0.0000   0.8086 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/D (DFFX1)   0.0406  -0.0042 &   0.8045 f
  data arrival time                                                                    0.8045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5610     0.5610
  clock reconvergence pessimism                                            -0.0292     0.5318
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__511_/CLK (DFFX1)   0.0000   0.5318 r
  library hold time                                                         0.0189     0.5507
  data required time                                                                   0.5507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5507
  data arrival time                                                                   -0.8045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2538


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5307     0.5307
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_/CLK (DFFX1)   0.2252   0.0000   0.5307 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_/Q (DFFX1)   0.0392   0.2128   0.7435 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[456] (net)     2   6.5481   0.0000   0.7435 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1280/IN1 (MUX21X1)   0.0392  -0.0030 &   0.7404 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1280/Q (MUX21X1)   0.0367   0.0664   0.8068 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n460 (net)     1   3.0201   0.0000   0.8068 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_/D (DFFX1)   0.0367   0.0000 &   0.8068 f
  data arrival time                                                                    0.8068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5625     0.5625
  clock reconvergence pessimism                                            -0.0292     0.5333
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__456_/CLK (DFFX1)   0.0000   0.5333 r
  library hold time                                                         0.0197     0.5531
  data required time                                                                   0.5531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5531
  data arrival time                                                                   -0.8068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2538


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5229     0.5229
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/CLK (DFFX1)   0.1970   0.0000   0.5229 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/Q (DFFX1)   0.0383   0.2096   0.7325 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[545] (net)     2   6.1169   0.0000   0.7325 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1179/IN1 (MUX21X1)   0.0383  -0.0007 &   0.7318 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1179/Q (MUX21X1)   0.0359   0.0656   0.7974 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n549 (net)     1   2.7475   0.0000   0.7974 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/D (DFFX1)   0.0359  -0.0002 &   0.7971 f
  data arrival time                                                                    0.7971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5546     0.5546
  clock reconvergence pessimism                                            -0.0292     0.5254
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/CLK (DFFX1)   0.0000   0.5254 r
  library hold time                                                         0.0179     0.5433
  data required time                                                                   0.5433
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5433
  data arrival time                                                                   -0.7971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2538


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__129_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5366     0.5366
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__129_/CLK (DFFX1)   0.1560   0.0000   0.5366 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__129_/Q (DFFX1)   0.0394   0.2069   0.7436 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[669] (net)     2   6.5263   0.0000   0.7436 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1045/IN1 (MUX21X1)   0.0394   0.0001 &   0.7436 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1045/Q (MUX21X1)   0.0390   0.0683   0.8120 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n673 (net)     1   3.8237   0.0000   0.8120 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__129_/D (DFFX1)   0.0390  -0.0041 &   0.8079 f
  data arrival time                                                                    0.8079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5651     0.5651
  clock reconvergence pessimism                                            -0.0253     0.5398
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__129_/CLK (DFFX1)   0.0000   0.5398 r
  library hold time                                                         0.0142     0.5540
  data required time                                                                   0.5540
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5540
  data arrival time                                                                   -0.8079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5293     0.5293
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/CLK (DFFX1)   0.1059   0.0000   0.5293 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/Q (DFFX1)   0.0394   0.2011   0.7304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[940] (net)     2   6.4923   0.0000   0.7304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U743/IN1 (MUX21X1)   0.0394  -0.0043 &   0.7261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U743/Q (MUX21X1)   0.0415   0.0709   0.7971 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n944 (net)     1   4.9411   0.0000   0.7971 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/D (DFFX1)   0.0415  -0.0022 &   0.7949 f
  data arrival time                                                                    0.7949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5576     0.5576
  clock reconvergence pessimism                                            -0.0253     0.5323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__400_/CLK (DFFX1)   0.0000   0.5323 r
  library hold time                                                         0.0087     0.5410
  data required time                                                                   0.5410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5410
  data arrival time                                                                   -0.7949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5221     0.5221
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_/CLK (DFFX1)   0.1969   0.0000   0.5221 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_/Q (DFFX1)   0.0366   0.2082   0.7303 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[49] (net)     2   5.3795   0.0000   0.7303 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1732/IN1 (MUX21X1)   0.0366   0.0000 &   0.7303 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1732/Q (MUX21X1)   0.0372   0.0663   0.7966 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n53 (net)     1   3.2200   0.0000   0.7966 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_/D (DFFX1)   0.0372  -0.0006 &   0.7960 f
  data arrival time                                                                    0.7960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5537     0.5537
  clock reconvergence pessimism                                            -0.0292     0.5245
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_/CLK (DFFX1)   0.0000   0.5245 r
  library hold time                                                         0.0176     0.5421
  data required time                                                                   0.5421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5421
  data arrival time                                                                   -0.7960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5333     0.5333
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/CLK (DFFX1)   0.1061   0.0000   0.5333 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/Q (DFFX1)   0.0418   0.2031   0.7364 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[518] (net)     2   7.5265   0.0000   0.7364 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1214/IN1 (MUX21X1)   0.0418  -0.0036 &   0.7328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1214/Q (MUX21X1)   0.0366   0.0672   0.8000 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n522 (net)     1   3.1334   0.0000   0.8000 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/D (DFFX1)   0.0366   0.0000 &   0.8000 f
  data arrival time                                                                    0.8000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5617     0.5617
  clock reconvergence pessimism                                            -0.0253     0.5363
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__518_/CLK (DFFX1)   0.0000   0.5363 r
  library hold time                                                         0.0098     0.5461
  data required time                                                                   0.5461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5461
  data arrival time                                                                   -0.8000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/CLK (DFFX1)   0.2059   0.0000   0.5236 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/Q (DFFX1)   0.0387   0.2107   0.7343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[402] (net)     2   6.3152   0.0000   0.7343 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1340/IN1 (MUX21X1)   0.0387  -0.0017 &   0.7325 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1340/Q (MUX21X1)   0.0362   0.0659   0.7984 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n406 (net)     1   2.8416   0.0000   0.7984 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/D (DFFX1)   0.0362   0.0000 &   0.7984 f
  data arrival time                                                                    0.7984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0292     0.5260
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__402_/CLK (DFFX1)   0.0000   0.5260 r
  library hold time                                                         0.0185     0.5445
  data required time                                                                   0.5445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5445
  data arrival time                                                                   -0.7984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5333     0.5333
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_/CLK (DFFX1)   0.1556   0.0000   0.5333 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_/Q (DFFX1)   0.0407   0.2080   0.7413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[72] (net)     2   7.0980   0.0000   0.7413 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1709/IN1 (MUX21X1)   0.0407  -0.0034 &   0.7379 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1709/Q (MUX21X1)   0.0403   0.0696   0.8075 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n76 (net)     1   4.2434   0.0000   0.8075 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_/D (DFFX1)   0.0403  -0.0032 &   0.8043 f
  data arrival time                                                                    0.8043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5618     0.5618
  clock reconvergence pessimism                                            -0.0253     0.5364
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__72_/CLK (DFFX1)   0.0000   0.5364 r
  library hold time                                                         0.0139     0.5503
  data required time                                                                   0.5503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5503
  data arrival time                                                                   -0.8043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5335     0.5335
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_/CLK (DFFX1)   0.1558   0.0000   0.5335 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_/Q (DFFX1)   0.0358   0.2040   0.7375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[632] (net)     2   4.9826   0.0000   0.7375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1086/IN1 (MUX21X1)   0.0358   0.0000 &   0.7375 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1086/Q (MUX21X1)   0.0386   0.0673   0.8048 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n636 (net)     1   3.6968   0.0000   0.8048 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_/D (DFFX1)   0.0386   0.0000 &   0.8048 f
  data arrival time                                                                    0.8048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5619     0.5619
  clock reconvergence pessimism                                            -0.0253     0.5365
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__92_/CLK (DFFX1)   0.0000   0.5365 r
  library hold time                                                         0.0143     0.5509
  data required time                                                                   0.5509
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5509
  data arrival time                                                                   -0.8048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/tag_tv_r_reg_1__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/tag_tv_r_reg_1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5057     0.5057
  icache_1/tag_tv_r_reg_1__0_/CLK (DFFX1)                         0.2031    0.0000     0.5057 r
  icache_1/tag_tv_r_reg_1__0_/QN (DFFX1)                          0.0563    0.1667     0.6725 r
  icache_1/n49 (net)                            1       6.1049              0.0000     0.6725 r
  icache_1/dp_ipo84/INP (INVX0)                                   0.0563   -0.0013 &   0.6712 r
  icache_1/dp_ipo84/ZN (INVX0)                                    0.0319    0.0237     0.6949 f
  icache_1/n51 (net)                            1       2.0492              0.0000     0.6949 f
  icache_1/U1316/IN2 (AO22X1)                                     0.0319    0.0000 &   0.6949 f
  icache_1/U1316/Q (AO22X1)                                       0.0384    0.0832     0.7781 f
  icache_1/n2477 (net)                          1       4.7741              0.0000     0.7781 f
  icache_1/tag_tv_r_reg_1__0_/D (DFFX1)                           0.0384   -0.0007 &   0.7774 f
  data arrival time                                                                    0.7774

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5388     0.5388
  clock reconvergence pessimism                                            -0.0331     0.5057
  icache_1/tag_tv_r_reg_1__0_/CLK (DFFX1)                                   0.0000     0.5057 r
  library hold time                                                         0.0178     0.5235
  data required time                                                                   0.5235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5235
  data arrival time                                                                   -0.7774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/CLK (DFFX1)   0.2060   0.0000   0.5236 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/Q (DFFX1)   0.0379   0.2101   0.7336 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[26] (net)     2   5.9753   0.0000   0.7336 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1758/IN1 (MUX21X1)   0.0379   0.0001 &   0.7337 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1758/Q (MUX21X1)   0.0352   0.0650   0.7987 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n30 (net)     1   2.5251   0.0000   0.7987 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/D (DFFX1)   0.0352   0.0000 &   0.7987 f
  data arrival time                                                                    0.7987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0292     0.5260
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__26_/CLK (DFFX1)   0.0000   0.5260 r
  library hold time                                                         0.0187     0.5447
  data required time                                                                   0.5447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5447
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2539


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5290     0.5290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/CLK (DFFX1)   0.2250   0.0000   0.5290 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/Q (DFFX1)   0.0398   0.2132   0.7422 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1050] (net)     2   6.8150   0.0000   0.7422 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U618/IN1 (MUX21X1)   0.0398  -0.0028 &   0.7394 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U618/Q (MUX21X1)   0.0405   0.0696   0.8090 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1054 (net)     1   4.3218   0.0000   0.8090 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/D (DFFX1)   0.0405  -0.0046 &   0.8045 f
  data arrival time                                                                    0.8045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5608     0.5608
  clock reconvergence pessimism                                            -0.0292     0.5316
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__511_/CLK (DFFX1)   0.0000   0.5316 r
  library hold time                                                         0.0189     0.5505
  data required time                                                                   0.5505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5505
  data arrival time                                                                   -0.8045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5085     0.5085
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_/CLK (DFFX1)   0.1832   0.0000   0.5085 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_/Q (DFFX1)   0.0362   0.2067   0.7152 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[990] (net)     2   5.2178   0.0000   0.7152 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U685/IN1 (MUX21X1)   0.0362   0.0000 &   0.7152 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U685/Q (MUX21X1)   0.0370   0.0661   0.7813 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n994 (net)     1   3.1487   0.0000   0.7813 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_/D (DFFX1)   0.0370   0.0000 &   0.7813 f
  data arrival time                                                                    0.7813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5398     0.5398
  clock reconvergence pessimism                                            -0.0292     0.5106
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__451_/CLK (DFFX1)   0.0000   0.5106 r
  library hold time                                                         0.0167     0.5273
  data required time                                                                   0.5273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5273
  data arrival time                                                                   -0.7813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5161     0.5161
  bp_fe_pc_gen_1/pc_f2_reg_58_/CLK (DFFX1)                        0.2065    0.0000     0.5161 r
  bp_fe_pc_gen_1/pc_f2_reg_58_/Q (DFFX1)                          0.0355    0.2082     0.7243 f
  bp_fe_pc_gen_1/pc_f2[58] (net)                2       4.9395              0.0000     0.7243 f
  bp_fe_pc_gen_1/U744/IN4 (AO22X1)                                0.0355    0.0000 &   0.7243 f
  bp_fe_pc_gen_1/U744/Q (AO22X1)                                  0.0346    0.0694     0.7938 f
  bp_fe_pc_gen_1/n290 (net)                     1       3.0966              0.0000     0.7938 f
  bp_fe_pc_gen_1/pc_f2_reg_58_/D (DFFX1)                          0.0346   -0.0013 &   0.7924 f
  data arrival time                                                                    0.7924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5444     0.5444
  clock reconvergence pessimism                                            -0.0248     0.5195
  bp_fe_pc_gen_1/pc_f2_reg_58_/CLK (DFFX1)                                  0.0000     0.5195 r
  library hold time                                                         0.0189     0.5384
  data required time                                                                   0.5384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5384
  data arrival time                                                                   -0.7924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5223     0.5223
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_/CLK (DFFX1)   0.2053   0.0000   0.5223 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_/Q (DFFX1)   0.0361   0.2085   0.7308 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[412] (net)     2   5.1908   0.0000   0.7308 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1329/IN1 (MUX21X1)   0.0361   0.0001 &   0.7309 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1329/Q (MUX21X1)   0.0370   0.0661   0.7970 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n416 (net)     1   3.1666   0.0000   0.7970 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_/D (DFFX1)   0.0370   0.0000 &   0.7970 f
  data arrival time                                                                    0.7970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5539     0.5539
  clock reconvergence pessimism                                            -0.0292     0.5248
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__412_/CLK (DFFX1)   0.0000   0.5248 r
  library hold time                                                         0.0182     0.5430
  data required time                                                                   0.5430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5430
  data arrival time                                                                   -0.7970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5331     0.5331
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__94_/CLK (DFFX1)   0.1556   0.0000   0.5331 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__94_/Q (DFFX1)   0.0381   0.2059   0.7390 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[634] (net)     2   5.9685   0.0000   0.7390 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1084/IN1 (MUX21X1)   0.0381   0.0001 &   0.7391 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1084/Q (MUX21X1)   0.0417   0.0702   0.8093 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n638 (net)     1   4.7504   0.0000   0.8093 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__94_/D (DFFX1)   0.0417  -0.0054 &   0.8038 f
  data arrival time                                                                    0.8038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5615     0.5615
  clock reconvergence pessimism                                            -0.0253     0.5362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__94_/CLK (DFFX1)   0.0000   0.5362 r
  library hold time                                                         0.0136     0.5498
  data required time                                                                   0.5498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5498
  data arrival time                                                                   -0.8038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2540


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5381     0.5381
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_/CLK (DFFX1)   0.0850   0.0000   0.5381 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_/Q (DFFX1)   0.0384   0.1971   0.7352 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[283] (net)     2   6.0405   0.0000   0.7352 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1476/IN1 (MUX21X1)   0.0384   0.0001 &   0.7353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1476/Q (MUX21X1)   0.0438   0.0720   0.8073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n287 (net)     1   5.4917   0.0000   0.8073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_/D (DFFX1)   0.0438  -0.0064 &   0.8010 f
  data arrival time                                                                    0.8010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5667     0.5667
  clock reconvergence pessimism                                            -0.0253     0.5413
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__283_/CLK (DFFX1)   0.0000   0.5413 r
  library hold time                                                         0.0056     0.5469
  data required time                                                                   0.5469
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5469
  data arrival time                                                                   -0.8010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5319     0.5319
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/CLK (DFFX1)   0.1061   0.0000   0.5319 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/Q (DFFX1)   0.0370   0.1992   0.7311 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[388] (net)     2   5.4516   0.0000   0.7311 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1359/IN1 (MUX21X1)   0.0370   0.0001 &   0.7312 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1359/Q (MUX21X1)   0.0397   0.0685   0.7996 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n392 (net)     1   4.0952   0.0000   0.7996 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/D (DFFX1)   0.0397  -0.0015 &   0.7981 f
  data arrival time                                                                    0.7981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5603     0.5603
  clock reconvergence pessimism                                            -0.0253     0.5349
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__388_/CLK (DFFX1)   0.0000   0.5349 r
  library hold time                                                         0.0091     0.5441
  data required time                                                                   0.5441
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5441
  data arrival time                                                                   -0.7981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5234     0.5234
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/CLK (DFFX1)   0.2058   0.0000   0.5234 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/Q (DFFX1)   0.0353   0.2079   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[697] (net)     2   4.8517   0.0000   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1010/IN1 (MUX21X1)   0.0353   0.0000 &   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1010/Q (MUX21X1)   0.0381   0.0668   0.7981 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n701 (net)     1   3.5415   0.0000   0.7981 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/D (DFFX1)   0.0381  -0.0002 &   0.7979 f
  data arrival time                                                                    0.7979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5550     0.5550
  clock reconvergence pessimism                                            -0.0292     0.5258
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__158_/CLK (DFFX1)   0.0000   0.5258 r
  library hold time                                                         0.0180     0.5439
  data required time                                                                   0.5439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5439
  data arrival time                                                                   -0.7979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5123     0.5123
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__98_/CLK (DFFX1)   0.1732   0.0000   0.5123 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__98_/Q (DFFX1)   0.0392   0.2083   0.7206 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[637] (net)     2   6.4813   0.0000   0.7206 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1077/IN1 (MUX21X1)   0.0392  -0.0010 &   0.7196 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1077/Q (MUX21X1)   0.0410   0.0699   0.7895 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n641 (net)     1   4.5090   0.0000   0.7895 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__98_/D (DFFX1)   0.0410  -0.0059 &   0.7836 f
  data arrival time                                                                    0.7836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5437     0.5437
  clock reconvergence pessimism                                            -0.0292     0.5145
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__98_/CLK (DFFX1)   0.0000   0.5145 r
  library hold time                                                         0.0150     0.5295
  data required time                                                                   0.5295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5295
  data arrival time                                                                   -0.7836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5327     0.5327
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/CLK (DFFX1)   0.1557   0.0000   0.5327 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/Q (DFFX1)   0.0413   0.2085   0.7412 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[680] (net)     2   7.3756   0.0000   0.7412 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1033/IN1 (MUX21X1)   0.0413  -0.0012 &   0.7400 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1033/Q (MUX21X1)   0.0369   0.0670   0.8070 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n684 (net)     1   3.0731   0.0000   0.8070 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/D (DFFX1)   0.0369  -0.0024 &   0.8046 f
  data arrival time                                                                    0.8046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5611     0.5611
  clock reconvergence pessimism                                            -0.0253     0.5358
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/CLK (DFFX1)   0.0000   0.5358 r
  library hold time                                                         0.0147     0.5505
  data required time                                                                   0.5505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5505
  data arrival time                                                                   -0.8046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5270     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/CLK (DFFX1)   0.0814   0.0000   0.5270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/Q (DFFX1)   0.0391   0.1971   0.7241 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1002] (net)     2   6.3410   0.0000   0.7241 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U675/IN1 (MUX21X1)   0.0391   0.0001 &   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U675/Q (MUX21X1)   0.0366   0.0663   0.7905 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1006 (net)     1   2.9826   0.0000   0.7905 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/D (DFFX1)   0.0366   0.0000 &   0.7905 f
  data arrival time                                                                    0.7905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5553     0.5553
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__462_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0064     0.5363
  data required time                                                                   0.5363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5363
  data arrival time                                                                   -0.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2541


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5221     0.5221
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/CLK (DFFX1)   0.1301   0.0000   0.5221 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/Q (DFFX1)   0.0391   0.2045   0.7266 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[98] (net)     2   6.3807   0.0000   0.7266 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1681/IN1 (MUX21X1)   0.0391  -0.0015 &   0.7251 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1681/Q (MUX21X1)   0.0392   0.0684   0.7935 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n102 (net)     1   3.8765   0.0000   0.7935 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/D (DFFX1)   0.0392  -0.0019 &   0.7915 f
  data arrival time                                                                    0.7915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5503     0.5503
  clock reconvergence pessimism                                            -0.0253     0.5250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/CLK (DFFX1)   0.0000   0.5250 r
  library hold time                                                         0.0124     0.5373
  data required time                                                                   0.5373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5373
  data arrival time                                                                   -0.7915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5308     0.5308
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/CLK (DFFX1)   0.2698   0.0000   0.5308 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/Q (DFFX1)   0.0443   0.2196   0.7504 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[13] (net)     2   8.7994   0.0000   0.7504 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U107/IN1 (MUX21X1)   0.0443  -0.0066 &   0.7438 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U107/Q (MUX21X1)   0.0412   0.0710   0.8149 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n17 (net)     1   4.5429   0.0000   0.8149 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/D (DFFX1)   0.0412  -0.0045 &   0.8103 f
  data arrival time                                                                    0.8103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5593     0.5593
  clock reconvergence pessimism                                            -0.0245     0.5348
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__13_/CLK (DFFX1)   0.0000   0.5348 r
  library hold time                                                         0.0213     0.5561
  data required time                                                                   0.5561
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5561
  data arrival time                                                                   -0.8103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5215     0.5215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/CLK (DFFX1)   0.1301   0.0000   0.5215 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/Q (DFFX1)   0.0391   0.2045   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[573] (net)     2   6.3739   0.0000   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1152/IN1 (MUX21X1)   0.0391   0.0001 &   0.7261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1152/Q (MUX21X1)   0.0384   0.0678   0.7939 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n577 (net)     1   3.6230   0.0000   0.7939 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/D (DFFX1)   0.0384  -0.0028 &   0.7911 f
  data arrival time                                                                    0.7911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5497     0.5497
  clock reconvergence pessimism                                            -0.0253     0.5243
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__33_/CLK (DFFX1)   0.0000   0.5243 r
  library hold time                                                         0.0125     0.5369
  data required time                                                                   0.5369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5369
  data arrival time                                                                   -0.7911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5121     0.5121
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_/CLK (DFFX1)   0.1732   0.0000   0.5121 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_/Q (DFFX1)   0.0419   0.2104   0.7225 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[574] (net)     2   7.6346   0.0000   0.7225 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1146/IN1 (MUX21X1)   0.0419  -0.0045 &   0.7181 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1146/Q (MUX21X1)   0.0387   0.0685   0.7866 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n578 (net)     1   3.6922   0.0000   0.7866 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_/D (DFFX1)   0.0387  -0.0025 &   0.7841 f
  data arrival time                                                                    0.7841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5435     0.5435
  clock reconvergence pessimism                                            -0.0292     0.5144
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_/CLK (DFFX1)   0.0000   0.5144 r
  library hold time                                                         0.0156     0.5299
  data required time                                                                   0.5299
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5299
  data arrival time                                                                   -0.7841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5290     0.5290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/CLK (DFFX1)   0.2250   0.0000   0.5290 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/Q (DFFX1)   0.0363   0.2104   0.7394 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1049] (net)     2   5.3066   0.0000   0.7394 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U619/IN1 (MUX21X1)   0.0363   0.0001 &   0.7394 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U619/Q (MUX21X1)   0.0391   0.0678   0.8072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1053 (net)     1   3.8745   0.0000   0.8072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/D (DFFX1)   0.0391  -0.0023 &   0.8050 f
  data arrival time                                                                    0.8050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5607     0.5607
  clock reconvergence pessimism                                            -0.0292     0.5316
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__510_/CLK (DFFX1)   0.0000   0.5316 r
  library hold time                                                         0.0192     0.5507
  data required time                                                                   0.5507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5507
  data arrival time                                                                   -0.8050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5221     0.5221
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/CLK (DFFX1)   0.1301   0.0000   0.5221 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/Q (DFFX1)   0.0432   0.2077   0.7298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[47] (net)     2   8.1831   0.0000   0.7298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1738/IN1 (MUX21X1)   0.0432  -0.0043 &   0.7255 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1738/Q (MUX21X1)   0.0414   0.0710   0.7965 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n51 (net)     1   4.6262   0.0000   0.7965 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/D (DFFX1)   0.0414  -0.0055 &   0.7910 f
  data arrival time                                                                    0.7910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5503     0.5503
  clock reconvergence pessimism                                            -0.0253     0.5250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__47_/CLK (DFFX1)   0.0000   0.5250 r
  library hold time                                                         0.0118     0.5368
  data required time                                                                   0.5368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5368
  data arrival time                                                                   -0.7910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2542


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5270     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/CLK (DFFX1)   0.0814   0.0000   0.5270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/Q (DFFX1)   0.0455   0.2018   0.7288 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1006] (net)     2   9.1701   0.0000   0.7288 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U671/IN1 (MUX21X1)   0.0455  -0.0057 &   0.7232 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U671/Q (MUX21X1)   0.0365   0.0674   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1010 (net)     1   2.8862   0.0000   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/D (DFFX1)   0.0365   0.0000 &   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5553     0.5553
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__466_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0064     0.5364
  data required time                                                                   0.5364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5364
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5303     0.5303
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/CLK (DFFX1)   0.2698   0.0000   0.5303 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/Q (DFFX1)   0.0360   0.2133   0.7436 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[48] (net)     2   5.1861   0.0000   0.7436 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U67/IN2 (MUX21X1)   0.0360   0.0000 &   0.7437 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U67/Q (MUX21X1)   0.0372   0.0671   0.8107 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n52 (net)     1   3.2766   0.0000   0.8107 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/D (DFFX1)   0.0372   0.0000 &   0.8108 f
  data arrival time                                                                    0.8108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5589     0.5589
  clock reconvergence pessimism                                            -0.0245     0.5343
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__12_/CLK (DFFX1)   0.0000   0.5343 r
  library hold time                                                         0.0222     0.5565
  data required time                                                                   0.5565
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5565
  data arrival time                                                                   -0.8108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__279_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__279_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5187     0.5187
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__279_/CLK (DFFX1)   0.1982   0.0000   0.5187 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__279_/Q (DFFX1)   0.0376   0.2091   0.7278 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[279] (net)     2   5.8277   0.0000   0.7278 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1477/IN1 (MUX21X1)   0.0376  -0.0014 &   0.7264 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1477/Q (MUX21X1)   0.0382   0.0673   0.7937 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n283 (net)     1   3.5470   0.0000   0.7937 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__279_/D (DFFX1)   0.0382  -0.0009 &   0.7928 f
  data arrival time                                                                    0.7928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5502     0.5502
  clock reconvergence pessimism                                            -0.0292     0.5211
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__279_/CLK (DFFX1)   0.0000   0.5211 r
  library hold time                                                         0.0175     0.5385
  data required time                                                                   0.5385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5385
  data arrival time                                                                   -0.7928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5311     0.5311
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/CLK (DFFX1)   0.2698   0.0000   0.5311 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/Q (DFFX1)   0.0365   0.2137   0.7447 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[11] (net)     2   5.3964   0.0000   0.7447 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U109/IN1 (MUX21X1)   0.0365   0.0001 &   0.7448 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U109/Q (MUX21X1)   0.0376   0.0666   0.8114 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n15 (net)     1   3.3505   0.0000   0.8114 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/D (DFFX1)   0.0376   0.0000 &   0.8114 f
  data arrival time                                                                    0.8114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5596     0.5596
  clock reconvergence pessimism                                            -0.0245     0.5350
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/CLK (DFFX1)   0.0000   0.5350 r
  library hold time                                                         0.0221     0.5572
  data required time                                                                   0.5572
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5572
  data arrival time                                                                   -0.8114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/CLK (DFFX1)   0.1302   0.0000   0.5236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/Q (DFFX1)   0.0424   0.2071   0.7307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[54] (net)     2   7.8179   0.0000   0.7307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1730/IN1 (MUX21X1)   0.0424  -0.0043 &   0.7264 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1730/Q (MUX21X1)   0.0369   0.0672   0.7937 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n58 (net)     1   3.0826   0.0000   0.7937 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/D (DFFX1)   0.0369   0.0000 &   0.7937 f
  data arrival time                                                                    0.7937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5518     0.5518
  clock reconvergence pessimism                                            -0.0253     0.5265
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__54_/CLK (DFFX1)   0.0000   0.5265 r
  library hold time                                                         0.0129     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5125     0.5125
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/CLK (DFFX1)   0.1732   0.0000   0.5125 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/Q (DFFX1)   0.0400   0.2089   0.7215 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[95] (net)     2   6.8165   0.0000   0.7215 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1681/IN1 (MUX21X1)   0.0400  -0.0038 &   0.7177 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1681/Q (MUX21X1)   0.0375   0.0673   0.7849 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n99 (net)     1   3.3126   0.0000   0.7849 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/D (DFFX1)   0.0375   0.0000 &   0.7850 f
  data arrival time                                                                    0.7850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5440     0.5440
  clock reconvergence pessimism                                            -0.0292     0.5148
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__95_/CLK (DFFX1)   0.0000   0.5148 r
  library hold time                                                         0.0158     0.5306
  data required time                                                                   0.5306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5306
  data arrival time                                                                   -0.7850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2543


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5222     0.5222
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_/CLK (DFFX1)   0.1301   0.0000   0.5222 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_/Q (DFFX1)   0.0394   0.2047   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[49] (net)     2   6.4945   0.0000   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1735/IN1 (MUX21X1)   0.0394  -0.0033 &   0.7236 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1735/Q (MUX21X1)   0.0398   0.0690   0.7925 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n53 (net)     1   4.0979   0.0000   0.7925 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_/D (DFFX1)   0.0398  -0.0010 &   0.7916 f
  data arrival time                                                                    0.7916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5504     0.5504
  clock reconvergence pessimism                                            -0.0253     0.5250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__49_/CLK (DFFX1)   0.0000   0.5250 r
  library hold time                                                         0.0122     0.5372
  data required time                                                                   0.5372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5372
  data arrival time                                                                   -0.7916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/CLK (DFFX1)   0.2698   0.0000   0.5271 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/Q (DFFX1)   0.0380   0.2149   0.7420 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[31] (net)     2   6.0592   0.0000   0.7420 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U88/IN1 (MUX21X1)   0.0380   0.0001 &   0.7421 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U88/Q (MUX21X1)   0.0396   0.0686   0.8106 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n35 (net)     1   4.0470   0.0000   0.8106 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/D (DFFX1)   0.0396  -0.0037 &   0.8070 f
  data arrival time                                                                    0.8070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5555     0.5555
  clock reconvergence pessimism                                            -0.0245     0.5309
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__31_/CLK (DFFX1)   0.0000   0.5309 r
  library hold time                                                         0.0217     0.5526
  data required time                                                                   0.5526
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5526
  data arrival time                                                                   -0.8070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5102     0.5102
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_/CLK (DFFX1)   0.1833   0.0000   0.5102 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_/Q (DFFX1)   0.0361   0.2066   0.7168 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[305] (net)     2   5.1387   0.0000   0.7168 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1448/IN1 (MUX21X1)   0.0361   0.0000 &   0.7168 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1448/Q (MUX21X1)   0.0389   0.0676   0.7844 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n309 (net)     1   3.8017   0.0000   0.7844 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_/D (DFFX1)   0.0389  -0.0014 &   0.7830 f
  data arrival time                                                                    0.7830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5416     0.5416
  clock reconvergence pessimism                                            -0.0292     0.5124
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__305_/CLK (DFFX1)   0.0000   0.5124 r
  library hold time                                                         0.0163     0.5286
  data required time                                                                   0.5286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5286
  data arrival time                                                                   -0.7830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5252     0.5252
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_/CLK (DFFX1)   0.0814   0.0000   0.5252 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_/Q (DFFX1)   0.0431   0.2002   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1038] (net)     2   8.0856   0.0000   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U635/IN1 (MUX21X1)   0.0431  -0.0054 &   0.7199 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U635/Q (MUX21X1)   0.0382   0.0686   0.7885 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1042 (net)     1   3.5946   0.0000   0.7885 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_/D (DFFX1)   0.0382   0.0000 &   0.7885 f
  data arrival time                                                                    0.7885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5534     0.5534
  clock reconvergence pessimism                                            -0.0253     0.5281
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__498_/CLK (DFFX1)   0.0000   0.5281 r
  library hold time                                                         0.0061     0.5342
  data required time                                                                   0.5342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5342
  data arrival time                                                                   -0.7885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5285     0.5285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/CLK (DFFX1)   0.1057   0.0000   0.5285 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/Q (DFFX1)   0.0380   0.1999   0.7285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[408] (net)     2   5.8702   0.0000   0.7285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1336/IN1 (MUX21X1)   0.0380   0.0001 &   0.7286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1336/Q (MUX21X1)   0.0416   0.0702   0.7987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n412 (net)     1   4.7382   0.0000   0.7987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/D (DFFX1)   0.0416  -0.0042 &   0.7946 f
  data arrival time                                                                    0.7946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5569     0.5569
  clock reconvergence pessimism                                            -0.0253     0.5315
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__408_/CLK (DFFX1)   0.0000   0.5315 r
  library hold time                                                         0.0087     0.5402
  data required time                                                                   0.5402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5402
  data arrival time                                                                   -0.7946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5290     0.5290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_/CLK (DFFX1)   0.2250   0.0000   0.5290 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_/Q (DFFX1)   0.0383   0.2120   0.7410 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[506] (net)     2   6.1564   0.0000   0.7410 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1224/IN1 (MUX21X1)   0.0383  -0.0038 &   0.7373 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1224/Q (MUX21X1)   0.0407   0.0695   0.8068 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n510 (net)     1   4.4278   0.0000   0.8068 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_/D (DFFX1)   0.0407  -0.0020 &   0.8048 f
  data arrival time                                                                    0.8048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5608     0.5608
  clock reconvergence pessimism                                            -0.0292     0.5316
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__506_/CLK (DFFX1)   0.0000   0.5316 r
  library hold time                                                         0.0188     0.5504
  data required time                                                                   0.5504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5504
  data arrival time                                                                   -0.8048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5307     0.5307
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/CLK (DFFX1)   0.2698   0.0000   0.5307 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/Q (DFFX1)   0.0427   0.2185   0.7492 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[40] (net)     2   8.0907   0.0000   0.7492 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U76/IN2 (MUX21X1)   0.0427  -0.0051 &   0.7441 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U76/Q (MUX21X1)   0.0391   0.0701   0.8142 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n44 (net)     1   3.9321   0.0000   0.8142 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/D (DFFX1)   0.0391  -0.0033 &   0.8108 f
  data arrival time                                                                    0.8108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5592     0.5592
  clock reconvergence pessimism                                            -0.0245     0.5347
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__4_/CLK (DFFX1)   0.0000   0.5347 r
  library hold time                                                         0.0218     0.5565
  data required time                                                                   0.5565
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5565
  data arrival time                                                                   -0.8108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5270     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_/CLK (DFFX1)   0.0814   0.0000   0.5270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_/Q (DFFX1)   0.0368   0.1952   0.7223 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[469] (net)     2   5.3668   0.0000   0.7223 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1268/IN1 (MUX21X1)   0.0368   0.0001 &   0.7224 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1268/Q (MUX21X1)   0.0390   0.0687   0.7910 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n473 (net)     1   4.1968   0.0000   0.7910 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_/D (DFFX1)   0.0390  -0.0007 &   0.7903 f
  data arrival time                                                                    0.7903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5553     0.5553
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__469_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0059     0.5359
  data required time                                                                   0.5359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5359
  data arrival time                                                                   -0.7903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5266     0.5266
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/CLK (DFFX1)   0.0814   0.0000   0.5266 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/Q (DFFX1)   0.0418   0.1993   0.7258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[478] (net)     2   7.4974   0.0000   0.7258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1259/IN1 (MUX21X1)   0.0418  -0.0019 &   0.7239 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1259/Q (MUX21X1)   0.0419   0.0711   0.7950 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n482 (net)     1   4.7956   0.0000   0.7950 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/D (DFFX1)   0.0419  -0.0057 &   0.7894 f
  data arrival time                                                                    0.7894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5549     0.5549
  clock reconvergence pessimism                                            -0.0253     0.5295
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__478_/CLK (DFFX1)   0.0000   0.5295 r
  library hold time                                                         0.0054     0.5350
  data required time                                                                   0.5350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5350
  data arrival time                                                                   -0.7894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5307     0.5307
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/CLK (DFFX1)   0.2252   0.0000   0.5307 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/Q (DFFX1)   0.0381   0.2118   0.7426 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1026] (net)     2   6.0668   0.0000   0.7426 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U645/IN1 (MUX21X1)   0.0381  -0.0023 &   0.7403 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U645/Q (MUX21X1)   0.0377   0.0670   0.8072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1030 (net)     1   3.3652   0.0000   0.8072 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/D (DFFX1)   0.0377   0.0000 &   0.8073 f
  data arrival time                                                                    0.8073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5625     0.5625
  clock reconvergence pessimism                                            -0.0292     0.5333
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__487_/CLK (DFFX1)   0.0000   0.5333 r
  library hold time                                                         0.0195     0.5529
  data required time                                                                   0.5529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5529
  data arrival time                                                                   -0.8073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5366     0.5366
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_/CLK (DFFX1)   0.1560   0.0000   0.5366 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_/Q (DFFX1)   0.0408   0.2081   0.7447 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[74] (net)     2   7.1356   0.0000   0.7447 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1707/IN1 (MUX21X1)   0.0408  -0.0014 &   0.7433 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1707/Q (MUX21X1)   0.0418   0.0708   0.8141 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n78 (net)     1   4.7633   0.0000   0.8141 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_/D (DFFX1)   0.0418  -0.0063 &   0.8078 f
  data arrival time                                                                    0.8078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5651     0.5651
  clock reconvergence pessimism                                            -0.0253     0.5397
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__74_/CLK (DFFX1)   0.0000   0.5397 r
  library hold time                                                         0.0136     0.5533
  data required time                                                                   0.5533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5533
  data arrival time                                                                   -0.8078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5231     0.5231
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__44_/CLK (DFFX1)   0.1302   0.0000   0.5231 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__44_/Q (DFFX1)   0.0375   0.2032   0.7263 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[44] (net)     2   5.6877   0.0000   0.7263 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1741/IN1 (MUX21X1)   0.0375  -0.0005 &   0.7258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1741/Q (MUX21X1)   0.0387   0.0677   0.7935 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n48 (net)     1   3.7334   0.0000   0.7935 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__44_/D (DFFX1)   0.0387  -0.0007 &   0.7929 f
  data arrival time                                                                    0.7929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5513     0.5513
  clock reconvergence pessimism                                            -0.0253     0.5260
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__44_/CLK (DFFX1)   0.0000   0.5260 r
  library hold time                                                         0.0125     0.5384
  data required time                                                                   0.5384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5384
  data arrival time                                                                   -0.7929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5214     0.5214
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/CLK (DFFX1)   0.1301   0.0000   0.5214 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/Q (DFFX1)   0.0392   0.2045   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1] (net)     2   6.4002   0.0000   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1788/IN1 (MUX21X1)   0.0392   0.0001 &   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1788/Q (MUX21X1)   0.0359   0.0658   0.7918 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n5 (net)     1   2.7651   0.0000   0.7918 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/D (DFFX1)   0.0359   0.0000 &   0.7919 f
  data arrival time                                                                    0.7919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5496     0.5496
  clock reconvergence pessimism                                            -0.0253     0.5243
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__1_/CLK (DFFX1)   0.0000   0.5243 r
  library hold time                                                         0.0131     0.5374
  data required time                                                                   0.5374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5374
  data arrival time                                                                   -0.7919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5282     0.5282
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_/CLK (DFFX1)   0.1057   0.0000   0.5282 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_/Q (DFFX1)   0.0364   0.1987   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[405] (net)     2   5.2012   0.0000   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1340/IN1 (MUX21X1)   0.0364   0.0001 &   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1340/Q (MUX21X1)   0.0391   0.0678   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n409 (net)     1   3.8854   0.0000   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_/D (DFFX1)   0.0391   0.0001 &   0.7948 f
  data arrival time                                                                    0.7948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5565     0.5565
  clock reconvergence pessimism                                            -0.0253     0.5312
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__405_/CLK (DFFX1)   0.0000   0.5312 r
  library hold time                                                         0.0092     0.5404
  data required time                                                                   0.5404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5404
  data arrival time                                                                   -0.7948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5108     0.5108
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_/CLK (DFFX1)   0.1834   0.0000   0.5108 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_/Q (DFFX1)   0.0381   0.2082   0.7191 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[448] (net)     2   6.0018   0.0000   0.7191 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1289/IN1 (MUX21X1)   0.0381  -0.0029 &   0.7162 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1289/Q (MUX21X1)   0.0384   0.0676   0.7838 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n452 (net)     1   3.6297   0.0000   0.7838 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_/D (DFFX1)   0.0384   0.0000 &   0.7838 f
  data arrival time                                                                    0.7838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5422     0.5422
  clock reconvergence pessimism                                            -0.0292     0.5130
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__448_/CLK (DFFX1)   0.0000   0.5130 r
  library hold time                                                         0.0164     0.5294
  data required time                                                                   0.5294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5294
  data arrival time                                                                   -0.7838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5365     0.5365
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_/CLK (DFFX1)   0.1560   0.0000   0.5365 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_/Q (DFFX1)   0.0362   0.2043   0.7409 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[123] (net)     2   5.1498   0.0000   0.7409 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1653/IN1 (MUX21X1)   0.0362   0.0001 &   0.7409 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1653/Q (MUX21X1)   0.0387   0.0675   0.8084 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n127 (net)     1   3.7470   0.0000   0.8084 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_/D (DFFX1)   0.0387   0.0000 &   0.8084 f
  data arrival time                                                                    0.8084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5650     0.5650
  clock reconvergence pessimism                                            -0.0253     0.5397
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__123_/CLK (DFFX1)   0.0000   0.5397 r
  library hold time                                                         0.0143     0.5540
  data required time                                                                   0.5540
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5540
  data arrival time                                                                   -0.8084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_/CLK (DFFX1)   0.2698   0.0000   0.5271 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_/Q (DFFX1)   0.0383   0.2152   0.7423 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[27] (net)     2   6.1872   0.0000   0.7423 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U92/IN1 (MUX21X1)   0.0383   0.0001 &   0.7424 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U92/Q (MUX21X1)   0.0359   0.0656   0.8079 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n31 (net)     1   2.7485   0.0000   0.8079 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_/D (DFFX1)   0.0359   0.0000 &   0.8080 f
  data arrival time                                                                    0.8080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5556     0.5556
  clock reconvergence pessimism                                            -0.0245     0.5310
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__27_/CLK (DFFX1)   0.0000   0.5310 r
  library hold time                                                         0.0225     0.5535
  data required time                                                                   0.5535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5535
  data arrival time                                                                   -0.8080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5224     0.5224
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_/CLK (DFFX1)   0.2061   0.0000   0.5224 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_/Q (DFFX1)   0.0363   0.2087   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[151] (net)     2   5.2665   0.0000   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1619/IN1 (MUX21X1)   0.0363   0.0001 &   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1619/Q (MUX21X1)   0.0407   0.0691   0.8003 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n155 (net)     1   4.4316   0.0000   0.8003 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_/D (DFFX1)   0.0407  -0.0035 &   0.7968 f
  data arrival time                                                                    0.7968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5540     0.5540
  clock reconvergence pessimism                                            -0.0292     0.5249
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__151_/CLK (DFFX1)   0.0000   0.5249 r
  library hold time                                                         0.0175     0.5423
  data required time                                                                   0.5423
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5423
  data arrival time                                                                   -0.7968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2544


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5362     0.5362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/CLK (DFFX1)   0.1560   0.0000   0.5362 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/Q (DFFX1)   0.0383   0.2060   0.7423 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[548] (net)     2   6.0520   0.0000   0.7423 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1179/IN1 (MUX21X1)   0.0383   0.0000 &   0.7423 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1179/Q (MUX21X1)   0.0368   0.0663   0.8086 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n552 (net)     1   3.0566   0.0000   0.8086 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/D (DFFX1)   0.0368   0.0000 &   0.8086 f
  data arrival time                                                                    0.8086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5647     0.5647
  clock reconvergence pessimism                                            -0.0253     0.5394
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__8_/CLK (DFFX1)   0.0000   0.5394 r
  library hold time                                                         0.0148     0.5541
  data required time                                                                   0.5541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5541
  data arrival time                                                                   -0.8086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_/CLK (DFFX1)   0.1557   0.0000   0.5326 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_/Q (DFFX1)   0.0395   0.2070   0.7397 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[543] (net)     2   6.5969   0.0000   0.7397 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1184/IN1 (MUX21X1)   0.0395  -0.0007 &   0.7389 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1184/Q (MUX21X1)   0.0376   0.0672   0.8061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n547 (net)     1   3.3331   0.0000   0.8061 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_/D (DFFX1)   0.0376  -0.0014 &   0.8048 f
  data arrival time                                                                    0.8048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5610     0.5610
  clock reconvergence pessimism                                            -0.0253     0.5357
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__3_/CLK (DFFX1)   0.0000   0.5357 r
  library hold time                                                         0.0146     0.5503
  data required time                                                                   0.5503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5503
  data arrival time                                                                   -0.8048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5233     0.5233
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_/CLK (DFFX1)   0.1302   0.0000   0.5233 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_/Q (DFFX1)   0.0393   0.2047   0.7280 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[595] (net)     2   6.4840   0.0000   0.7280 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1127/IN1 (MUX21X1)   0.0393  -0.0032 &   0.7248 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1127/Q (MUX21X1)   0.0408   0.0697   0.7945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n599 (net)     1   4.4348   0.0000   0.7945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_/D (DFFX1)   0.0408  -0.0019 &   0.7926 f
  data arrival time                                                                    0.7926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5515     0.5515
  clock reconvergence pessimism                                            -0.0253     0.5262
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__55_/CLK (DFFX1)   0.0000   0.5262 r
  library hold time                                                         0.0120     0.5381
  data required time                                                                   0.5381
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5381
  data arrival time                                                                   -0.7926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5191     0.5191
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_/CLK (DFFX1)   0.1982   0.0000   0.5191 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_/Q (DFFX1)   0.0378   0.2093   0.7284 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[869] (net)     2   5.9034   0.0000   0.7284 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U819/IN1 (MUX21X1)   0.0378   0.0000 &   0.7284 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U819/Q (MUX21X1)   0.0363   0.0658   0.7942 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n873 (net)     1   2.8876   0.0000   0.7942 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_/D (DFFX1)   0.0363  -0.0003 &   0.7939 f
  data arrival time                                                                    0.7939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5507     0.5507
  clock reconvergence pessimism                                            -0.0292     0.5215
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__330_/CLK (DFFX1)   0.0000   0.5215 r
  library hold time                                                         0.0179     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__484_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__484_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__484_/CLK (DFFX1)   0.0814   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__484_/Q (DFFX1)   0.0389   0.1970   0.7210 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[484] (net)     2   6.2863   0.0000   0.7210 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1252/IN1 (MUX21X1)   0.0389  -0.0027 &   0.7184 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1252/Q (MUX21X1)   0.0440   0.0722   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n488 (net)     1   5.5302   0.0000   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__484_/D (DFFX1)   0.0440  -0.0040 &   0.7866 f
  data arrival time                                                                    0.7866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__484_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0051     0.5320
  data required time                                                                   0.5320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5320
  data arrival time                                                                   -0.7866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5237     0.5237
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.2053   0.0000   0.5237 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/Q (DFFX1)   0.0381   0.2102   0.7339 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1059] (net)     2   6.0543   0.0000   0.7339 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U608/IN1 (MUX21X1)   0.0381   0.0001 &   0.7340 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U608/Q (MUX21X1)   0.0376   0.0669   0.8009 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1063 (net)     1   3.3433   0.0000   0.8009 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/D (DFFX1)   0.0376  -0.0020 &   0.7989 f
  data arrival time                                                                    0.7989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5554     0.5554
  clock reconvergence pessimism                                            -0.0292     0.5262
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__520_/CLK (DFFX1)   0.0000   0.5262 r
  library hold time                                                         0.0181     0.5443
  data required time                                                                   0.5443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5443
  data arrival time                                                                   -0.7989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2545


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__204_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5342     0.5342
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__204_/CLK (DFFX1)   0.0850   0.0000   0.5342 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__204_/Q (DFFX1)   0.0431   0.2007   0.7349 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[204] (net)     2   8.0977   0.0000   0.7349 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1563/IN1 (MUX21X1)   0.0431  -0.0055 &   0.7294 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1563/Q (MUX21X1)   0.0475   0.0759   0.8053 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n208 (net)     1   6.7133   0.0000   0.8053 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__204_/D (DFFX1)   0.0475  -0.0085 &   0.7968 f
  data arrival time                                                                    0.7968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5626     0.5626
  clock reconvergence pessimism                                            -0.0253     0.5373
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__204_/CLK (DFFX1)   0.0000   0.5373 r
  library hold time                                                         0.0049     0.5422
  data required time                                                                   0.5422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5422
  data arrival time                                                                   -0.7968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5390     0.5390
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/CLK (DFFX1)   0.0850   0.0000   0.5390 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/Q (DFFX1)   0.0407   0.1989   0.7379 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[271] (net)     2   7.0255   0.0000   0.7379 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1489/IN1 (MUX21X1)   0.0407  -0.0012 &   0.7367 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1489/Q (MUX21X1)   0.0436   0.0723   0.8090 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n275 (net)     1   5.4093   0.0000   0.8090 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/D (DFFX1)   0.0436  -0.0067 &   0.8024 f
  data arrival time                                                                    0.8024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5675     0.5675
  clock reconvergence pessimism                                            -0.0253     0.5422
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__271_/CLK (DFFX1)   0.0000   0.5422 r
  library hold time                                                         0.0056     0.5478
  data required time                                                                   0.5478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5478
  data arrival time                                                                   -0.8024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_/CLK (DFFX1)   0.0814   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_/Q (DFFX1)   0.0386   0.1967   0.7208 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[68] (net)     2   6.1524   0.0000   0.7208 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1715/IN1 (MUX21X1)   0.0386   0.0001 &   0.7209 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1715/Q (MUX21X1)   0.0374   0.0669   0.7877 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n72 (net)     1   3.2663   0.0000   0.7877 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_/D (DFFX1)   0.0374   0.0000 &   0.7878 f
  data arrival time                                                                    0.7878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__68_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0062     0.5332
  data required time                                                                   0.5332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5332
  data arrival time                                                                   -0.7878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5229     0.5229
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/CLK (DFFX1)   0.1970   0.0000   0.5229 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/Q (DFFX1)   0.0403   0.2112   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[367] (net)     2   6.9636   0.0000   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1379/IN1 (MUX21X1)   0.0403  -0.0039 &   0.7302 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1379/Q (MUX21X1)   0.0409   0.0700   0.8002 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n371 (net)     1   4.4714   0.0000   0.8002 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/D (DFFX1)   0.0409  -0.0035 &   0.7968 f
  data arrival time                                                                    0.7968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5546     0.5546
  clock reconvergence pessimism                                            -0.0292     0.5254
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__367_/CLK (DFFX1)   0.0000   0.5254 r
  library hold time                                                         0.0168     0.5422
  data required time                                                                   0.5422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5422
  data arrival time                                                                   -0.7968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/CLK (DFFX1)   0.2252   0.0000   0.5323 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/Q (DFFX1)   0.0360   0.2102   0.7425 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[487] (net)     2   5.1842   0.0000   0.7425 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1246/IN1 (MUX21X1)   0.0360   0.0000 &   0.7425 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1246/Q (MUX21X1)   0.0376   0.0665   0.8091 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n491 (net)     1   3.3517   0.0000   0.8091 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/D (DFFX1)   0.0376   0.0000 &   0.8091 f
  data arrival time                                                                    0.8091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5641     0.5641
  clock reconvergence pessimism                                            -0.0292     0.5349
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__487_/CLK (DFFX1)   0.0000   0.5349 r
  library hold time                                                         0.0196     0.5545
  data required time                                                                   0.5545
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5545
  data arrival time                                                                   -0.8091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__447_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__447_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__447_/CLK (DFFX1)   0.1062   0.0000   0.5323 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__447_/Q (DFFX1)   0.0391   0.2009   0.7332 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[447] (net)     2   6.3612   0.0000   0.7332 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1293/IN1 (MUX21X1)   0.0391   0.0001 &   0.7333 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1293/Q (MUX21X1)   0.0364   0.0665   0.7997 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n451 (net)     1   3.0575   0.0000   0.7997 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__447_/D (DFFX1)   0.0364   0.0000 &   0.7998 f
  data arrival time                                                                    0.7998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5607     0.5607
  clock reconvergence pessimism                                            -0.0253     0.5353
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__447_/CLK (DFFX1)   0.0000   0.5353 r
  library hold time                                                         0.0098     0.5452
  data required time                                                                   0.5452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5452
  data arrival time                                                                   -0.7998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5299     0.5299
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_/CLK (DFFX1)   0.1021   0.0000   0.5299 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_/Q (DFFX1)   0.0393   0.2004   0.7304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[437] (net)     2   6.4320   0.0000   0.7304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1304/IN1 (MUX21X1)   0.0393  -0.0007 &   0.7297 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1304/Q (MUX21X1)   0.0414   0.0702   0.7999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n441 (net)     1   4.6507   0.0000   0.7999 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_/D (DFFX1)   0.0414  -0.0041 &   0.7958 f
  data arrival time                                                                    0.7958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5583     0.5583
  clock reconvergence pessimism                                            -0.0253     0.5329
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__437_/CLK (DFFX1)   0.0000   0.5329 r
  library hold time                                                         0.0082     0.5412
  data required time                                                                   0.5412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5412
  data arrival time                                                                   -0.7958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5270     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_/CLK (DFFX1)   0.0814   0.0000   0.5270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_/Q (DFFX1)   0.0373   0.1956   0.7226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[507] (net)     2   5.5654   0.0000   0.7226 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1226/IN1 (MUX21X1)   0.0373   0.0001 &   0.7227 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1226/Q (MUX21X1)   0.0385   0.0679   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n511 (net)     1   3.8147   0.0000   0.7906 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_/D (DFFX1)   0.0385   0.0001 &   0.7906 f
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5553     0.5553
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__507_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0060     0.5360
  data required time                                                                   0.5360
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5360
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5293     0.5293
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/CLK (DFFX1)   0.2698   0.0000   0.5293 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/Q (DFFX1)   0.0379   0.2148   0.7441 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[15] (net)     2   6.0054   0.0000   0.7441 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U105/IN1 (MUX21X1)   0.0379  -0.0009 &   0.7432 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U105/Q (MUX21X1)   0.0395   0.0685   0.8116 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n19 (net)     1   4.0138   0.0000   0.8116 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/D (DFFX1)   0.0395  -0.0021 &   0.8095 f
  data arrival time                                                                    0.8095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5578     0.5578
  clock reconvergence pessimism                                            -0.0245     0.5332
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__15_/CLK (DFFX1)   0.0000   0.5332 r
  library hold time                                                         0.0217     0.5549
  data required time                                                                   0.5549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5549
  data arrival time                                                                   -0.8095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5117     0.5117
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/CLK (DFFX1)   0.1732   0.0000   0.5117 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/Q (DFFX1)   0.0376   0.2070   0.7187 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[679] (net)     2   5.7925   0.0000   0.7187 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1031/IN1 (MUX21X1)   0.0376   0.0001 &   0.7188 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1031/Q (MUX21X1)   0.0367   0.0661   0.7849 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n683 (net)     1   3.0521   0.0000   0.7849 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/D (DFFX1)   0.0367  -0.0003 &   0.7846 f
  data arrival time                                                                    0.7846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5431     0.5431
  clock reconvergence pessimism                                            -0.0292     0.5139
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__140_/CLK (DFFX1)   0.0000   0.5139 r
  library hold time                                                         0.0160     0.5300
  data required time                                                                   0.5300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5300
  data arrival time                                                                   -0.7846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5270     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/CLK (DFFX1)   0.0814   0.0000   0.5270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/Q (DFFX1)   0.0406   0.1983   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[468] (net)     2   6.9808   0.0000   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1269/IN1 (MUX21X1)   0.0406  -0.0008 &   0.7245 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1269/Q (MUX21X1)   0.0408   0.0700   0.7945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n472 (net)     1   4.4228   0.0000   0.7945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/D (DFFX1)   0.0408  -0.0043 &   0.7902 f
  data arrival time                                                                    0.7902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5553     0.5553
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0056     0.5356
  data required time                                                                   0.5356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5356
  data arrival time                                                                   -0.7902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5220     0.5220
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_/CLK (DFFX1)   0.1969   0.0000   0.5220 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_/Q (DFFX1)   0.0388   0.2100   0.7319 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[757] (net)     2   6.3190   0.0000   0.7319 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U943/IN1 (MUX21X1)   0.0388   0.0001 &   0.7320 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U943/Q (MUX21X1)   0.0351   0.0651   0.7971 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n761 (net)     1   2.4960   0.0000   0.7971 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_/D (DFFX1)   0.0351   0.0000 &   0.7971 f
  data arrival time                                                                    0.7971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5536     0.5536
  clock reconvergence pessimism                                            -0.0292     0.5244
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__218_/CLK (DFFX1)   0.0000   0.5244 r
  library hold time                                                         0.0181     0.5425
  data required time                                                                   0.5425
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5425
  data arrival time                                                                   -0.7971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5123     0.5123
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__99_/CLK (DFFX1)   0.1732   0.0000   0.5123 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__99_/Q (DFFX1)   0.0389   0.2081   0.7204 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[638] (net)     2   6.3644   0.0000   0.7204 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1076/IN1 (MUX21X1)   0.0389   0.0001 &   0.7204 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1076/Q (MUX21X1)   0.0402   0.0692   0.7896 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n642 (net)     1   4.2204   0.0000   0.7896 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__99_/D (DFFX1)   0.0402  -0.0052 &   0.7844 f
  data arrival time                                                                    0.7844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5437     0.5437
  clock reconvergence pessimism                                            -0.0292     0.5145
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__99_/CLK (DFFX1)   0.0000   0.5145 r
  library hold time                                                         0.0152     0.5298
  data required time                                                                   0.5298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5298
  data arrival time                                                                   -0.7844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5305     0.5305
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/CLK (DFFX1)   0.2698   0.0000   0.5305 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/Q (DFFX1)   0.0359   0.2132   0.7437 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[45] (net)     2   5.1556   0.0000   0.7437 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U70/IN2 (MUX21X1)   0.0359   0.0001 &   0.7438 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U70/Q (MUX21X1)   0.0376   0.0674   0.8112 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n49 (net)     1   3.4134   0.0000   0.8112 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/D (DFFX1)   0.0376   0.0000 &   0.8112 f
  data arrival time                                                                    0.8112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5590     0.5590
  clock reconvergence pessimism                                            -0.0245     0.5345
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__9_/CLK (DFFX1)   0.0000   0.5345 r
  library hold time                                                         0.0221     0.5566
  data required time                                                                   0.5566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5566
  data arrival time                                                                   -0.8112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5277     0.5277
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_/CLK (DFFX1)   0.1021   0.0000   0.5277 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_/Q (DFFX1)   0.0380   0.1994   0.7271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[426] (net)     2   5.8817   0.0000   0.7271 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1317/IN1 (MUX21X1)   0.0380   0.0001 &   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1317/Q (MUX21X1)   0.0413   0.0699   0.7971 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n430 (net)     1   4.6360   0.0000   0.7971 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_/D (DFFX1)   0.0413  -0.0035 &   0.7936 f
  data arrival time                                                                    0.7936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5560     0.5560
  clock reconvergence pessimism                                            -0.0253     0.5307
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__426_/CLK (DFFX1)   0.0000   0.5307 r
  library hold time                                                         0.0083     0.5389
  data required time                                                                   0.5389
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5389
  data arrival time                                                                   -0.7936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5236     0.5236
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__114_/CLK (DFFX1)   0.1302   0.0000   0.5236 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__114_/Q (DFFX1)   0.0381   0.2037   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[114] (net)     2   5.9288   0.0000   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1663/IN1 (MUX21X1)   0.0381   0.0001 &   0.7273 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1663/Q (MUX21X1)   0.0372   0.0666   0.7939 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n118 (net)     1   3.2116   0.0000   0.7939 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__114_/D (DFFX1)   0.0372   0.0000 &   0.7940 f
  data arrival time                                                                    0.7940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5518     0.5518
  clock reconvergence pessimism                                            -0.0253     0.5265
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__114_/CLK (DFFX1)   0.0000   0.5265 r
  library hold time                                                         0.0128     0.5393
  data required time                                                                   0.5393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5393
  data arrival time                                                                   -0.7940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2546


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5293     0.5293
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/CLK (DFFX1)   0.1059   0.0000   0.5293 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/Q (DFFX1)   0.0419   0.2031   0.7324 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[939] (net)     2   7.5512   0.0000   0.7324 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U744/IN1 (MUX21X1)   0.0419   0.0001 &   0.7325 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U744/Q (MUX21X1)   0.0386   0.0689   0.8014 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n943 (net)     1   3.8621   0.0000   0.8014 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/D (DFFX1)   0.0386  -0.0051 &   0.7963 f
  data arrival time                                                                    0.7963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5576     0.5576
  clock reconvergence pessimism                                            -0.0253     0.5323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__399_/CLK (DFFX1)   0.0000   0.5323 r
  library hold time                                                         0.0093     0.5416
  data required time                                                                   0.5416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5416
  data arrival time                                                                   -0.7963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5365     0.5365
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__123_/CLK (DFFX1)   0.1560   0.0000   0.5365 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__123_/Q (DFFX1)   0.0419   0.2090   0.7455 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[663] (net)     2   7.6258   0.0000   0.7455 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1051/IN1 (MUX21X1)   0.0419  -0.0033 &   0.7422 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1051/Q (MUX21X1)   0.0381   0.0681   0.8103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n667 (net)     1   3.4992   0.0000   0.8103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__123_/D (DFFX1)   0.0381  -0.0014 &   0.8088 f
  data arrival time                                                                    0.8088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5650     0.5650
  clock reconvergence pessimism                                            -0.0253     0.5397
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__123_/CLK (DFFX1)   0.0000   0.5397 r
  library hold time                                                         0.0145     0.5541
  data required time                                                                   0.5541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5541
  data arrival time                                                                   -0.8088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5168     0.5168
  bp_fe_pc_gen_1/pc_f2_reg_39_/CLK (DFFX1)                        0.2065    0.0000     0.5168 r
  bp_fe_pc_gen_1/pc_f2_reg_39_/Q (DFFX1)                          0.0348    0.2076     0.7244 f
  bp_fe_pc_gen_1/pc_f2[39] (net)                2       4.6238              0.0000     0.7244 f
  bp_fe_pc_gen_1/U763/IN4 (AO22X1)                                0.0348    0.0000 &   0.7244 f
  bp_fe_pc_gen_1/U763/Q (AO22X1)                                  0.0364    0.0707     0.7951 f
  bp_fe_pc_gen_1/n347 (net)                     1       3.7331              0.0000     0.7951 f
  bp_fe_pc_gen_1/pc_f2_reg_39_/D (DFFX1)                          0.0364   -0.0016 &   0.7935 f
  data arrival time                                                                    0.7935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5451     0.5451
  clock reconvergence pessimism                                            -0.0248     0.5203
  bp_fe_pc_gen_1/pc_f2_reg_39_/CLK (DFFX1)                                  0.0000     0.5203 r
  library hold time                                                         0.0185     0.5387
  data required time                                                                   0.5387
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5387
  data arrival time                                                                   -0.7935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__217_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__217_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5110     0.5110
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__217_/CLK (DFFX1)   0.1834   0.0000   0.5110 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__217_/Q (DFFX1)   0.0395   0.2094   0.7204 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[217] (net)     2   6.6199   0.0000   0.7204 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1545/IN1 (MUX21X1)   0.0395  -0.0004 &   0.7200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1545/Q (MUX21X1)   0.0350   0.0651   0.7851 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n221 (net)     1   2.4430   0.0000   0.7851 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__217_/D (DFFX1)   0.0350   0.0000 &   0.7851 f
  data arrival time                                                                    0.7851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5424     0.5424
  clock reconvergence pessimism                                            -0.0292     0.5133
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__217_/CLK (DFFX1)   0.0000   0.5133 r
  library hold time                                                         0.0171     0.5304
  data required time                                                                   0.5304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5304
  data arrival time                                                                   -0.7851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__286_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__286_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5390     0.5390
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__286_/CLK (DFFX1)   0.0850   0.0000   0.5390 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__286_/Q (DFFX1)   0.0380   0.1967   0.7357 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[286] (net)     2   5.8631   0.0000   0.7357 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1473/IN1 (MUX21X1)   0.0380   0.0001 &   0.7358 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1473/Q (MUX21X1)   0.0417   0.0702   0.8060 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n290 (net)     1   4.7578   0.0000   0.8060 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__286_/D (DFFX1)   0.0417  -0.0031 &   0.8029 f
  data arrival time                                                                    0.8029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5676     0.5676
  clock reconvergence pessimism                                            -0.0253     0.5422
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__286_/CLK (DFFX1)   0.0000   0.5422 r
  library hold time                                                         0.0059     0.5482
  data required time                                                                   0.5482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5482
  data arrival time                                                                   -0.8029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5353     0.5353
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_/CLK (DFFX1)   0.1560   0.0000   0.5353 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_/Q (DFFX1)   0.0376   0.2055   0.7408 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[648] (net)     2   5.7588   0.0000   0.7408 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1067/IN1 (MUX21X1)   0.0376   0.0001 &   0.7409 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1067/Q (MUX21X1)   0.0376   0.0669   0.8078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n652 (net)     1   3.3580   0.0000   0.8078 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_/D (DFFX1)   0.0376   0.0000 &   0.8078 f
  data arrival time                                                                    0.8078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5638     0.5638
  clock reconvergence pessimism                                            -0.0253     0.5385
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__108_/CLK (DFFX1)   0.0000   0.5385 r
  library hold time                                                         0.0146     0.5531
  data required time                                                                   0.5531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5531
  data arrival time                                                                   -0.8078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2547


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5367     0.5367
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__122_/CLK (DFFX1)   0.1560   0.0000   0.5367 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__122_/Q (DFFX1)   0.0401   0.2075   0.7443 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[662] (net)     2   6.8501   0.0000   0.7443 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1052/IN1 (MUX21X1)   0.0401   0.0001 &   0.7443 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1052/Q (MUX21X1)   0.0353   0.0654   0.8098 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n666 (net)     1   2.5250   0.0000   0.8098 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__122_/D (DFFX1)   0.0353   0.0000 &   0.8098 f
  data arrival time                                                                    0.8098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5652     0.5652
  clock reconvergence pessimism                                            -0.0253     0.5399
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__122_/CLK (DFFX1)   0.0000   0.5399 r
  library hold time                                                         0.0151     0.5550
  data required time                                                                   0.5550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5550
  data arrival time                                                                   -0.8098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5334     0.5334
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_/CLK (DFFX1)   0.1558   0.0000   0.5334 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_/Q (DFFX1)   0.0396   0.2071   0.7406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[87] (net)     2   6.6412   0.0000   0.7406 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1693/IN1 (MUX21X1)   0.0396  -0.0008 &   0.7398 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1693/Q (MUX21X1)   0.0371   0.0669   0.8067 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n91 (net)     1   3.1742   0.0000   0.8067 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_/D (DFFX1)   0.0371  -0.0007 &   0.8060 f
  data arrival time                                                                    0.8060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5619     0.5619
  clock reconvergence pessimism                                            -0.0253     0.5365
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__87_/CLK (DFFX1)   0.0000   0.5365 r
  library hold time                                                         0.0147     0.5512
  data required time                                                                   0.5512
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5512
  data arrival time                                                                   -0.8060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__470_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__470_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5268     0.5268
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__470_/CLK (DFFX1)   0.0814   0.0000   0.5268 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__470_/Q (DFFX1)   0.0370   0.1954   0.7223 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1010] (net)     2   5.4594   0.0000   0.7223 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U665/IN1 (MUX21X1)   0.0370   0.0001 &   0.7223 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U665/Q (MUX21X1)   0.0393   0.0681   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1014 (net)     1   3.9298   0.0000   0.7904 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__470_/D (DFFX1)   0.0393   0.0001 &   0.7905 f
  data arrival time                                                                    0.7905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5551     0.5551
  clock reconvergence pessimism                                            -0.0253     0.5298
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__470_/CLK (DFFX1)   0.0000   0.5298 r
  library hold time                                                         0.0059     0.5357
  data required time                                                                   0.5357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5357
  data arrival time                                                                   -0.7905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5219     0.5219
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_/CLK (DFFX1)   0.2053   0.0000   0.5219 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_/Q (DFFX1)   0.0379   0.2100   0.7319 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[691] (net)     2   5.9791   0.0000   0.7319 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1017/IN1 (MUX21X1)   0.0379  -0.0006 &   0.7314 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1017/Q (MUX21X1)   0.0366   0.0661   0.7975 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n695 (net)     1   2.9986   0.0000   0.7975 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_/D (DFFX1)   0.0366   0.0000 &   0.7975 f
  data arrival time                                                                    0.7975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5535     0.5535
  clock reconvergence pessimism                                            -0.0292     0.5244
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__152_/CLK (DFFX1)   0.0000   0.5244 r
  library hold time                                                         0.0183     0.5427
  data required time                                                                   0.5427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5427
  data arrival time                                                                   -0.7975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5304     0.5304
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_/CLK (DFFX1)   0.1061   0.0000   0.5304 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_/Q (DFFX1)   0.0372   0.1994   0.7298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[396] (net)     2   5.5477   0.0000   0.7298 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1349/IN1 (MUX21X1)   0.0372   0.0001 &   0.7299 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1349/Q (MUX21X1)   0.0399   0.0686   0.7985 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n400 (net)     1   4.1567   0.0000   0.7985 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_/D (DFFX1)   0.0399  -0.0012 &   0.7973 f
  data arrival time                                                                    0.7973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5588     0.5588
  clock reconvergence pessimism                                            -0.0253     0.5335
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__396_/CLK (DFFX1)   0.0000   0.5335 r
  library hold time                                                         0.0091     0.5425
  data required time                                                                   0.5425
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5425
  data arrival time                                                                   -0.7973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__431_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__431_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5274     0.5274
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__431_/CLK (DFFX1)   0.1021   0.0000   0.5274 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__431_/Q (DFFX1)   0.0393   0.2005   0.7279 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[971] (net)     2   6.4622   0.0000   0.7279 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U710/IN1 (MUX21X1)   0.0393   0.0001 &   0.7280 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U710/Q (MUX21X1)   0.0427   0.0717   0.7997 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n975 (net)     1   5.2867   0.0000   0.7997 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__431_/D (DFFX1)   0.0427  -0.0065 &   0.7932 f
  data arrival time                                                                    0.7932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5557     0.5557
  clock reconvergence pessimism                                            -0.0253     0.5303
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__431_/CLK (DFFX1)   0.0000   0.5303 r
  library hold time                                                         0.0080     0.5383
  data required time                                                                   0.5383
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5383
  data arrival time                                                                   -0.7932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5268     0.5268
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_/CLK (DFFX1)   0.0814   0.0000   0.5268 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_/Q (DFFX1)   0.0395   0.1974   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1015] (net)     2   6.5337   0.0000   0.7242 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U660/IN1 (MUX21X1)   0.0395  -0.0014 &   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U660/Q (MUX21X1)   0.0416   0.0705   0.7933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1019 (net)     1   4.7238   0.0000   0.7933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_/D (DFFX1)   0.0416  -0.0032 &   0.7901 f
  data arrival time                                                                    0.7901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5551     0.5551
  clock reconvergence pessimism                                            -0.0253     0.5297
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__475_/CLK (DFFX1)   0.0000   0.5297 r
  library hold time                                                         0.0055     0.5352
  data required time                                                                   0.5352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5352
  data arrival time                                                                   -0.7901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2548


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5270     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_/CLK (DFFX1)   0.0814   0.0000   0.5270 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_/Q (DFFX1)   0.0387   0.1967   0.7237 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[464] (net)     2   6.1601   0.0000   0.7237 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1275/IN1 (MUX21X1)   0.0387   0.0001 &   0.7239 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1275/Q (MUX21X1)   0.0385   0.0686   0.7924 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n468 (net)     1   3.9938   0.0000   0.7924 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_/D (DFFX1)   0.0385  -0.0016 &   0.7908 f
  data arrival time                                                                    0.7908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5553     0.5553
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__464_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0060     0.5360
  data required time                                                                   0.5360
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5360
  data arrival time                                                                   -0.7908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/CLK (DFFX1)   0.0814   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/Q (DFFX1)   0.0402   0.1980   0.7221 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1035] (net)     2   6.8167   0.0000   0.7221 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U638/IN1 (MUX21X1)   0.0402   0.0001 &   0.7221 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U638/Q (MUX21X1)   0.0382   0.0678   0.7899 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1039 (net)     1   3.5191   0.0000   0.7899 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/D (DFFX1)   0.0382  -0.0020 &   0.7879 f
  data arrival time                                                                    0.7879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__495_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0061     0.5331
  data required time                                                                   0.5331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5331
  data arrival time                                                                   -0.7879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__509_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__509_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5272     0.5272
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__509_/CLK (DFFX1)   0.0814   0.0000   0.5272 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__509_/Q (DFFX1)   0.0387   0.1968   0.7240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[509] (net)     2   6.1809   0.0000   0.7240 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1224/IN1 (MUX21X1)   0.0387  -0.0019 &   0.7221 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1224/Q (MUX21X1)   0.0392   0.0688   0.7909 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n513 (net)     1   4.0993   0.0000   0.7909 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__509_/D (DFFX1)   0.0392   0.0001 &   0.7910 f
  data arrival time                                                                    0.7910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5555     0.5555
  clock reconvergence pessimism                                            -0.0253     0.5302
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__509_/CLK (DFFX1)   0.0000   0.5302 r
  library hold time                                                         0.0059     0.5361
  data required time                                                                   0.5361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5361
  data arrival time                                                                   -0.7910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5233     0.5233
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/CLK (DFFX1)   0.2057   0.0000   0.5233 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/Q (DFFX1)   0.0367   0.2091   0.7324 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[158] (net)     2   5.4462   0.0000   0.7324 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1611/IN1 (MUX21X1)   0.0367   0.0001 &   0.7324 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1611/Q (MUX21X1)   0.0406   0.0691   0.8016 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n162 (net)     1   4.4082   0.0000   0.8016 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/D (DFFX1)   0.0406  -0.0034 &   0.7981 f
  data arrival time                                                                    0.7981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5550     0.5550
  clock reconvergence pessimism                                            -0.0292     0.5258
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__158_/CLK (DFFX1)   0.0000   0.5258 r
  library hold time                                                         0.0175     0.5432
  data required time                                                                   0.5432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5432
  data arrival time                                                                   -0.7981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5228     0.5228
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/CLK (DFFX1)   0.1970   0.0000   0.5228 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/Q (DFFX1)   0.0396   0.2106   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[348] (net)     2   6.6597   0.0000   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1400/IN1 (MUX21X1)   0.0396   0.0001 &   0.7335 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1400/Q (MUX21X1)   0.0359   0.0659   0.7994 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n352 (net)     1   2.7576   0.0000   0.7994 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/D (DFFX1)   0.0359  -0.0013 &   0.7980 f
  data arrival time                                                                    0.7980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5544     0.5544
  clock reconvergence pessimism                                            -0.0292     0.5253
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__348_/CLK (DFFX1)   0.0000   0.5253 r
  library hold time                                                         0.0179     0.5432
  data required time                                                                   0.5432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5432
  data arrival time                                                                   -0.7980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__475_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__475_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5266     0.5266
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__475_/CLK (DFFX1)   0.0814   0.0000   0.5266 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__475_/Q (DFFX1)   0.0380   0.1962   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[475] (net)     2   5.8931   0.0000   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1262/IN1 (MUX21X1)   0.0380   0.0001 &   0.7229 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1262/Q (MUX21X1)   0.0405   0.0702   0.7931 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n479 (net)     1   4.7391   0.0000   0.7931 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__475_/D (DFFX1)   0.0405  -0.0030 &   0.7901 f
  data arrival time                                                                    0.7901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5549     0.5549
  clock reconvergence pessimism                                            -0.0253     0.5295
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__475_/CLK (DFFX1)   0.0000   0.5295 r
  library hold time                                                         0.0057     0.5352
  data required time                                                                   0.5352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5352
  data arrival time                                                                   -0.7901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_/CLK (DFFX1)   0.1061   0.0000   0.5326 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_/Q (DFFX1)   0.0386   0.2005   0.7331 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[390] (net)     2   6.1308   0.0000   0.7331 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1357/IN1 (MUX21X1)   0.0386  -0.0008 &   0.7323 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1357/Q (MUX21X1)   0.0380   0.0678   0.8000 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n394 (net)     1   3.6540   0.0000   0.8000 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_/D (DFFX1)   0.0380   0.0000 &   0.8001 f
  data arrival time                                                                    0.8001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5610     0.5610
  clock reconvergence pessimism                                            -0.0253     0.5357
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__390_/CLK (DFFX1)   0.0000   0.5357 r
  library hold time                                                         0.0095     0.5452
  data required time                                                                   0.5452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5452
  data arrival time                                                                   -0.8001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5306     0.5306
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/CLK (DFFX1)   0.2698   0.0000   0.5306 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/Q (DFFX1)   0.0419   0.2180   0.7486 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[22] (net)     2   7.7361   0.0000   0.7486 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U97/IN1 (MUX21X1)   0.0419  -0.0027 &   0.7459 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U97/Q (MUX21X1)   0.0375   0.0676   0.8135 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n26 (net)     1   3.2925   0.0000   0.8135 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/D (DFFX1)   0.0375  -0.0019 &   0.8116 f
  data arrival time                                                                    0.8116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5592     0.5592
  clock reconvergence pessimism                                            -0.0245     0.5346
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/CLK (DFFX1)   0.0000   0.5346 r
  library hold time                                                         0.0221     0.5567
  data required time                                                                   0.5567
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5567
  data arrival time                                                                   -0.8116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5352     0.5352
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_/CLK (DFFX1)   0.1559   0.0000   0.5352 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_/Q (DFFX1)   0.0413   0.2085   0.7437 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[581] (net)     2   7.3470   0.0000   0.7437 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1142/IN1 (MUX21X1)   0.0413  -0.0022 &   0.7415 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1142/Q (MUX21X1)   0.0434   0.0722   0.8137 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n585 (net)     1   5.3226   0.0000   0.8137 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_/D (DFFX1)   0.0434  -0.0072 &   0.8065 f
  data arrival time                                                                    0.8065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5637     0.5637
  clock reconvergence pessimism                                            -0.0253     0.5384
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__41_/CLK (DFFX1)   0.0000   0.5384 r
  library hold time                                                         0.0132     0.5515
  data required time                                                                   0.5515
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5515
  data arrival time                                                                   -0.8065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2549


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5215     0.5215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_/CLK (DFFX1)   0.1301   0.0000   0.5215 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_/Q (DFFX1)   0.0391   0.2045   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[579] (net)     2   6.3638   0.0000   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1144/IN1 (MUX21X1)   0.0391   0.0001 &   0.7261 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1144/Q (MUX21X1)   0.0373   0.0669   0.7929 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n583 (net)     1   3.2228   0.0000   0.7929 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_/D (DFFX1)   0.0373  -0.0008 &   0.7921 f
  data arrival time                                                                    0.7921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5497     0.5497
  clock reconvergence pessimism                                            -0.0253     0.5244
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__39_/CLK (DFFX1)   0.0000   0.5244 r
  library hold time                                                         0.0128     0.5372
  data required time                                                                   0.5372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5372
  data arrival time                                                                   -0.7921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/CLK (DFFX1)   0.2698   0.0000   0.5271 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/Q (DFFX1)   0.0393   0.2160   0.7431 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[28] (net)     2   6.6062   0.0000   0.7431 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U91/IN1 (MUX21X1)   0.0393  -0.0011 &   0.7420 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U91/Q (MUX21X1)   0.0366   0.0663   0.8083 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n32 (net)     1   2.9756   0.0000   0.8083 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/D (DFFX1)   0.0366   0.0000 &   0.8083 f
  data arrival time                                                                    0.8083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5556     0.5556
  clock reconvergence pessimism                                            -0.0245     0.5310
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__28_/CLK (DFFX1)   0.0000   0.5310 r
  library hold time                                                         0.0223     0.5534
  data required time                                                                   0.5534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5534
  data arrival time                                                                   -0.8083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/eaddr_tl_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/eaddr_tl_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5190     0.5190
  icache_1/eaddr_tl_r_reg_19_/CLK (DFFX1)                         0.2070    0.0000     0.5190 r
  icache_1/eaddr_tl_r_reg_19_/Q (DFFX1)                           0.0436    0.2145     0.7335 f
  icache_1/eaddr_tl_r[19] (net)                 2       8.4317              0.0000     0.7335 f
  icache_1/U458/IN2 (NAND2X0)                                     0.0436    0.0002 &   0.7337 f
  icache_1/U458/QN (NAND2X0)                                      0.1306    0.0715     0.8052 r
  icache_1/n397 (net)                           1      11.8043              0.0000     0.8052 r
  icache_1/U459/IN2 (NAND2X2)                                     0.1306   -0.0294 &   0.7758 r
  icache_1/U459/QN (NAND2X2)                                      0.0240    0.0233     0.7991 f
  icache_1/n362 (net)                           1       2.5769              0.0000     0.7991 f
  icache_1/eaddr_tl_r_reg_19_/D (DFFX1)                           0.0240   -0.0003 &   0.7987 f
  data arrival time                                                                    0.7987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5473     0.5473
  clock reconvergence pessimism                                            -0.0248     0.5225
  icache_1/eaddr_tl_r_reg_19_/CLK (DFFX1)                                   0.0000     0.5225 r
  library hold time                                                         0.0213     0.5438
  data required time                                                                   0.5438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5438
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5269     0.5269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/CLK (DFFX1)   0.0814   0.0000   0.5269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/Q (DFFX1)   0.0446   0.2012   0.7281 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1048] (net)     2   8.7777   0.0000   0.7281 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U623/IN1 (MUX21X1)   0.0446  -0.0055 &   0.7227 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U623/Q (MUX21X1)   0.0374   0.0684   0.7911 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1052 (net)     1   3.3839   0.0000   0.7911 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/D (DFFX1)   0.0374   0.0000 &   0.7911 f
  data arrival time                                                                    0.7911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0253     0.5299
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__508_/CLK (DFFX1)   0.0000   0.5299 r
  library hold time                                                         0.0062     0.5361
  data required time                                                                   0.5361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5361
  data arrival time                                                                   -0.7911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5276     0.5276
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/CLK (DFFX1)   0.1021   0.0000   0.5276 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/Q (DFFX1)   0.0382   0.1996   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[432] (net)     2   5.9716   0.0000   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1309/IN1 (MUX21X1)   0.0382  -0.0009 &   0.7263 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1309/Q (MUX21X1)   0.0403   0.0692   0.7954 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n436 (net)     1   4.2861   0.0000   0.7954 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/D (DFFX1)   0.0403  -0.0014 &   0.7940 f
  data arrival time                                                                    0.7940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5559     0.5559
  clock reconvergence pessimism                                            -0.0253     0.5306
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__432_/CLK (DFFX1)   0.0000   0.5306 r
  library hold time                                                         0.0085     0.5391
  data required time                                                                   0.5391
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5391
  data arrival time                                                                   -0.7940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5155     0.5155
  bp_fe_pc_gen_1/pc_f1_reg_48_/CLK (DFFX1)                        0.2065    0.0000     0.5155 r
  bp_fe_pc_gen_1/pc_f1_reg_48_/Q (DFFX1)                          0.0544    0.2217     0.7372 f
  bp_fe_pc_gen_1/pc_f1[48] (net)                4      13.2028              0.0000     0.7372 f
  bp_fe_pc_gen_1/U474/IN2 (NAND2X1)                               0.0544   -0.0006 &   0.7366 f
  bp_fe_pc_gen_1/U474/QN (NAND2X1)                                0.0555    0.0358     0.7725 r
  bp_fe_pc_gen_1/n408 (net)                     1       5.4120              0.0000     0.7725 r
  bp_fe_pc_gen_1/U499/IN2 (NAND2X2)                               0.0555    0.0000 &   0.7725 r
  bp_fe_pc_gen_1/U499/QN (NAND2X2)                                0.0269    0.0234     0.7959 f
  bp_fe_pc_gen_1/n496 (net)                     1       5.0031              0.0000     0.7959 f
  bp_fe_pc_gen_1/pc_f1_reg_48_/D (DFFX1)                          0.0269   -0.0014 &   0.7945 f
  data arrival time                                                                    0.7945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5437     0.5437
  clock reconvergence pessimism                                            -0.0248     0.5189
  bp_fe_pc_gen_1/pc_f1_reg_48_/CLK (DFFX1)                                  0.0000     0.5189 r
  library hold time                                                         0.0206     0.5395
  data required time                                                                   0.5395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5395
  data arrival time                                                                   -0.7945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5269     0.5269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_/CLK (DFFX1)   0.0814   0.0000   0.5269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_/Q (DFFX1)   0.0368   0.1953   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[470] (net)     2   5.3814   0.0000   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1267/IN1 (MUX21X1)   0.0368   0.0001 &   0.7222 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1267/Q (MUX21X1)   0.0388   0.0685   0.7907 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n474 (net)     1   4.1272   0.0000   0.7907 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_/D (DFFX1)   0.0388   0.0001 &   0.7908 f
  data arrival time                                                                    0.7908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0253     0.5298
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__470_/CLK (DFFX1)   0.0000   0.5298 r
  library hold time                                                         0.0060     0.5358
  data required time                                                                   0.5358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5358
  data arrival time                                                                   -0.7908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5123     0.5123
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__127_/CLK (DFFX1)   0.1732   0.0000   0.5123 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__127_/Q (DFFX1)   0.0426   0.2109   0.7232 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[127] (net)     2   7.9476   0.0000   0.7232 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1646/IN1 (MUX21X1)   0.0426  -0.0054 &   0.7178 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1646/Q (MUX21X1)   0.0437   0.0727   0.7905 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n131 (net)     1   5.4217   0.0000   0.7905 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__127_/D (DFFX1)   0.0437  -0.0066 &   0.7839 f
  data arrival time                                                                    0.7839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5437     0.5437
  clock reconvergence pessimism                                            -0.0292     0.5145
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__127_/CLK (DFFX1)   0.0000   0.5145 r
  library hold time                                                         0.0144     0.5289
  data required time                                                                   0.5289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5289
  data arrival time                                                                   -0.7839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__398_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__398_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5303     0.5303
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__398_/CLK (DFFX1)   0.1064   0.0000   0.5303 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__398_/Q (DFFX1)   0.0378   0.1999   0.7302 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[398] (net)     2   5.7978   0.0000   0.7302 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1347/IN1 (MUX21X1)   0.0378   0.0001 &   0.7303 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1347/Q (MUX21X1)   0.0384   0.0675   0.7978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n402 (net)     1   3.6107   0.0000   0.7978 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__398_/D (DFFX1)   0.0384   0.0000 &   0.7978 f
  data arrival time                                                                    0.7978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5587     0.5587
  clock reconvergence pessimism                                            -0.0253     0.5333
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__398_/CLK (DFFX1)   0.0000   0.5333 r
  library hold time                                                         0.0095     0.5428
  data required time                                                                   0.5428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5428
  data arrival time                                                                   -0.7978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2550


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5233     0.5233
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_/CLK (DFFX1)   0.1302   0.0000   0.5233 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_/Q (DFFX1)   0.0366   0.2025   0.7258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[603] (net)     2   5.2941   0.0000   0.7258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1118/IN1 (MUX21X1)   0.0366   0.0000 &   0.7258 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1118/Q (MUX21X1)   0.0400   0.0686   0.7944 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n607 (net)     1   4.1795   0.0000   0.7944 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_/D (DFFX1)   0.0400  -0.0010 &   0.7934 f
  data arrival time                                                                    0.7934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5515     0.5515
  clock reconvergence pessimism                                            -0.0253     0.5262
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__63_/CLK (DFFX1)   0.0000   0.5262 r
  library hold time                                                         0.0122     0.5384
  data required time                                                                   0.5384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5384
  data arrival time                                                                   -0.7934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__421_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__421_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5239     0.5239
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__421_/CLK (DFFX1)   0.2053   0.0000   0.5239 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__421_/Q (DFFX1)   0.0383   0.2103   0.7342 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[421] (net)     2   6.1220   0.0000   0.7342 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1319/IN1 (MUX21X1)   0.0383  -0.0014 &   0.7328 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1319/Q (MUX21X1)   0.0374   0.0668   0.7996 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n425 (net)     1   3.2735   0.0000   0.7996 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__421_/D (DFFX1)   0.0374   0.0000 &   0.7996 f
  data arrival time                                                                    0.7996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5555     0.5555
  clock reconvergence pessimism                                            -0.0292     0.5264
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__421_/CLK (DFFX1)   0.0000   0.5264 r
  library hold time                                                         0.0182     0.5445
  data required time                                                                   0.5445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5445
  data arrival time                                                                   -0.7996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5179     0.5179
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/CLK (DFFX1)   0.1982   0.0000   0.5179 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/Q (DFFX1)   0.0398   0.2109   0.7288 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[153] (net)     2   6.7586   0.0000   0.7288 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1617/IN1 (MUX21X1)   0.0398  -0.0021 &   0.7266 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1617/Q (MUX21X1)   0.0367   0.0665   0.7931 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n157 (net)     1   3.0072   0.0000   0.7931 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/D (DFFX1)   0.0367   0.0000 &   0.7932 f
  data arrival time                                                                    0.7932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5494     0.5494
  clock reconvergence pessimism                                            -0.0292     0.5202
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__153_/CLK (DFFX1)   0.0000   0.5202 r
  library hold time                                                         0.0178     0.5381
  data required time                                                                   0.5381
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5381
  data arrival time                                                                   -0.7932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5225     0.5225
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/CLK (DFFX1)   0.2053   0.0000   0.5225 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/Q (DFFX1)   0.0384   0.2104   0.7329 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[386] (net)     2   6.1742   0.0000   0.7329 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1358/IN1 (MUX21X1)   0.0384   0.0001 &   0.7329 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1358/Q (MUX21X1)   0.0359   0.0656   0.7985 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n390 (net)     1   2.7433   0.0000   0.7985 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/D (DFFX1)   0.0359   0.0000 &   0.7985 f
  data arrival time                                                                    0.7985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5541     0.5541
  clock reconvergence pessimism                                            -0.0292     0.5249
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/CLK (DFFX1)   0.0000   0.5249 r
  library hold time                                                         0.0185     0.5435
  data required time                                                                   0.5435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5435
  data arrival time                                                                   -0.7985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5185     0.5185
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__110_/CLK (DFFX1)   0.1987   0.0000   0.5185 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__110_/Q (DFFX1)   0.0378   0.2093   0.7279 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[649] (net)     2   5.9091   0.0000   0.7279 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1063/IN1 (MUX21X1)   0.0378   0.0001 &   0.7279 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1063/Q (MUX21X1)   0.0379   0.0671   0.7950 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n653 (net)     1   3.4480   0.0000   0.7950 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__110_/D (DFFX1)   0.0379  -0.0014 &   0.7936 f
  data arrival time                                                                    0.7936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5501     0.5501
  clock reconvergence pessimism                                            -0.0292     0.5209
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__110_/CLK (DFFX1)   0.0000   0.5209 r
  library hold time                                                         0.0176     0.5385
  data required time                                                                   0.5385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5385
  data arrival time                                                                   -0.7936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__523_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__523_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5332     0.5332
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__523_/CLK (DFFX1)   0.1061   0.0000   0.5332 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__523_/Q (DFFX1)   0.0398   0.2014   0.7346 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[523] (net)     2   6.6428   0.0000   0.7346 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1209/IN1 (MUX21X1)   0.0398   0.0000 &   0.7347 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1209/Q (MUX21X1)   0.0363   0.0665   0.8012 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n527 (net)     1   3.0216   0.0000   0.8012 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__523_/D (DFFX1)   0.0363   0.0000 &   0.8012 f
  data arrival time                                                                    0.8012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5616     0.5616
  clock reconvergence pessimism                                            -0.0253     0.5363
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__523_/CLK (DFFX1)   0.0000   0.5363 r
  library hold time                                                         0.0098     0.5461
  data required time                                                                   0.5461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5461
  data arrival time                                                                   -0.8012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_/CLK (DFFX1)   0.1307   0.0000   0.5227 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_/Q (DFFX1)   0.0377   0.2034   0.7262 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[604] (net)     2   5.7879   0.0000   0.7262 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1117/IN1 (MUX21X1)   0.0377   0.0000 &   0.7262 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1117/Q (MUX21X1)   0.0380   0.0672   0.7934 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n608 (net)     1   3.4798   0.0000   0.7934 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_/D (DFFX1)   0.0380   0.0000 &   0.7934 f
  data arrival time                                                                    0.7934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5510     0.5510
  clock reconvergence pessimism                                            -0.0253     0.5256
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__64_/CLK (DFFX1)   0.0000   0.5256 r
  library hold time                                                         0.0127     0.5383
  data required time                                                                   0.5383
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5383
  data arrival time                                                                   -0.7934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5305     0.5305
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/CLK (DFFX1)   0.1061   0.0000   0.5305 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/Q (DFFX1)   0.0447   0.2051   0.7355 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[394] (net)     2   8.8100   0.0000   0.7355 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1353/IN1 (MUX21X1)   0.0447  -0.0055 &   0.7300 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1353/Q (MUX21X1)   0.0418   0.0716   0.8016 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n398 (net)     1   4.7399   0.0000   0.8016 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/D (DFFX1)   0.0418  -0.0043 &   0.7973 f
  data arrival time                                                                    0.7973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5588     0.5588
  clock reconvergence pessimism                                            -0.0253     0.5335
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__394_/CLK (DFFX1)   0.0000   0.5335 r
  library hold time                                                         0.0087     0.5422
  data required time                                                                   0.5422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5422
  data arrival time                                                                   -0.7973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5284     0.5284
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/CLK (DFFX1)   0.1057   0.0000   0.5284 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/Q (DFFX1)   0.0450   0.2052   0.7336 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[943] (net)     2   8.9613   0.0000   0.7336 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U740/IN1 (MUX21X1)   0.0450  -0.0050 &   0.7286 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U740/Q (MUX21X1)   0.0391   0.0701   0.7987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n947 (net)     1   4.0620   0.0000   0.7987 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/D (DFFX1)   0.0391  -0.0029 &   0.7957 f
  data arrival time                                                                    0.7957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5567     0.5567
  clock reconvergence pessimism                                            -0.0253     0.5314
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__403_/CLK (DFFX1)   0.0000   0.5314 r
  library hold time                                                         0.0092     0.5406
  data required time                                                                   0.5406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5406
  data arrival time                                                                   -0.7957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5381     0.5381
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_/CLK (DFFX1)   0.0850   0.0000   0.5381 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_/Q (DFFX1)   0.0419   0.1999   0.7380 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[689] (net)     2   7.5682   0.0000   0.7380 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1022/IN1 (MUX21X1)   0.0419  -0.0033 &   0.7347 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1022/Q (MUX21X1)   0.0445   0.0732   0.8080 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n693 (net)     1   5.6930   0.0000   0.8080 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_/D (DFFX1)   0.0445  -0.0061 &   0.8018 f
  data arrival time                                                                    0.8018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5666     0.5666
  clock reconvergence pessimism                                            -0.0253     0.5412
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__149_/CLK (DFFX1)   0.0000   0.5412 r
  library hold time                                                         0.0054     0.5467
  data required time                                                                   0.5467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5467
  data arrival time                                                                   -0.8018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2551


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5215     0.5215
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__38_/CLK (DFFX1)   0.1301   0.0000   0.5215 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__38_/Q (DFFX1)   0.0379   0.2035   0.7250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[38] (net)     2   5.8709   0.0000   0.7250 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1747/IN1 (MUX21X1)   0.0379   0.0001 &   0.7251 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1747/Q (MUX21X1)   0.0378   0.0671   0.7922 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n42 (net)     1   3.4129   0.0000   0.7922 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__38_/D (DFFX1)   0.0378   0.0000 &   0.7922 f
  data arrival time                                                                    0.7922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5497     0.5497
  clock reconvergence pessimism                                            -0.0253     0.5243
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__38_/CLK (DFFX1)   0.0000   0.5243 r
  library hold time                                                         0.0127     0.5370
  data required time                                                                   0.5370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5370
  data arrival time                                                                   -0.7922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5362     0.5362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__116_/CLK (DFFX1)   0.1560   0.0000   0.5362 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__116_/Q (DFFX1)   0.0381   0.2059   0.7421 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[656] (net)     2   5.9768   0.0000   0.7421 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1059/IN1 (MUX21X1)   0.0381  -0.0011 &   0.7410 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1059/Q (MUX21X1)   0.0403   0.0691   0.8101 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n660 (net)     1   4.2711   0.0000   0.8101 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__116_/D (DFFX1)   0.0403  -0.0017 &   0.8084 f
  data arrival time                                                                    0.8084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5646     0.5646
  clock reconvergence pessimism                                            -0.0253     0.5393
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__116_/CLK (DFFX1)   0.0000   0.5393 r
  library hold time                                                         0.0139     0.5533
  data required time                                                                   0.5533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5533
  data arrival time                                                                   -0.8084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5269     0.5269
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/CLK (DFFX1)   0.0814   0.0000   0.5269 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/Q (DFFX1)   0.0451   0.2016   0.7285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[508] (net)     2   9.0070   0.0000   0.7285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1225/IN1 (MUX21X1)   0.0451  -0.0044 &   0.7241 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1225/Q (MUX21X1)   0.0360   0.0674   0.7915 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n512 (net)     1   2.9025   0.0000   0.7915 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/D (DFFX1)   0.0360   0.0000 &   0.7915 f
  data arrival time                                                                    0.7915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5552     0.5552
  clock reconvergence pessimism                                            -0.0253     0.5299
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__508_/CLK (DFFX1)   0.0000   0.5299 r
  library hold time                                                         0.0065     0.5363
  data required time                                                                   0.5363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5363
  data arrival time                                                                   -0.7915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__448_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__448_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5102     0.5102
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__448_/CLK (DFFX1)   0.1833   0.0000   0.5102 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__448_/Q (DFFX1)   0.0419   0.2113   0.7215 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[987] (net)     2   7.6713   0.0000   0.7215 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U688/IN1 (MUX21X1)   0.0419  -0.0030 &   0.7185 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U688/Q (MUX21X1)   0.0367   0.0670   0.7855 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n991 (net)     1   3.0082   0.0000   0.7855 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__448_/D (DFFX1)   0.0367  -0.0011 &   0.7843 f
  data arrival time                                                                    0.7843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5416     0.5416
  clock reconvergence pessimism                                            -0.0292     0.5124
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__448_/CLK (DFFX1)   0.0000   0.5124 r
  library hold time                                                         0.0167     0.5291
  data required time                                                                   0.5291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5291
  data arrival time                                                                   -0.7843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5233     0.5233
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__44_/CLK (DFFX1)   0.1302   0.0000   0.5233 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__44_/Q (DFFX1)   0.0414   0.2064   0.7296 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[584] (net)     2   7.3627   0.0000   0.7296 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1139/IN1 (MUX21X1)   0.0414  -0.0038 &   0.7259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1139/Q (MUX21X1)   0.0403   0.0698   0.7956 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n588 (net)     1   4.2585   0.0000   0.7956 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__44_/D (DFFX1)   0.0403  -0.0022 &   0.7934 f
  data arrival time                                                                    0.7934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5515     0.5515
  clock reconvergence pessimism                                            -0.0253     0.5261
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__44_/CLK (DFFX1)   0.0000   0.5261 r
  library hold time                                                         0.0121     0.5382
  data required time                                                                   0.5382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5382
  data arrival time                                                                   -0.7934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5121     0.5121
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/CLK (DFFX1)   0.1732   0.0000   0.5121 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/Q (DFFX1)   0.0401   0.2090   0.7212 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[22] (net)     2   6.8756   0.0000   0.7212 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1763/IN1 (MUX21X1)   0.0401   0.0000 &   0.7212 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1763/Q (MUX21X1)   0.0346   0.0649   0.7861 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n26 (net)     1   2.3050   0.0000   0.7861 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/D (DFFX1)   0.0346   0.0000 &   0.7861 f
  data arrival time                                                                    0.7861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0292     0.5144
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__22_/CLK (DFFX1)   0.0000   0.5144 r
  library hold time                                                         0.0165     0.5309
  data required time                                                                   0.5309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5309
  data arrival time                                                                   -0.7861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2552


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5222     0.5222
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_/CLK (DFFX1)   0.1301   0.0000   0.5222 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_/Q (DFFX1)   0.0375   0.2032   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[589] (net)     2   5.6705   0.0000   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1133/IN1 (MUX21X1)   0.0375   0.0001 &   0.7254 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1133/Q (MUX21X1)   0.0384   0.0674   0.7928 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n593 (net)     1   3.6121   0.0000   0.7928 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_/D (DFFX1)   0.0384   0.0000 &   0.7928 f
  data arrival time                                                                    0.7928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5504     0.5504
  clock reconvergence pessimism                                            -0.0253     0.5250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__49_/CLK (DFFX1)   0.0000   0.5250 r
  library hold time                                                         0.0125     0.5376
  data required time                                                                   0.5376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5376
  data arrival time                                                                   -0.7928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5124     0.5124
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/CLK (DFFX1)   0.1732   0.0000   0.5124 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/Q (DFFX1)   0.0413   0.2100   0.7224 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[14] (net)     2   7.3621   0.0000   0.7224 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1771/IN1 (MUX21X1)   0.0413  -0.0032 &   0.7191 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1771/Q (MUX21X1)   0.0431   0.0720   0.7911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n18 (net)     1   5.2217   0.0000   0.7911 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/D (DFFX1)   0.0431  -0.0066 &   0.7845 f
  data arrival time                                                                    0.7845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5439     0.5439
  clock reconvergence pessimism                                            -0.0292     0.5147
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__14_/CLK (DFFX1)   0.0000   0.5147 r
  library hold time                                                         0.0145     0.5292
  data required time                                                                   0.5292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5292
  data arrival time                                                                   -0.7845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5362     0.5362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.1560   0.0000   0.5362 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/Q (DFFX1)   0.0382   0.2060   0.7422 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[8] (net)     2   6.0418   0.0000   0.7422 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1781/IN1 (MUX21X1)   0.0382   0.0001 &   0.7423 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1781/Q (MUX21X1)   0.0375   0.0669   0.8092 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n12 (net)     1   3.3259   0.0000   0.8092 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/D (DFFX1)   0.0375   0.0000 &   0.8093 f
  data arrival time                                                                    0.8093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5647     0.5647
  clock reconvergence pessimism                                            -0.0253     0.5394
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__8_/CLK (DFFX1)   0.0000   0.5394 r
  library hold time                                                         0.0146     0.5540
  data required time                                                                   0.5540
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5540
  data arrival time                                                                   -0.8093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5333     0.5333
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/CLK (DFFX1)   0.1061   0.0000   0.5333 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/Q (DFFX1)   0.0385   0.2005   0.7337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1061] (net)     2   6.1225   0.0000   0.7337 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U609/IN1 (MUX21X1)   0.0385   0.0001 &   0.7338 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U609/Q (MUX21X1)   0.0377   0.0674   0.8012 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1065 (net)     1   3.4936   0.0000   0.8012 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/D (DFFX1)   0.0377   0.0000 &   0.8012 f
  data arrival time                                                                    0.8012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5617     0.5617
  clock reconvergence pessimism                                            -0.0253     0.5364
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__521_/CLK (DFFX1)   0.0000   0.5364 r
  library hold time                                                         0.0096     0.5459
  data required time                                                                   0.5459
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5459
  data arrival time                                                                   -0.8012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5156     0.5156
  bp_fe_pc_gen_1/pc_f2_reg_62_/CLK (DFFX1)                        0.2065    0.0000     0.5156 r
  bp_fe_pc_gen_1/pc_f2_reg_62_/Q (DFFX1)                          0.0368    0.2092     0.7248 f
  bp_fe_pc_gen_1/pc_f2[62] (net)                2       5.4833              0.0000     0.7248 f
  bp_fe_pc_gen_1/U738/IN4 (AO22X1)                                0.0368   -0.0025 &   0.7223 f
  bp_fe_pc_gen_1/U738/Q (AO22X1)                                  0.0388    0.0730     0.7953 f
  bp_fe_pc_gen_1/n278 (net)                     1       4.5868              0.0000     0.7953 f
  bp_fe_pc_gen_1/pc_f2_reg_62_/D (DFFX1)                          0.0388   -0.0030 &   0.7922 f
  data arrival time                                                                    0.7922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5438     0.5438
  clock reconvergence pessimism                                            -0.0248     0.5190
  bp_fe_pc_gen_1/pc_f2_reg_62_/CLK (DFFX1)                                  0.0000     0.5190 r
  library hold time                                                         0.0179     0.5369
  data required time                                                                   0.5369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5369
  data arrival time                                                                   -0.7922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5314     0.5314
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/CLK (DFFX1)   0.1061   0.0000   0.5314 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/Q (DFFX1)   0.0374   0.1995   0.7310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[386] (net)     2   5.6217   0.0000   0.7310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1361/IN1 (MUX21X1)   0.0374   0.0001 &   0.7310 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1361/Q (MUX21X1)   0.0415   0.0699   0.8010 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n390 (net)     1   4.6904   0.0000   0.8010 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/D (DFFX1)   0.0415  -0.0024 &   0.7985 f
  data arrival time                                                                    0.7985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5598     0.5598
  clock reconvergence pessimism                                            -0.0253     0.5345
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__386_/CLK (DFFX1)   0.0000   0.5345 r
  library hold time                                                         0.0088     0.5432
  data required time                                                                   0.5432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5432
  data arrival time                                                                   -0.7985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5328     0.5328
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_/CLK (DFFX1)   0.1557   0.0000   0.5328 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_/Q (DFFX1)   0.0395   0.2070   0.7398 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[766] (net)     2   6.5732   0.0000   0.7398 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U937/IN1 (MUX21X1)   0.0395   0.0001 &   0.7399 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U937/Q (MUX21X1)   0.0381   0.0676   0.8075 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n770 (net)     1   3.5203   0.0000   0.8075 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_/D (DFFX1)   0.0381  -0.0019 &   0.8056 f
  data arrival time                                                                    0.8056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5612     0.5612
  clock reconvergence pessimism                                            -0.0253     0.5358
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__226_/CLK (DFFX1)   0.0000   0.5358 r
  library hold time                                                         0.0144     0.5503
  data required time                                                                   0.5503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5503
  data arrival time                                                                   -0.8056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5117     0.5117
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/CLK (DFFX1)   0.1732   0.0000   0.5117 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/Q (DFFX1)   0.0373   0.2067   0.7184 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[549] (net)     2   5.6524   0.0000   0.7184 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1175/IN1 (MUX21X1)   0.0373   0.0001 &   0.7185 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1175/Q (MUX21X1)   0.0420   0.0704   0.7889 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n553 (net)     1   4.8859   0.0000   0.7889 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/D (DFFX1)   0.0420  -0.0048 &   0.7840 f
  data arrival time                                                                    0.7840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5431     0.5431
  clock reconvergence pessimism                                            -0.0292     0.5139
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__10_/CLK (DFFX1)   0.0000   0.5139 r
  library hold time                                                         0.0148     0.5287
  data required time                                                                   0.5287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5287
  data arrival time                                                                   -0.7840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: bp_fe_pc_gen_1/pc_f1_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f1_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5165     0.5165
  bp_fe_pc_gen_1/pc_f1_reg_40_/CLK (DFFX1)                        0.2066    0.0000     0.5165 r
  bp_fe_pc_gen_1/pc_f1_reg_40_/Q (DFFX1)                          0.0534    0.2211     0.7376 f
  bp_fe_pc_gen_1/pc_f1[40] (net)                4      12.7663              0.0000     0.7376 f
  bp_fe_pc_gen_1/U495/IN2 (NAND2X1)                               0.0534   -0.0006 &   0.7370 f
  bp_fe_pc_gen_1/U495/QN (NAND2X1)                                0.0607    0.0389     0.7759 r
  bp_fe_pc_gen_1/n429 (net)                     1       6.8926              0.0000     0.7759 r
  bp_fe_pc_gen_1/U613/IN2 (NAND2X2)                               0.0607   -0.0014 &   0.7745 r
  bp_fe_pc_gen_1/U613/QN (NAND2X2)                                0.0252    0.0218     0.7963 f
  bp_fe_pc_gen_1/n512 (net)                     1       3.4100              0.0000     0.7963 f
  bp_fe_pc_gen_1/pc_f1_reg_40_/D (DFFX1)                          0.0252    0.0000 &   0.7963 f
  data arrival time                                                                    0.7963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5448     0.5448
  clock reconvergence pessimism                                            -0.0248     0.5200
  bp_fe_pc_gen_1/pc_f1_reg_40_/CLK (DFFX1)                                  0.0000     0.5200 r
  library hold time                                                         0.0210     0.5410
  data required time                                                                   0.5410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5410
  data arrival time                                                                   -0.7963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5117     0.5117
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__120_/CLK (DFFX1)   0.1732   0.0000   0.5117 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__120_/Q (DFFX1)   0.0382   0.2075   0.7192 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[659] (net)     2   6.0551   0.0000   0.7192 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1052/IN1 (MUX21X1)   0.0382   0.0000 &   0.7192 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1052/Q (MUX21X1)   0.0365   0.0661   0.7853 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n663 (net)     1   2.9740   0.0000   0.7853 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__120_/D (DFFX1)   0.0365   0.0000 &   0.7853 f
  data arrival time                                                                    0.7853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5431     0.5431
  clock reconvergence pessimism                                            -0.0292     0.5139
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__120_/CLK (DFFX1)   0.0000   0.5139 r
  library hold time                                                         0.0161     0.5300
  data required time                                                                   0.5300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5300
  data arrival time                                                                   -0.7853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5226     0.5226
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/CLK (DFFX1)   0.1302   0.0000   0.5226 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/Q (DFFX1)   0.0392   0.2046   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[559] (net)     2   6.4130   0.0000   0.7272 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1167/IN1 (MUX21X1)   0.0392  -0.0013 &   0.7259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1167/Q (MUX21X1)   0.0381   0.0675   0.7934 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n563 (net)     1   3.5089   0.0000   0.7934 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/D (DFFX1)   0.0381   0.0000 &   0.7935 f
  data arrival time                                                                    0.7935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5509     0.5509
  clock reconvergence pessimism                                            -0.0253     0.5255
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__19_/CLK (DFFX1)   0.0000   0.5255 r
  library hold time                                                         0.0126     0.5381
  data required time                                                                   0.5381
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5381
  data arrival time                                                                   -0.7935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__409_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__409_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5285     0.5285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__409_/CLK (DFFX1)   0.1057   0.0000   0.5285 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__409_/Q (DFFX1)   0.0416   0.2029   0.7314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[409] (net)     2   7.4364   0.0000   0.7314 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1335/IN1 (MUX21X1)   0.0416  -0.0012 &   0.7302 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1335/Q (MUX21X1)   0.0407   0.0701   0.8003 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n413 (net)     1   4.3939   0.0000   0.8003 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__409_/D (DFFX1)   0.0407  -0.0046 &   0.7957 f
  data arrival time                                                                    0.7957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5568     0.5568
  clock reconvergence pessimism                                            -0.0253     0.5315
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__409_/CLK (DFFX1)   0.0000   0.5315 r
  library hold time                                                         0.0089     0.5404
  data required time                                                                   0.5404
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5404
  data arrival time                                                                   -0.7957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5341     0.5341
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/CLK (DFFX1)   0.2253   0.0000   0.5341 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/Q (DFFX1)   0.0369   0.2109   0.7450 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[472] (net)     2   5.5504   0.0000   0.7450 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1262/IN1 (MUX21X1)   0.0369  -0.0008 &   0.7442 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1262/Q (MUX21X1)   0.0398   0.0685   0.8127 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n476 (net)     1   4.1262   0.0000   0.8127 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/D (DFFX1)   0.0398  -0.0015 &   0.8112 f
  data arrival time                                                                    0.8112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5660     0.5660
  clock reconvergence pessimism                                            -0.0292     0.5368
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__472_/CLK (DFFX1)   0.0000   0.5368 r
  library hold time                                                         0.0191     0.5559
  data required time                                                                   0.5559
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5559
  data arrival time                                                                   -0.8112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2553


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5266     0.5266
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/CLK (DFFX1)   0.0814   0.0000   0.5266 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/Q (DFFX1)   0.0399   0.1977   0.7243 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[1040] (net)     2   6.6742   0.0000   0.7243 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U633/IN1 (MUX21X1)   0.0399  -0.0015 &   0.7228 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U633/Q (MUX21X1)   0.0401   0.0697   0.7926 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n1044 (net)     1   4.3876   0.0000   0.7926 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/D (DFFX1)   0.0401  -0.0019 &   0.7907 f
  data arrival time                                                                    0.7907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5549     0.5549
  clock reconvergence pessimism                                            -0.0253     0.5296
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__500_/CLK (DFFX1)   0.0000   0.5296 r
  library hold time                                                         0.0057     0.5353
  data required time                                                                   0.5353
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5353
  data arrival time                                                                   -0.7907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__421_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__421_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5279     0.5279
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__421_/CLK (DFFX1)   0.1021   0.0000   0.5279 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__421_/Q (DFFX1)   0.0375   0.1990   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[961] (net)     2   5.6707   0.0000   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U720/IN1 (MUX21X1)   0.0375   0.0001 &   0.7269 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U720/Q (MUX21X1)   0.0398   0.0689   0.7958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n965 (net)     1   4.2320   0.0000   0.7958 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__421_/D (DFFX1)   0.0398  -0.0011 &   0.7948 f
  data arrival time                                                                    0.7948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5562     0.5562
  clock reconvergence pessimism                                            -0.0253     0.5308
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__421_/CLK (DFFX1)   0.0000   0.5308 r
  library hold time                                                         0.0086     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5331     0.5331
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_/CLK (DFFX1)   0.1556   0.0000   0.5331 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_/Q (DFFX1)   0.0428   0.2096   0.7427 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[626] (net)     2   8.0274   0.0000   0.7427 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1092/IN1 (MUX21X1)   0.0428  -0.0032 &   0.7395 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1092/Q (MUX21X1)   0.0413   0.0708   0.8103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n630 (net)     1   4.5867   0.0000   0.8103 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_/D (DFFX1)   0.0413  -0.0051 &   0.8052 f
  data arrival time                                                                    0.8052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5615     0.5615
  clock reconvergence pessimism                                            -0.0253     0.5362
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__86_/CLK (DFFX1)   0.0000   0.5362 r
  library hold time                                                         0.0137     0.5499
  data required time                                                                   0.5499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5499
  data arrival time                                                                   -0.8052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5214     0.5214
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__93_/CLK (DFFX1)   0.1301   0.0000   0.5214 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__93_/Q (DFFX1)   0.0421   0.2069   0.7283 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[633] (net)     2   7.6824   0.0000   0.7283 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1085/IN1 (MUX21X1)   0.0421  -0.0020 &   0.7263 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1085/Q (MUX21X1)   0.0368   0.0671   0.7934 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n637 (net)     1   3.0434   0.0000   0.7934 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__93_/D (DFFX1)   0.0368  -0.0008 &   0.7926 f
  data arrival time                                                                    0.7926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5496     0.5496
  clock reconvergence pessimism                                            -0.0253     0.5243
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__93_/CLK (DFFX1)   0.0000   0.5243 r
  library hold time                                                         0.0129     0.5372
  data required time                                                                   0.5372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5372
  data arrival time                                                                   -0.7926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5237     0.5237
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_/CLK (DFFX1)   0.1302   0.0000   0.5237 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_/Q (DFFX1)   0.0394   0.2048   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[642] (net)     2   6.5218   0.0000   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1075/IN1 (MUX21X1)   0.0394   0.0001 &   0.7285 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1075/Q (MUX21X1)   0.0379   0.0674   0.7959 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n646 (net)     1   3.4318   0.0000   0.7959 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_/D (DFFX1)   0.0379  -0.0013 &   0.7946 f
  data arrival time                                                                    0.7946

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5519     0.5519
  clock reconvergence pessimism                                            -0.0253     0.5265
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__102_/CLK (DFFX1)   0.0000   0.5265 r
  library hold time                                                         0.0127     0.5392
  data required time                                                                   0.5392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5392
  data arrival time                                                                   -0.7946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5304     0.5304
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/CLK (DFFX1)   0.2698   0.0000   0.5304 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/Q (DFFX1)   0.0367   0.2139   0.7443 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[42] (net)     2   5.5101   0.0000   0.7443 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U74/IN2 (MUX21X1)   0.0367   0.0001 &   0.7444 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U74/Q (MUX21X1)   0.0375   0.0675   0.8118 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n46 (net)     1   3.3770   0.0000   0.8118 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/D (DFFX1)   0.0375   0.0000 &   0.8119 f
  data arrival time                                                                    0.8119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5589     0.5589
  clock reconvergence pessimism                                            -0.0245     0.5344
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__6_/CLK (DFFX1)   0.0000   0.5344 r
  library hold time                                                         0.0221     0.5565
  data required time                                                                   0.5565
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5565
  data arrival time                                                                   -0.8119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5241     0.5241
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/CLK (DFFX1)   0.0814   0.0000   0.5241 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/Q (DFFX1)   0.0391   0.1971   0.7211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[488] (net)     2   6.3325   0.0000   0.7211 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1248/IN1 (MUX21X1)   0.0391   0.0001 &   0.7212 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1248/Q (MUX21X1)   0.0413   0.0701   0.7914 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n492 (net)     1   4.6160   0.0000   0.7914 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/D (DFFX1)   0.0413  -0.0034 &   0.7879 f
  data arrival time                                                                    0.7879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5523     0.5523
  clock reconvergence pessimism                                            -0.0253     0.5270
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__488_/CLK (DFFX1)   0.0000   0.5270 r
  library hold time                                                         0.0055     0.5325
  data required time                                                                   0.5325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5325
  data arrival time                                                                   -0.7879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5342     0.5342
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/CLK (DFFX1)   0.2253   0.0000   0.5342 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/Q (DFFX1)   0.0387   0.2124   0.7465 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1016] (net)     2   6.3282   0.0000   0.7465 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U656/IN1 (MUX21X1)   0.0387   0.0001 &   0.7466 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U656/Q (MUX21X1)   0.0364   0.0661   0.8127 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1020 (net)     1   2.9228   0.0000   0.8127 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/D (DFFX1)   0.0364  -0.0006 &   0.8121 f
  data arrival time                                                                    0.8121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5661     0.5661
  clock reconvergence pessimism                                            -0.0292     0.5369
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__477_/CLK (DFFX1)   0.0000   0.5369 r
  library hold time                                                         0.0198     0.5567
  data required time                                                                   0.5567
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5567
  data arrival time                                                                   -0.8121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5365     0.5365
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_/CLK (DFFX1)   0.1560   0.0000   0.5365 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_/Q (DFFX1)   0.0415   0.2086   0.7452 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[124] (net)     2   7.4315   0.0000   0.7452 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1652/IN1 (MUX21X1)   0.0415  -0.0008 &   0.7443 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1652/Q (MUX21X1)   0.0368   0.0669   0.8112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n128 (net)     1   3.0351   0.0000   0.8112 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_/D (DFFX1)   0.0368  -0.0014 &   0.8099 f
  data arrival time                                                                    0.8099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5650     0.5650
  clock reconvergence pessimism                                            -0.0253     0.5397
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__124_/CLK (DFFX1)   0.0000   0.5397 r
  library hold time                                                         0.0148     0.5545
  data required time                                                                   0.5545
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5545
  data arrival time                                                                   -0.8099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2554


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5226     0.5226
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/CLK (DFFX1)   0.1302   0.0000   0.5226 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/Q (DFFX1)   0.0385   0.2040   0.7267 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[19] (net)     2   6.1261   0.0000   0.7267 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1769/IN1 (MUX21X1)   0.0385  -0.0014 &   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1769/Q (MUX21X1)   0.0389   0.0680   0.7933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n23 (net)     1   3.7787   0.0000   0.7933 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/D (DFFX1)   0.0389   0.0000 &   0.7934 f
  data arrival time                                                                    0.7934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5508     0.5508
  clock reconvergence pessimism                                            -0.0253     0.5255
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__19_/CLK (DFFX1)   0.0000   0.5255 r
  library hold time                                                         0.0124     0.5379
  data required time                                                                   0.5379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5379
  data arrival time                                                                   -0.7934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__385_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__385_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__385_/CLK (DFFX1)   0.1062   0.0000   0.5323 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__385_/Q (DFFX1)   0.0426   0.2037   0.7359 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[385] (net)     2   7.8849   0.0000   0.7359 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1362/IN1 (MUX21X1)   0.0426  -0.0043 &   0.7316 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1362/Q (MUX21X1)   0.0381   0.0686   0.8002 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n389 (net)     1   3.6639   0.0000   0.8002 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__385_/D (DFFX1)   0.0381   0.0000 &   0.8003 f
  data arrival time                                                                    0.8003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5607     0.5607
  clock reconvergence pessimism                                            -0.0253     0.5353
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__385_/CLK (DFFX1)   0.0000   0.5353 r
  library hold time                                                         0.0095     0.5448
  data required time                                                                   0.5448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5448
  data arrival time                                                                   -0.8003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5233     0.5233
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_/CLK (DFFX1)   0.2057   0.0000   0.5233 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_/Q (DFFX1)   0.0383   0.2103   0.7336 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[380] (net)     2   6.1284   0.0000   0.7336 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1365/IN1 (MUX21X1)   0.0383   0.0001 &   0.7337 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1365/Q (MUX21X1)   0.0376   0.0670   0.8007 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n384 (net)     1   3.3518   0.0000   0.8007 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_/D (DFFX1)   0.0376  -0.0013 &   0.7994 f
  data arrival time                                                                    0.7994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5549     0.5549
  clock reconvergence pessimism                                            -0.0292     0.5258
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__380_/CLK (DFFX1)   0.0000   0.5258 r
  library hold time                                                         0.0181     0.5439
  data required time                                                                   0.5439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5439
  data arrival time                                                                   -0.7994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5282     0.5282
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/CLK (DFFX1)   0.1057   0.0000   0.5282 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/Q (DFFX1)   0.0384   0.2003   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[946] (net)     2   6.0520   0.0000   0.7284 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U737/IN1 (MUX21X1)   0.0384  -0.0016 &   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U737/Q (MUX21X1)   0.0394   0.0689   0.7957 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n950 (net)     1   4.1490   0.0000   0.7957 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/D (DFFX1)   0.0394   0.0001 &   0.7958 f
  data arrival time                                                                    0.7958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5565     0.5565
  clock reconvergence pessimism                                            -0.0253     0.5311
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__406_/CLK (DFFX1)   0.0000   0.5311 r
  library hold time                                                         0.0091     0.5403
  data required time                                                                   0.5403
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5403
  data arrival time                                                                   -0.7958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5229     0.5229
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_/CLK (DFFX1)   0.1970   0.0000   0.5229 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_/Q (DFFX1)   0.0378   0.2092   0.7321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[179] (net)     2   5.8911   0.0000   0.7321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1587/IN1 (MUX21X1)   0.0378   0.0001 &   0.7321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1587/Q (MUX21X1)   0.0392   0.0682   0.8003 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n183 (net)     1   3.9132   0.0000   0.8003 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_/D (DFFX1)   0.0392  -0.0023 &   0.7980 f
  data arrival time                                                                    0.7980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5545     0.5545
  clock reconvergence pessimism                                            -0.0292     0.5254
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__179_/CLK (DFFX1)   0.0000   0.5254 r
  library hold time                                                         0.0171     0.5425
  data required time                                                                   0.5425
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5425
  data arrival time                                                                   -0.7980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5309     0.5309
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_/CLK (DFFX1)   0.1061   0.0000   0.5309 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_/Q (DFFX1)   0.0376   0.1997   0.7307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[392] (net)     2   5.7322   0.0000   0.7307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1355/IN1 (MUX21X1)   0.0376   0.0001 &   0.7307 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1355/Q (MUX21X1)   0.0408   0.0694   0.8002 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n396 (net)     1   4.4570   0.0000   0.8002 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_/D (DFFX1)   0.0408  -0.0018 &   0.7984 f
  data arrival time                                                                    0.7984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5593     0.5593
  clock reconvergence pessimism                                            -0.0253     0.5340
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__392_/CLK (DFFX1)   0.0000   0.5340 r
  library hold time                                                         0.0089     0.5429
  data required time                                                                   0.5429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5429
  data arrival time                                                                   -0.7984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__456_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__456_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5290     0.5290
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__456_/CLK (DFFX1)   0.2250   0.0000   0.5290 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__456_/Q (DFFX1)   0.0402   0.2136   0.7426 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[995] (net)     2   6.9898   0.0000   0.7426 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U679/IN1 (MUX21X1)   0.0402  -0.0039 &   0.7386 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U679/Q (MUX21X1)   0.0382   0.0678   0.8064 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n999 (net)     1   3.5266   0.0000   0.8064 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__456_/D (DFFX1)   0.0382   0.0000 &   0.8065 f
  data arrival time                                                                    0.8065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5607     0.5607
  clock reconvergence pessimism                                            -0.0292     0.5316
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__456_/CLK (DFFX1)   0.0000   0.5316 r
  library hold time                                                         0.0194     0.5510
  data required time                                                                   0.5510
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5510
  data arrival time                                                                   -0.8065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5218     0.5218
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/CLK (DFFX1)   0.1969   0.0000   0.5218 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/Q (DFFX1)   0.0409   0.2117   0.7335 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[358] (net)     2   7.2577   0.0000   0.7335 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1390/IN1 (MUX21X1)   0.0409  -0.0026 &   0.7309 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1390/Q (MUX21X1)   0.0410   0.0702   0.8011 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n362 (net)     1   4.4910   0.0000   0.8011 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/D (DFFX1)   0.0410  -0.0046 &   0.7965 f
  data arrival time                                                                    0.7965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5534     0.5534
  clock reconvergence pessimism                                            -0.0292     0.5242
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__358_/CLK (DFFX1)   0.0000   0.5242 r
  library hold time                                                         0.0167     0.5410
  data required time                                                                   0.5410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5410
  data arrival time                                                                   -0.7965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5221     0.5221
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/CLK (DFFX1)   0.1301   0.0000   0.5221 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/Q (DFFX1)   0.0430   0.2075   0.7296 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[558] (net)     2   8.0659   0.0000   0.7296 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1168/IN1 (MUX21X1)   0.0430  -0.0035 &   0.7260 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1168/Q (MUX21X1)   0.0428   0.0721   0.7981 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n562 (net)     1   5.1153   0.0000   0.7981 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/D (DFFX1)   0.0428  -0.0062 &   0.7919 f
  data arrival time                                                                    0.7919

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5503     0.5503
  clock reconvergence pessimism                                            -0.0253     0.5250
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__18_/CLK (DFFX1)   0.0000   0.5250 r
  library hold time                                                         0.0114     0.5364
  data required time                                                                   0.5364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5364
  data arrival time                                                                   -0.7919
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5319     0.5319
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_/CLK (DFFX1)   0.1061   0.0000   0.5319 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_/Q (DFFX1)   0.0390   0.2008   0.7328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[384] (net)     2   6.3218   0.0000   0.7328 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1363/IN1 (MUX21X1)   0.0390  -0.0012 &   0.7316 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1363/Q (MUX21X1)   0.0410   0.0698   0.8014 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n388 (net)     1   4.5076   0.0000   0.8014 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_/D (DFFX1)   0.0410  -0.0020 &   0.7994 f
  data arrival time                                                                    0.7994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5603     0.5603
  clock reconvergence pessimism                                            -0.0253     0.5350
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__384_/CLK (DFFX1)   0.0000   0.5350 r
  library hold time                                                         0.0089     0.5439
  data required time                                                                   0.5439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5439
  data arrival time                                                                   -0.7994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5289     0.5289
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_/CLK (DFFX1)   0.1057   0.0000   0.5289 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_/Q (DFFX1)   0.0454   0.2055   0.7344 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[416] (net)     2   9.1542   0.0000   0.7344 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1328/IN1 (MUX21X1)   0.0454  -0.0079 &   0.7266 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1328/Q (MUX21X1)   0.0396   0.0699   0.7965 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n420 (net)     1   3.9616   0.0000   0.7965 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_/D (DFFX1)   0.0396   0.0001 &   0.7965 f
  data arrival time                                                                    0.7965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5572     0.5572
  clock reconvergence pessimism                                            -0.0253     0.5319
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__416_/CLK (DFFX1)   0.0000   0.5319 r
  library hold time                                                         0.0091     0.5410
  data required time                                                                   0.5410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5410
  data arrival time                                                                   -0.7965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2555


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__131_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5350     0.5350
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__131_/CLK (DFFX1)   0.1559   0.0000   0.5350 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__131_/Q (DFFX1)   0.0392   0.2068   0.7417 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[131] (net)     2   6.4518   0.0000   0.7417 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1645/IN1 (MUX21X1)   0.0392  -0.0010 &   0.7408 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1645/Q (MUX21X1)   0.0391   0.0683   0.8091 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n135 (net)     1   3.8470   0.0000   0.8091 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__131_/D (DFFX1)   0.0391  -0.0013 &   0.8079 f
  data arrival time                                                                    0.8079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5634     0.5634
  clock reconvergence pessimism                                            -0.0253     0.5381
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__131_/CLK (DFFX1)   0.0000   0.5381 r
  library hold time                                                         0.0142     0.5523
  data required time                                                                   0.5523
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5523
  data arrival time                                                                   -0.8079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2556


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5239     0.5239
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/CLK (DFFX1)   0.1302   0.0000   0.5239 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/Q (DFFX1)   0.0378   0.2034   0.7273 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[569] (net)     2   5.8078   0.0000   0.7273 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1156/IN1 (MUX21X1)   0.0378   0.0001 &   0.7274 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1156/Q (MUX21X1)   0.0384   0.0675   0.7949 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n573 (net)     1   3.6369   0.0000   0.7949 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/D (DFFX1)   0.0384   0.0000 &   0.7950 f
  data arrival time                                                                    0.7950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5522     0.5522
  clock reconvergence pessimism                                            -0.0253     0.5268
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__29_/CLK (DFFX1)   0.0000   0.5268 r
  library hold time                                                         0.0125     0.5394
  data required time                                                                   0.5394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5394
  data arrival time                                                                   -0.7950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2556


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5122     0.5122
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_/CLK (DFFX1)   0.1738   0.0000   0.5122 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_/Q (DFFX1)   0.0400   0.2090   0.7211 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[191] (net)     2   6.8114   0.0000   0.7211 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1574/IN1 (MUX21X1)   0.0400  -0.0019 &   0.7192 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1574/Q (MUX21X1)   0.0404   0.0695   0.7887 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n195 (net)     1   4.2880   0.0000   0.7887 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_/D (DFFX1)   0.0404  -0.0034 &   0.7853 f
  data arrival time                                                                    0.7853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0292     0.5144
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__191_/CLK (DFFX1)   0.0000   0.5144 r
  library hold time                                                         0.0152     0.5296
  data required time                                                                   0.5296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5296
  data arrival time                                                                   -0.7853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5326     0.5326
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/CLK (DFFX1)   0.1557   0.0000   0.5326 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/Q (DFFX1)   0.0394   0.2069   0.7395 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[3] (net)     2   6.5261   0.0000   0.7395 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1786/IN1 (MUX21X1)   0.0394   0.0001 &   0.7396 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1786/Q (MUX21X1)   0.0383   0.0677   0.8073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n7 (net)     1   3.5607   0.0000   0.8073 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/D (DFFX1)   0.0383  -0.0015 &   0.8058 f
  data arrival time                                                                    0.8058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5610     0.5610
  clock reconvergence pessimism                                            -0.0253     0.5357
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__3_/CLK (DFFX1)   0.0000   0.5357 r
  library hold time                                                         0.0144     0.5501
  data required time                                                                   0.5501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5501
  data arrival time                                                                   -0.8058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5272     0.5272
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.2698   0.0000   0.5272 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/Q (DFFX1)   0.0421   0.2181   0.7454 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[32] (net)     2   7.8275   0.0000   0.7454 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U87/IN1 (MUX21X1)   0.0421  -0.0034 &   0.7420 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U87/Q (MUX21X1)   0.0418   0.0711   0.8130 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n36 (net)     1   4.7468   0.0000   0.8130 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/D (DFFX1)   0.0418  -0.0050 &   0.8081 f
  data arrival time                                                                    0.8081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5557     0.5557
  clock reconvergence pessimism                                            -0.0245     0.5311
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__32_/CLK (DFFX1)   0.0000   0.5311 r
  library hold time                                                         0.0212     0.5523
  data required time                                                                   0.5523
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5523
  data arrival time                                                                   -0.8081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__424_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__424_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5277     0.5277
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__424_/CLK (DFFX1)   0.1021   0.0000   0.5277 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__424_/Q (DFFX1)   0.0405   0.2014   0.7291 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[964] (net)     2   6.9504   0.0000   0.7291 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U717/IN1 (MUX21X1)   0.0405  -0.0043 &   0.7249 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U717/Q (MUX21X1)   0.0403   0.0699   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n968 (net)     1   4.4122   0.0000   0.7948 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__424_/D (DFFX1)   0.0403   0.0001 &   0.7949 f
  data arrival time                                                                    0.7949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5560     0.5560
  clock reconvergence pessimism                                            -0.0253     0.5307
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__424_/CLK (DFFX1)   0.0000   0.5307 r
  library hold time                                                         0.0085     0.5392
  data required time                                                                   0.5392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5392
  data arrival time                                                                   -0.7949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5185     0.5185
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/CLK (DFFX1)   0.1982   0.0000   0.5185 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/Q (DFFX1)   0.0388   0.2101   0.7286 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[226] (net)     2   6.3414   0.0000   0.7286 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1536/IN1 (MUX21X1)   0.0388  -0.0011 &   0.7275 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1536/Q (MUX21X1)   0.0419   0.0706   0.7981 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n230 (net)     1   4.8306   0.0000   0.7981 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/D (DFFX1)   0.0419  -0.0048 &   0.7933 f
  data arrival time                                                                    0.7933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5501     0.5501
  clock reconvergence pessimism                                            -0.0292     0.5209
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__226_/CLK (DFFX1)   0.0000   0.5209 r
  library hold time                                                         0.0166     0.5375
  data required time                                                                   0.5375
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5375
  data arrival time                                                                   -0.7933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5217     0.5217
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/CLK (DFFX1)   0.1301   0.0000   0.5217 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/Q (DFFX1)   0.0405   0.2056   0.7274 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[11] (net)     2   6.9847   0.0000   0.7274 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1778/IN1 (MUX21X1)   0.0405   0.0001 &   0.7275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1778/Q (MUX21X1)   0.0400   0.0693   0.7968 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n15 (net)     1   4.1457   0.0000   0.7968 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/D (DFFX1)   0.0400  -0.0043 &   0.7925 f
  data arrival time                                                                    0.7925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5499     0.5499
  clock reconvergence pessimism                                            -0.0253     0.5246
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__11_/CLK (DFFX1)   0.0000   0.5246 r
  library hold time                                                         0.0122     0.5367
  data required time                                                                   0.5367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5367
  data arrival time                                                                   -0.7925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5229     0.5229
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_/CLK (DFFX1)   0.1970   0.0000   0.5229 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_/Q (DFFX1)   0.0394   0.2105   0.7333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[718] (net)     2   6.5792   0.0000   0.7333 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U986/IN1 (MUX21X1)   0.0394   0.0001 &   0.7334 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U986/Q (MUX21X1)   0.0385   0.0679   0.8013 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n722 (net)     1   3.6570   0.0000   0.8013 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_/D (DFFX1)   0.0385  -0.0029 &   0.7984 f
  data arrival time                                                                    0.7984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5545     0.5545
  clock reconvergence pessimism                                            -0.0292     0.5253
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__179_/CLK (DFFX1)   0.0000   0.5253 r
  library hold time                                                         0.0173     0.5426
  data required time                                                                   0.5426
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5426
  data arrival time                                                                   -0.7984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2557


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5284     0.5284
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/CLK (DFFX1)   0.1057   0.0000   0.5284 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/Q (DFFX1)   0.0427   0.2037   0.7321 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[947] (net)     2   7.9340   0.0000   0.7321 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U736/IN1 (MUX21X1)   0.0427  -0.0020 &   0.7300 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U736/Q (MUX21X1)   0.0394   0.0698   0.7998 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n951 (net)     1   4.1617   0.0000   0.7998 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/D (DFFX1)   0.0394  -0.0036 &   0.7963 f
  data arrival time                                                                    0.7963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5567     0.5567
  clock reconvergence pessimism                                            -0.0253     0.5314
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__407_/CLK (DFFX1)   0.0000   0.5314 r
  library hold time                                                         0.0091     0.5405
  data required time                                                                   0.5405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5405
  data arrival time                                                                   -0.7963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5122     0.5122
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/CLK (DFFX1)   0.1732   0.0000   0.5122 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/Q (DFFX1)   0.0362   0.2058   0.7181 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[98] (net)     2   5.1770   0.0000   0.7181 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1678/IN1 (MUX21X1)   0.0362   0.0001 &   0.7181 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1678/Q (MUX21X1)   0.0388   0.0676   0.7857 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n102 (net)     1   3.7932   0.0000   0.7857 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/D (DFFX1)   0.0388   0.0001 &   0.7858 f
  data arrival time                                                                    0.7858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5437     0.5437
  clock reconvergence pessimism                                            -0.0292     0.5145
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__98_/CLK (DFFX1)   0.0000   0.5145 r
  library hold time                                                         0.0155     0.5300
  data required time                                                                   0.5300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5300
  data arrival time                                                                   -0.7858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5219     0.5219
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_/CLK (DFFX1)   0.2053   0.0000   0.5219 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_/Q (DFFX1)   0.0371   0.2093   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[703] (net)     2   5.5975   0.0000   0.7312 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1004/IN1 (MUX21X1)   0.0371   0.0000 &   0.7313 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1004/Q (MUX21X1)   0.0378   0.0669   0.7982 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n707 (net)     1   3.4236   0.0000   0.7982 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_/D (DFFX1)   0.0378   0.0000 &   0.7982 f
  data arrival time                                                                    0.7982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5536     0.5536
  clock reconvergence pessimism                                            -0.0292     0.5244
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__164_/CLK (DFFX1)   0.0000   0.5244 r
  library hold time                                                         0.0181     0.5424
  data required time                                                                   0.5424
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5424
  data arrival time                                                                   -0.7982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5286     0.5286
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_/CLK (DFFX1)   0.1057   0.0000   0.5286 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_/Q (DFFX1)   0.0471   0.2067   0.7353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[956] (net)     2   9.8883   0.0000   0.7353 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U726/IN1 (MUX21X1)   0.0471  -0.0062 &   0.7291 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U726/Q (MUX21X1)   0.0376   0.0690   0.7981 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n960 (net)     1   3.4235   0.0000   0.7981 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_/D (DFFX1)   0.0376  -0.0012 &   0.7969 f
  data arrival time                                                                    0.7969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5569     0.5569
  clock reconvergence pessimism                                            -0.0253     0.5316
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__416_/CLK (DFFX1)   0.0000   0.5316 r
  library hold time                                                         0.0095     0.5411
  data required time                                                                   0.5411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5411
  data arrival time                                                                   -0.7969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5237     0.5237
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/CLK (DFFX1)   0.2053   0.0000   0.5237 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/Q (DFFX1)   0.0384   0.2104   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[521] (net)     2   6.1576   0.0000   0.7341 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1208/IN1 (MUX21X1)   0.0384  -0.0020 &   0.7321 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1208/Q (MUX21X1)   0.0402   0.0691   0.8011 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n525 (net)     1   4.2269   0.0000   0.8011 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/D (DFFX1)   0.0402  -0.0016 &   0.7995 f
  data arrival time                                                                    0.7995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5554     0.5554
  clock reconvergence pessimism                                            -0.0292     0.5262
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__521_/CLK (DFFX1)   0.0000   0.5262 r
  library hold time                                                         0.0175     0.5437
  data required time                                                                   0.5437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5437
  data arrival time                                                                   -0.7995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__78_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5187     0.5187
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__78_/CLK (DFFX1)   0.1982   0.0000   0.5187 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__78_/Q (DFFX1)   0.0393   0.2105   0.7292 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[78] (net)     2   6.5327   0.0000   0.7292 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1700/IN1 (MUX21X1)   0.0393  -0.0019 &   0.7273 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1700/Q (MUX21X1)   0.0383   0.0677   0.7950 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n82 (net)     1   3.5681   0.0000   0.7950 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__78_/D (DFFX1)   0.0383  -0.0007 &   0.7944 f
  data arrival time                                                                    0.7944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5503     0.5503
  clock reconvergence pessimism                                            -0.0292     0.5211
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__78_/CLK (DFFX1)   0.0000   0.5211 r
  library hold time                                                         0.0175     0.5385
  data required time                                                                   0.5385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5385
  data arrival time                                                                   -0.7944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5323     0.5323
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/CLK (DFFX1)   0.2252   0.0000   0.5323 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/Q (DFFX1)   0.0397   0.2132   0.7454 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[486] (net)     2   6.7622   0.0000   0.7454 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1247/IN1 (MUX21X1)   0.0397  -0.0016 &   0.7438 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1247/Q (MUX21X1)   0.0392   0.0685   0.8123 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n490 (net)     1   3.8733   0.0000   0.8123 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/D (DFFX1)   0.0392  -0.0024 &   0.8099 f
  data arrival time                                                                    0.8099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5641     0.5641
  clock reconvergence pessimism                                            -0.0292     0.5349
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__486_/CLK (DFFX1)   0.0000   0.5349 r
  library hold time                                                         0.0192     0.5541
  data required time                                                                   0.5541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5541
  data arrival time                                                                   -0.8099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5292     0.5292
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/CLK (DFFX1)   0.2698   0.0000   0.5292 r
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/Q (DFFX1)   0.0361   0.2134   0.7426 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem[23] (net)     2   5.2313   0.0000   0.7426 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U96/IN1 (MUX21X1)   0.0361   0.0001 &   0.7427 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/U96/Q (MUX21X1)   0.0409   0.0692   0.8119 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/n27 (net)     1   4.4932   0.0000   0.8119 f
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/D (DFFX1)   0.0409  -0.0014 &   0.8104 f
  data arrival time                                                                    0.8104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5577     0.5577
  clock reconvergence pessimism                                            -0.0245     0.5332
  icache_1/lce/lce_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__23_/CLK (DFFX1)   0.0000   0.5332 r
  library hold time                                                         0.0214     0.5546
  data required time                                                                   0.5546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5546
  data arrival time                                                                   -0.8104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5271     0.5271
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_/CLK (DFFX1)   0.0814   0.0000   0.5271 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_/Q (DFFX1)   0.0405   0.1982   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[465] (net)     2   6.9531   0.0000   0.7253 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1274/IN1 (MUX21X1)   0.0405  -0.0007 &   0.7246 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1274/Q (MUX21X1)   0.0397   0.0691   0.7937 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n469 (net)     1   4.0558   0.0000   0.7937 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_/D (DFFX1)   0.0397  -0.0020 &   0.7917 f
  data arrival time                                                                    0.7917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5554     0.5554
  clock reconvergence pessimism                                            -0.0253     0.5300
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__465_/CLK (DFFX1)   0.0000   0.5300 r
  library hold time                                                         0.0058     0.5358
  data required time                                                                   0.5358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5358
  data arrival time                                                                   -0.7917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2558


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5167     0.5167
  bp_fe_pc_gen_1/pc_f2_reg_50_/CLK (DFFX1)                        0.2065    0.0000     0.5167 r
  bp_fe_pc_gen_1/pc_f2_reg_50_/Q (DFFX1)                          0.0356    0.2082     0.7249 f
  bp_fe_pc_gen_1/pc_f2[50] (net)                2       4.9602              0.0000     0.7249 f
  bp_fe_pc_gen_1/U752/IN4 (AO22X1)                                0.0356   -0.0008 &   0.7241 f
  bp_fe_pc_gen_1/U752/Q (AO22X1)                                  0.0372    0.0715     0.7956 f
  bp_fe_pc_gen_1/n314 (net)                     1       4.0215              0.0000     0.7956 f
  bp_fe_pc_gen_1/pc_f2_reg_50_/D (DFFX1)                          0.0372   -0.0013 &   0.7942 f
  data arrival time                                                                    0.7942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5449     0.5449
  clock reconvergence pessimism                                            -0.0248     0.5201
  bp_fe_pc_gen_1/pc_f2_reg_50_/CLK (DFFX1)                                  0.0000     0.5201 r
  library hold time                                                         0.0183     0.5384
  data required time                                                                   0.5384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5384
  data arrival time                                                                   -0.7942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5214     0.5214
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__38_/CLK (DFFX1)   0.1301   0.0000   0.5214 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__38_/Q (DFFX1)   0.0402   0.2054   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[578] (net)     2   6.8349   0.0000   0.7268 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1145/IN1 (MUX21X1)   0.0402  -0.0011 &   0.7257 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1145/Q (MUX21X1)   0.0374   0.0672   0.7929 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n582 (net)     1   3.2523   0.0000   0.7929 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__38_/D (DFFX1)   0.0374   0.0000 &   0.7929 f
  data arrival time                                                                    0.7929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5496     0.5496
  clock reconvergence pessimism                                            -0.0253     0.5243
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__38_/CLK (DFFX1)   0.0000   0.5243 r
  library hold time                                                         0.0128     0.5371
  data required time                                                                   0.5371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5371
  data arrival time                                                                   -0.7929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5167     0.5167
  bp_fe_pc_gen_1/pc_f2_reg_43_/CLK (DFFX1)                        0.2065    0.0000     0.5167 r
  bp_fe_pc_gen_1/pc_f2_reg_43_/Q (DFFX1)                          0.0364    0.2088     0.7256 f
  bp_fe_pc_gen_1/pc_f2[43] (net)                2       5.3004              0.0000     0.7256 f
  bp_fe_pc_gen_1/U759/IN4 (AO22X1)                                0.0364   -0.0005 &   0.7251 f
  bp_fe_pc_gen_1/U759/Q (AO22X1)                                  0.0348    0.0698     0.7948 f
  bp_fe_pc_gen_1/n335 (net)                     1       3.1534              0.0000     0.7948 f
  bp_fe_pc_gen_1/pc_f2_reg_43_/D (DFFX1)                          0.0348    0.0000 &   0.7949 f
  data arrival time                                                                    0.7949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5449     0.5449
  clock reconvergence pessimism                                            -0.0248     0.5201
  bp_fe_pc_gen_1/pc_f2_reg_43_/CLK (DFFX1)                                  0.0000     0.5201 r
  library hold time                                                         0.0188     0.5390
  data required time                                                                   0.5390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5390
  data arrival time                                                                   -0.7949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5341     0.5341
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/CLK (DFFX1)   0.2253   0.0000   0.5341 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/Q (DFFX1)   0.0397   0.2131   0.7473 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[468] (net)     2   6.7457   0.0000   0.7473 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1266/IN1 (MUX21X1)   0.0397  -0.0024 &   0.7448 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1266/Q (MUX21X1)   0.0378   0.0674   0.8122 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n472 (net)     1   3.3874   0.0000   0.8122 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/D (DFFX1)   0.0378   0.0000 &   0.8122 f
  data arrival time                                                                    0.8122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5660     0.5660
  clock reconvergence pessimism                                            -0.0292     0.5368
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__468_/CLK (DFFX1)   0.0000   0.5368 r
  library hold time                                                         0.0195     0.5563
  data required time                                                                   0.5563
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5563
  data arrival time                                                                   -0.8122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__106_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5117     0.5117
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__106_/CLK (DFFX1)   0.1732   0.0000   0.5117 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__106_/Q (DFFX1)   0.0366   0.2061   0.7179 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[645] (net)     2   5.3429   0.0000   0.7179 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1069/IN1 (MUX21X1)   0.0366   0.0000 &   0.7179 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1069/Q (MUX21X1)   0.0386   0.0675   0.7854 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n649 (net)     1   3.7206   0.0000   0.7854 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__106_/D (DFFX1)   0.0386   0.0000 &   0.7855 f
  data arrival time                                                                    0.7855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5431     0.5431
  clock reconvergence pessimism                                            -0.0292     0.5140
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__106_/CLK (DFFX1)   0.0000   0.5140 r
  library hold time                                                         0.0156     0.5295
  data required time                                                                   0.5295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5295
  data arrival time                                                                   -0.7855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5293     0.5293
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/CLK (DFFX1)   0.2250   0.0000   0.5293 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/Q (DFFX1)   0.0425   0.2153   0.7445 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[1057] (net)     2   7.9742   0.0000   0.7445 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U610/IN1 (MUX21X1)   0.0425  -0.0014 &   0.7431 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U610/Q (MUX21X1)   0.0401   0.0698   0.8129 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n1061 (net)     1   4.1801   0.0000   0.8129 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/D (DFFX1)   0.0401  -0.0062 &   0.8067 f
  data arrival time                                                                    0.8067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5610     0.5610
  clock reconvergence pessimism                                            -0.0292     0.5318
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__518_/CLK (DFFX1)   0.0000   0.5318 r
  library hold time                                                         0.0190     0.5508
  data required time                                                                   0.5508
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5508
  data arrival time                                                                   -0.8067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5156     0.5156
  bp_fe_pc_gen_1/pc_f2_reg_56_/CLK (DFFX1)                        0.2065    0.0000     0.5156 r
  bp_fe_pc_gen_1/pc_f2_reg_56_/Q (DFFX1)                          0.0363    0.2088     0.7244 f
  bp_fe_pc_gen_1/pc_f2[56] (net)                2       5.2786              0.0000     0.7244 f
  bp_fe_pc_gen_1/U746/IN4 (AO22X1)                                0.0363   -0.0006 &   0.7238 f
  bp_fe_pc_gen_1/U746/Q (AO22X1)                                  0.0372    0.0716     0.7955 f
  bp_fe_pc_gen_1/n296 (net)                     1       4.0214              0.0000     0.7955 f
  bp_fe_pc_gen_1/pc_f2_reg_56_/D (DFFX1)                          0.0372   -0.0023 &   0.7932 f
  data arrival time                                                                    0.7932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5438     0.5438
  clock reconvergence pessimism                                            -0.0248     0.5190
  bp_fe_pc_gen_1/pc_f2_reg_56_/CLK (DFFX1)                                  0.0000     0.5190 r
  library hold time                                                         0.0183     0.5373
  data required time                                                                   0.5373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5373
  data arrival time                                                                   -0.7932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5221     0.5221
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_/CLK (DFFX1)   0.1302   0.0000   0.5221 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_/Q (DFFX1)   0.0397   0.2049   0.7270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[575] (net)     2   6.6153   0.0000   0.7270 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1150/IN1 (MUX21X1)   0.0397  -0.0011 &   0.7259 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1150/Q (MUX21X1)   0.0392   0.0686   0.7945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n579 (net)     1   3.8999   0.0000   0.7945 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_/D (DFFX1)   0.0392  -0.0012 &   0.7932 f
  data arrival time                                                                    0.7932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5503     0.5503
  clock reconvergence pessimism                                            -0.0253     0.5249
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__35_/CLK (DFFX1)   0.0000   0.5249 r
  library hold time                                                         0.0123     0.5373
  data required time                                                                   0.5373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5373
  data arrival time                                                                   -0.7932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2559


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5227     0.5227
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__60_/CLK (DFFX1)   0.1302   0.0000   0.5227 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__60_/Q (DFFX1)   0.0395   0.2048   0.7275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[600] (net)     2   6.5283   0.0000   0.7275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1121/IN1 (MUX21X1)   0.0395   0.0001 &   0.7275 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1121/Q (MUX21X1)   0.0371   0.0668   0.7944 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n604 (net)     1   3.1754   0.0000   0.7944 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__60_/D (DFFX1)   0.0371   0.0000 &   0.7944 f
  data arrival time                                                                    0.7944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5509     0.5509
  clock reconvergence pessimism                                            -0.0253     0.5256
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__60_/CLK (DFFX1)   0.0000   0.5256 r
  library hold time                                                         0.0129     0.5384
  data required time                                                                   0.5384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5384
  data arrival time                                                                   -0.7944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__106_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5117     0.5117
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__106_/CLK (DFFX1)   0.1732   0.0000   0.5117 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__106_/Q (DFFX1)   0.0392   0.2083   0.7200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[106] (net)     2   6.4805   0.0000   0.7200 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1670/IN1 (MUX21X1)   0.0392   0.0001 &   0.7201 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U1670/Q (MUX21X1)   0.0371   0.0668   0.7869 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n110 (net)     1   3.1711   0.0000   0.7869 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__106_/D (DFFX1)   0.0371  -0.0010 &   0.7859 f
  data arrival time                                                                    0.7859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5431     0.5431
  clock reconvergence pessimism                                            -0.0292     0.5140
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_0__106_/CLK (DFFX1)   0.0000   0.5140 r
  library hold time                                                         0.0159     0.5299
  data required time                                                                   0.5299
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5299
  data arrival time                                                                   -0.7859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: bp_fe_pc_gen_1/pc_f2_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: bp_fe_pc_gen_1/pc_f2_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5154     0.5154
  bp_fe_pc_gen_1/pc_f2_reg_49_/CLK (DFFX1)                        0.2065    0.0000     0.5154 r
  bp_fe_pc_gen_1/pc_f2_reg_49_/Q (DFFX1)                          0.0355    0.2082     0.7236 f
  bp_fe_pc_gen_1/pc_f2[49] (net)                2       4.9414              0.0000     0.7236 f
  bp_fe_pc_gen_1/U753/IN4 (AO22X1)                                0.0355   -0.0005 &   0.7231 f
  bp_fe_pc_gen_1/U753/Q (AO22X1)                                  0.0372    0.0714     0.7945 f
  bp_fe_pc_gen_1/n317 (net)                     1       4.0018              0.0000     0.7945 f
  bp_fe_pc_gen_1/pc_f2_reg_49_/D (DFFX1)                          0.0372   -0.0015 &   0.7931 f
  data arrival time                                                                    0.7931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5436     0.5436
  clock reconvergence pessimism                                            -0.0248     0.5188
  bp_fe_pc_gen_1/pc_f2_reg_49_/CLK (DFFX1)                                  0.0000     0.5188 r
  library hold time                                                         0.0183     0.5371
  data required time                                                                   0.5371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5371
  data arrival time                                                                   -0.7931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__409_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__409_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5285     0.5285
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__409_/CLK (DFFX1)   0.1057   0.0000   0.5285 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__409_/Q (DFFX1)   0.0437   0.2043   0.7329 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[949] (net)     2   8.3709   0.0000   0.7329 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U733/IN1 (MUX21X1)   0.0437  -0.0041 &   0.7287 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U733/Q (MUX21X1)   0.0394   0.0700   0.7988 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n953 (net)     1   4.1696   0.0000   0.7988 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__409_/D (DFFX1)   0.0394  -0.0021 &   0.7966 f
  data arrival time                                                                    0.7966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5568     0.5568
  clock reconvergence pessimism                                            -0.0253     0.5315
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__409_/CLK (DFFX1)   0.0000   0.5315 r
  library hold time                                                         0.0091     0.5406
  data required time                                                                   0.5406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5406
  data arrival time                                                                   -0.7966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5288     0.5288
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_/CLK (DFFX1)   0.1058   0.0000   0.5288 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_/Q (DFFX1)   0.0448   0.2051   0.7339 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[942] (net)     2   8.8683   0.0000   0.7339 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U741/IN1 (MUX21X1)   0.0448  -0.0035 &   0.7304 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U741/Q (MUX21X1)   0.0372   0.0684   0.7988 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n946 (net)     1   3.3472   0.0000   0.7988 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_/D (DFFX1)   0.0372  -0.0014 &   0.7974 f
  data arrival time                                                                    0.7974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5571     0.5571
  clock reconvergence pessimism                                            -0.0253     0.5317
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_1__402_/CLK (DFFX1)   0.0000   0.5317 r
  library hold time                                                         0.0096     0.5414
  data required time                                                                   0.5414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5414
  data arrival time                                                                   -0.7974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5234     0.5234
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/CLK (DFFX1)   0.2058   0.0000   0.5234 r
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/Q (DFFX1)   0.0372   0.2095   0.7328 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem[927] (net)     2   5.6577   0.0000   0.7328 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U755/IN1 (MUX21X1)   0.0372  -0.0004 &   0.7324 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/U755/Q (MUX21X1)   0.0383   0.0674   0.7998 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/n931 (net)     1   3.6126   0.0000   0.7998 f
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/D (DFFX1)   0.0383   0.0000 &   0.7998 f
  data arrival time                                                                    0.7998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5550     0.5550
  clock reconvergence pessimism                                            -0.0292     0.5258
  icache_1/lce/lce_tr_resp_in_fifo/mem_1r1w/notmacro_synth/mem_reg_1__388_/CLK (DFFX1)   0.0000   0.5258 r
  library hold time                                                         0.0180     0.5438
  data required time                                                                   0.5438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5438
  data arrival time                                                                   -0.7998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


  Startpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5217     0.5217
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_/CLK (DFFX1)   0.1301   0.0000   0.5217 r
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_/Q (DFFX1)   0.0381   0.2037   0.7254 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem[142] (net)     2   5.9650   0.0000   0.7254 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1633/IN1 (MUX21X1)   0.0381  -0.0008 &   0.7246 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/U1633/Q (MUX21X1)   0.0406   0.0694   0.7940 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/n146 (net)     1   4.3895   0.0000   0.7940 f
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_/D (DFFX1)   0.0406  -0.0015 &   0.7925 f
  data arrival time                                                                    0.7925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.5499     0.5499
  clock reconvergence pessimism                                            -0.0253     0.5245
  icache_1/lce/lce_data_cmd_fifo/mem_1r1w/notmacro_synth/mem_reg_0__142_/CLK (DFFX1)   0.0000   0.5245 r
  library hold time                                                         0.0120     0.5365
  data required time                                                                   0.5365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.5365
  data arrival time                                                                   -0.7925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2560


1
