TimeQuest Timing Analyzer report for Projeto1
Tue Oct 19 20:11:23 2021
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'limitador:inst26|inst2'
 14. Slow 1200mV 85C Model Setup: 'limitador:inst28|inst2'
 15. Slow 1200mV 85C Model Setup: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 16. Slow 1200mV 85C Model Setup: 'Divisor_de_clock2:inst19|inst2'
 17. Slow 1200mV 85C Model Setup: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'
 18. Slow 1200mV 85C Model Setup: 'deb:inst4|inst'
 19. Slow 1200mV 85C Model Setup: 'seletor:inst22|inst2'
 20. Slow 1200mV 85C Model Hold: 'clk'
 21. Slow 1200mV 85C Model Hold: 'limitador:inst28|inst2'
 22. Slow 1200mV 85C Model Hold: 'limitador:inst26|inst2'
 23. Slow 1200mV 85C Model Hold: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'
 24. Slow 1200mV 85C Model Hold: 'Divisor_de_clock2:inst19|inst2'
 25. Slow 1200mV 85C Model Hold: 'deb:inst4|inst'
 26. Slow 1200mV 85C Model Hold: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 27. Slow 1200mV 85C Model Hold: 'seletor:inst22|inst2'
 28. Slow 1200mV 85C Model Recovery: 'limitador:inst26|inst2'
 29. Slow 1200mV 85C Model Recovery: 'limitador:inst28|inst2'
 30. Slow 1200mV 85C Model Removal: 'limitador:inst28|inst2'
 31. Slow 1200mV 85C Model Removal: 'limitador:inst26|inst2'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'limitador:inst28|inst2'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'limitador:inst26|inst2'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|inst2'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'deb:inst4|inst'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'seletor:inst22|inst2'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 85C Model Metastability Report
 45. Slow 1200mV 0C Model Fmax Summary
 46. Slow 1200mV 0C Model Setup Summary
 47. Slow 1200mV 0C Model Hold Summary
 48. Slow 1200mV 0C Model Recovery Summary
 49. Slow 1200mV 0C Model Removal Summary
 50. Slow 1200mV 0C Model Minimum Pulse Width Summary
 51. Slow 1200mV 0C Model Setup: 'clk'
 52. Slow 1200mV 0C Model Setup: 'limitador:inst26|inst2'
 53. Slow 1200mV 0C Model Setup: 'limitador:inst28|inst2'
 54. Slow 1200mV 0C Model Setup: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 55. Slow 1200mV 0C Model Setup: 'Divisor_de_clock2:inst19|inst2'
 56. Slow 1200mV 0C Model Setup: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'
 57. Slow 1200mV 0C Model Setup: 'deb:inst4|inst'
 58. Slow 1200mV 0C Model Setup: 'seletor:inst22|inst2'
 59. Slow 1200mV 0C Model Hold: 'clk'
 60. Slow 1200mV 0C Model Hold: 'limitador:inst28|inst2'
 61. Slow 1200mV 0C Model Hold: 'limitador:inst26|inst2'
 62. Slow 1200mV 0C Model Hold: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'
 63. Slow 1200mV 0C Model Hold: 'Divisor_de_clock2:inst19|inst2'
 64. Slow 1200mV 0C Model Hold: 'deb:inst4|inst'
 65. Slow 1200mV 0C Model Hold: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 66. Slow 1200mV 0C Model Hold: 'seletor:inst22|inst2'
 67. Slow 1200mV 0C Model Recovery: 'limitador:inst26|inst2'
 68. Slow 1200mV 0C Model Recovery: 'limitador:inst28|inst2'
 69. Slow 1200mV 0C Model Removal: 'limitador:inst28|inst2'
 70. Slow 1200mV 0C Model Removal: 'limitador:inst26|inst2'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'limitador:inst28|inst2'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'limitador:inst26|inst2'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|inst2'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'deb:inst4|inst'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'seletor:inst22|inst2'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Slow 1200mV 0C Model Metastability Report
 84. Fast 1200mV 0C Model Setup Summary
 85. Fast 1200mV 0C Model Hold Summary
 86. Fast 1200mV 0C Model Recovery Summary
 87. Fast 1200mV 0C Model Removal Summary
 88. Fast 1200mV 0C Model Minimum Pulse Width Summary
 89. Fast 1200mV 0C Model Setup: 'clk'
 90. Fast 1200mV 0C Model Setup: 'limitador:inst26|inst2'
 91. Fast 1200mV 0C Model Setup: 'limitador:inst28|inst2'
 92. Fast 1200mV 0C Model Setup: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
 93. Fast 1200mV 0C Model Setup: 'Divisor_de_clock2:inst19|inst2'
 94. Fast 1200mV 0C Model Setup: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'
 95. Fast 1200mV 0C Model Setup: 'deb:inst4|inst'
 96. Fast 1200mV 0C Model Setup: 'seletor:inst22|inst2'
 97. Fast 1200mV 0C Model Hold: 'clk'
 98. Fast 1200mV 0C Model Hold: 'limitador:inst28|inst2'
 99. Fast 1200mV 0C Model Hold: 'limitador:inst26|inst2'
100. Fast 1200mV 0C Model Hold: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'
101. Fast 1200mV 0C Model Hold: 'Divisor_de_clock2:inst19|inst2'
102. Fast 1200mV 0C Model Hold: 'deb:inst4|inst'
103. Fast 1200mV 0C Model Hold: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
104. Fast 1200mV 0C Model Hold: 'seletor:inst22|inst2'
105. Fast 1200mV 0C Model Recovery: 'limitador:inst26|inst2'
106. Fast 1200mV 0C Model Recovery: 'limitador:inst28|inst2'
107. Fast 1200mV 0C Model Removal: 'limitador:inst28|inst2'
108. Fast 1200mV 0C Model Removal: 'limitador:inst26|inst2'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'limitador:inst28|inst2'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'limitador:inst26|inst2'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|inst2'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'deb:inst4|inst'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'seletor:inst22|inst2'
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Fast 1200mV 0C Model Metastability Report
122. Multicorner Timing Analysis Summary
123. Setup Times
124. Hold Times
125. Clock to Output Times
126. Minimum Clock to Output Times
127. Board Trace Model Assignments
128. Input Transition Times
129. Signal Integrity Metrics (Slow 1200mv 0c Model)
130. Signal Integrity Metrics (Slow 1200mv 85c Model)
131. Signal Integrity Metrics (Fast 1200mv 0c Model)
132. Setup Transfers
133. Hold Transfers
134. Recovery Transfers
135. Removal Transfers
136. Report TCCS
137. Report RSKM
138. Unconstrained Paths
139. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Projeto1                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C6                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                                     ;
; deb:inst4|inst                                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { deb:inst4|inst }                                                                                                          ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Divisor_de_clock2:inst19|inst2 }                                                                                          ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] } ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] }  ;
; limitador:inst26|inst2                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { limitador:inst26|inst2 }                                                                                                  ;
; limitador:inst28|inst2                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { limitador:inst28|inst2 }                                                                                                  ;
; seletor:inst22|inst2                                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { seletor:inst22|inst2 }                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                             ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                             ; Note                                                  ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 194.55 MHz  ; 194.55 MHz      ; clk                                                                                                                    ;                                                       ;
; 305.72 MHz  ; 305.72 MHz      ; limitador:inst26|inst2                                                                                                 ;                                                       ;
; 305.72 MHz  ; 305.72 MHz      ; limitador:inst28|inst2                                                                                                 ;                                                       ;
; 500.0 MHz   ; 342.23 MHz      ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; limit due to high minimum pulse width violation (tch) ;
; 1250.0 MHz  ; 500.0 MHz       ; Divisor_de_clock2:inst19|inst2                                                                                         ; limit due to minimum period restriction (tmin)        ;
; 1466.28 MHz ; 500.0 MHz       ; deb:inst4|inst                                                                                                         ; limit due to minimum period restriction (tmin)        ;
; 1466.28 MHz ; 500.0 MHz       ; seletor:inst22|inst2                                                                                                   ; limit due to minimum period restriction (tmin)        ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                     ; -4.140 ; -141.865      ;
; limitador:inst26|inst2                                                                                                  ; -2.745 ; -5.398        ;
; limitador:inst28|inst2                                                                                                  ; -2.271 ; -3.663        ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; -1.000 ; -1.000        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; 0.073  ; 0.000         ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.258  ; 0.000         ;
; deb:inst4|inst                                                                                                          ; 0.318  ; 0.000         ;
; seletor:inst22|inst2                                                                                                    ; 0.318  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                     ; -1.681 ; -39.330       ;
; limitador:inst28|inst2                                                                                                  ; -1.570 ; -5.063        ;
; limitador:inst26|inst2                                                                                                  ; -1.107 ; -3.676        ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; -0.898 ; -0.898        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; -0.161 ; -0.161        ;
; deb:inst4|inst                                                                                                          ; 0.385  ; 0.000         ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; 0.385  ; 0.000         ;
; seletor:inst22|inst2                                                                                                    ; 0.385  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; limitador:inst26|inst2 ; -3.593 ; -16.455       ;
; limitador:inst28|inst2 ; -3.119 ; -17.756       ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; limitador:inst28|inst2 ; -2.746 ; -9.359        ;
; limitador:inst26|inst2 ; -2.283 ; -5.224        ;
+------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                     ; -3.000 ; -44.000       ;
; limitador:inst28|inst2                                                                                                  ; -1.000 ; -8.064        ;
; limitador:inst26|inst2                                                                                                  ; -1.000 ; -7.032        ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; -1.000 ; -5.902        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; -1.000 ; -5.000        ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; -1.000 ; -2.047        ;
; deb:inst4|inst                                                                                                          ; -1.000 ; -1.000        ;
; seletor:inst22|inst2                                                                                                    ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.140 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.440     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.847 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.147     ; 4.695      ;
; -3.718 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.379     ; 4.334      ;
; -3.676 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.379     ; 4.292      ;
; -3.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.379     ; 4.257      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.616 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.568      ;
; -3.570 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.379     ; 4.186      ;
; -3.554 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.379     ; 4.170      ;
; -3.501 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.379     ; 4.117      ;
; -3.457 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.379     ; 4.073      ;
; -3.446 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.440     ; 4.001      ;
; -3.432 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.440     ; 3.987      ;
; -3.431 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.379     ; 4.047      ;
; -3.407 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.440     ; 3.962      ;
; -3.384 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.334      ;
; -3.384 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.334      ;
; -3.384 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.334      ;
; -3.384 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.334      ;
; -3.384 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.334      ;
; -3.384 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.334      ;
; -3.384 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.334      ;
; -3.384 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.334      ;
; -3.384 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.045     ; 4.334      ;
; -3.384 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.045     ; 4.334      ;
; -3.377 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.038     ; 4.334      ;
; -3.361 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.440     ; 3.916      ;
; -3.342 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.292      ;
; -3.342 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.292      ;
; -3.342 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.292      ;
; -3.342 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.292      ;
; -3.342 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.292      ;
; -3.342 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.292      ;
; -3.342 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.292      ;
; -3.342 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.045     ; 4.292      ;
; -3.342 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.045     ; 4.292      ;
; -3.342 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.045     ; 4.292      ;
; -3.335 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.038     ; 4.292      ;
; -3.329 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.379     ; 3.945      ;
; -3.326 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.379     ; 3.942      ;
; -3.307 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.257      ;
; -3.307 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.257      ;
; -3.307 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.257      ;
; -3.307 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.257      ;
; -3.307 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.257      ;
; -3.307 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.257      ;
; -3.307 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.257      ;
; -3.307 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.257      ;
; -3.307 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.045     ; 4.257      ;
; -3.307 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.045     ; 4.257      ;
; -3.300 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.038     ; 4.257      ;
; -3.276 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.440     ; 3.831      ;
; -3.251 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.401     ; 3.845      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.239 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.207      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.186      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.186      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.186      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.186      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.186      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.186      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.186      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.045     ; 4.186      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.045     ; 4.186      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.045     ; 4.186      ;
; -3.236 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.440     ; 3.791      ;
; -3.229 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.038     ; 4.186      ;
; -3.220 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.045     ; 4.170      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'limitador:inst26|inst2'                                                                                               ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -2.745 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -2.408     ; 1.332      ;
; -2.271 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -1.934     ; 1.332      ;
; -1.313 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.848     ; 1.460      ;
; -1.116 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.783     ; 1.328      ;
; -0.791 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.326     ; 1.460      ;
; -0.754 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.777      ; 2.526      ;
; -0.634 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.301     ; 1.328      ;
; -0.512 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.848     ; 0.659      ;
; -0.512 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.848     ; 0.659      ;
; -0.367 ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 1.324      ;
; -0.280 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.251      ; 2.526      ;
; -0.242 ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 1.194      ;
; -0.236 ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 1.193      ;
; -0.225 ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 1.177      ;
; -0.098 ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 1.050      ;
; 0.010  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.326     ; 0.659      ;
; 0.010  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.326     ; 0.659      ;
; 0.262  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 1.708      ; 2.140      ;
; 0.298  ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 0.659      ;
; 0.403  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 1.708      ; 1.999      ;
; 0.408  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 1.708      ; 1.994      ;
; 0.447  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 1.708      ; 1.955      ;
; 0.470  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.500        ; 2.045      ; 2.269      ;
; 0.574  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.500        ; 3.605      ; 3.725      ;
; 0.725  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.708      ; 2.177      ;
; 0.739  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.500        ; 3.605      ; 3.560      ;
; 0.847  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.708      ; 2.055      ;
; 0.865  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.708      ; 2.037      ;
; 0.872  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.708      ; 2.030      ;
; 0.998  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 2.045      ; 2.241      ;
; 1.235  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 3.605      ; 3.564      ;
; 1.390  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 3.605      ; 3.409      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'limitador:inst28|inst2'                                                                                               ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -2.271 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -1.934     ; 1.332      ;
; -1.901 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; -1.564     ; 1.332      ;
; -0.791 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.326     ; 1.460      ;
; -0.634 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.301     ; 1.328      ;
; -0.469 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.004     ; 1.460      ;
; -0.355 ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 1.309      ;
; -0.339 ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 1.293      ;
; -0.280 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.251      ; 2.526      ;
; -0.272 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.061      ; 1.328      ;
; -0.246 ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 1.200      ;
; -0.111 ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 1.065      ;
; 0.010  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.326     ; 0.659      ;
; 0.010  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.326     ; 0.659      ;
; 0.090  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.621      ; 2.526      ;
; 0.199  ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 0.755      ;
; 0.211  ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 0.743      ;
; 0.298  ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 0.659      ;
; 0.298  ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 0.659      ;
; 0.298  ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 0.659      ;
; 0.298  ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 0.659      ;
; 0.332  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.004     ; 0.659      ;
; 0.332  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.004     ; 0.659      ;
; 0.569  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 4.006      ; 4.131      ;
; 0.871  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 2.446      ; 2.269      ;
; 0.975  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 4.006      ; 3.725      ;
; 1.123  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 4.006      ; 4.077      ;
; 1.140  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 4.006      ; 3.560      ;
; 1.399  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 2.446      ; 2.241      ;
; 1.636  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 4.006      ; 3.564      ;
; 1.791  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 4.006      ; 3.409      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                                                                                           ; Latch Clock                                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.000 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.356     ; 0.659      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Divisor_de_clock2:inst19|inst2'                                                                                                  ;
+-------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.073 ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; 0.500        ; 1.139      ; 1.770      ;
; 0.156 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; 0.500        ; 2.481      ; 3.029      ;
; 0.200 ; deb:inst5|inst       ; deb:inst5|inst1      ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; 1.000        ; -0.063     ; 0.732      ;
; 0.668 ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; 1.000        ; 1.139      ; 1.675      ;
; 0.696 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; 1.000        ; 2.481      ; 2.989      ;
+-------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                                                                                      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.258 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.386      ; 2.832      ;
; 0.786 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.386      ; 2.804      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'deb:inst4|inst'                                                          ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; 0.318 ; inst      ; inst    ; deb:inst4|inst ; deb:inst4|inst ; 1.000        ; -0.038     ; 0.659      ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'seletor:inst22|inst2'                                                                                        ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.318 ; seletor:inst22|inst3 ; seletor:inst22|inst3 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; 1.000        ; -0.038     ; 0.659      ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.681 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.371      ; 1.066      ;
; -1.645 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.080      ;
; -1.571 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.371      ; 1.176      ;
; -1.569 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.371      ; 1.178      ;
; -1.535 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.190      ;
; -1.533 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.192      ;
; -1.459 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.371      ; 1.288      ;
; -1.457 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.371      ; 1.290      ;
; -1.423 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.302      ;
; -1.421 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.304      ;
; -1.347 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.371      ; 1.400      ;
; -1.311 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.414      ;
; -1.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.416      ;
; -1.199 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.526      ;
; -1.197 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.528      ;
; -1.087 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.638      ;
; -1.085 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.349      ; 1.640      ;
; -1.036 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 1.750      ;
; -1.034 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 1.752      ;
; -1.023 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.049      ; 1.402      ;
; -1.023 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.371      ; 1.224      ;
; -1.021 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.371      ; 1.226      ;
; -1.002 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.223      ;
; -1.000 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.225      ;
; -0.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 1.862      ;
; -0.922 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 1.864      ;
; -0.913 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.049      ; 1.512      ;
; -0.911 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.049      ; 1.514      ;
; -0.911 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.371      ; 1.336      ;
; -0.909 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.371      ; 1.338      ;
; -0.890 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.335      ;
; -0.888 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.337      ;
; -0.812 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 1.974      ;
; -0.810 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 1.976      ;
; -0.801 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.049      ; 1.624      ;
; -0.799 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.049      ; 1.626      ;
; -0.799 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.371      ; 1.448      ;
; -0.797 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.371      ; 1.450      ;
; -0.778 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.447      ;
; -0.776 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.449      ;
; -0.700 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 2.086      ;
; -0.698 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 2.088      ;
; -0.689 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.049      ; 1.736      ;
; -0.687 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.049      ; 1.738      ;
; -0.666 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.559      ;
; -0.664 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.561      ;
; -0.588 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 2.198      ;
; -0.586 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 2.200      ;
; -0.577 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.049      ; 1.848      ;
; -0.554 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.671      ;
; -0.552 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.673      ;
; -0.501 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 1.785      ;
; -0.476 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 2.310      ;
; -0.474 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 2.312      ;
; -0.442 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.349      ; 1.783      ;
; -0.391 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 1.895      ;
; -0.389 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 1.897      ;
; -0.365 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.049      ; 1.560      ;
; -0.363 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.049      ; 1.562      ;
; -0.279 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 2.007      ;
; -0.277 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 2.009      ;
; -0.253 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.049      ; 1.672      ;
; -0.251 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.049      ; 1.674      ;
; -0.167 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 2.119      ;
; -0.165 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 2.121      ;
; -0.141 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.049      ; 1.784      ;
; -0.139 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.049      ; 1.786      ;
; -0.055 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 2.231      ;
; -0.053 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 2.233      ;
; -0.041 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.410      ; 2.745      ;
; -0.029 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.049      ; 1.896      ;
; -0.027 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.049      ; 1.898      ;
; 0.057  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 2.343      ;
; 0.059  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 2.345      ;
; 0.169  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 2.455      ;
; 0.197  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.371      ; 2.944      ;
; 0.449  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.045      ; 2.870      ;
; 0.523  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.045      ; 2.944      ;
; 0.552  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.410      ; 2.838      ;
; 0.579  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.774      ;
; 0.580  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.775      ;
; 0.580  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.775      ;
; 0.580  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.775      ;
; 0.580  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.775      ;
; 0.580  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.775      ;
; 0.581  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.776      ;
; 0.581  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.776      ;
; 0.581  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.776      ;
; 0.581  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.776      ;
; 0.582  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.777      ;
; 0.582  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.777      ;
; 0.582  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.777      ;
; 0.582  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.777      ;
; 0.582  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.777      ;
; 0.583  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.778      ;
; 0.583  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.778      ;
; 0.584  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.779      ;
; 0.584  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.779      ;
; 0.584  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.779      ;
; 0.585  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.038      ; 0.780      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'limitador:inst28|inst2'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.570 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 4.453      ; 3.259      ;
; -1.427 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 4.453      ; 3.402      ;
; -1.159 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 2.828      ; 2.045      ;
; -0.927 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 4.453      ; 3.402      ;
; -0.907 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 4.453      ; 3.922      ;
; -0.804 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 4.453      ; 3.525      ;
; -0.585 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 2.828      ; 2.119      ;
; -0.448 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.848      ; 0.577      ;
; -0.448 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.848      ; 0.577      ;
; -0.355 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 4.453      ; 3.974      ;
; -0.320 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 2.408      ; 2.265      ;
; 0.247  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.783      ; 1.207      ;
; 0.315  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.848      ; 1.340      ;
; 0.357  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.063      ; 0.577      ;
; 0.382  ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382  ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 0.577      ;
; 0.382  ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 0.577      ;
; 0.385  ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 0.580      ;
; 0.432  ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 0.630      ;
; 0.437  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.671      ; 2.265      ;
; 0.446  ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 0.644      ;
; 0.738  ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 0.936      ;
; 0.804  ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.002      ;
; 0.901  ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.099      ;
; 0.905  ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.103      ;
; 1.012  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.207      ;
; 1.120  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.063      ; 1.340      ;
; 1.780  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; -0.777     ; 1.180      ;
; 2.537  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; -1.514     ; 1.180      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'limitador:inst26|inst2'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.107 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 4.010      ; 3.259      ;
; -0.964 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 4.010      ; 3.402      ;
; -0.696 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 2.385      ; 2.045      ;
; -0.484 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; -0.500       ; 4.010      ; 3.402      ;
; -0.361 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; -0.500       ; 4.010      ; 3.525      ;
; -0.303 ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.796      ; 1.869      ;
; -0.265 ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.796      ; 1.907      ;
; -0.193 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.796      ; 1.979      ;
; -0.148 ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.796      ; 2.024      ;
; -0.142 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; -0.500       ; 2.385      ; 2.119      ;
; 0.142  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 1.796      ; 1.814      ;
; 0.192  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 1.796      ; 1.864      ;
; 0.252  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 1.796      ; 1.924      ;
; 0.290  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 1.796      ; 1.962      ;
; 0.357  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.063      ; 0.577      ;
; 0.382  ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 0.577      ;
; 0.396  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.004      ; 0.577      ;
; 0.396  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.004      ; 0.577      ;
; 0.437  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.671      ; 2.265      ;
; 0.524  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.564      ; 2.265      ;
; 0.721  ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 0.921      ;
; 0.820  ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 1.020      ;
; 0.869  ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 1.069      ;
; 0.874  ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 1.069      ;
; 0.973  ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 1.168      ;
; 1.012  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 1.207      ;
; 1.091  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.061     ; 1.207      ;
; 1.120  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.063      ; 1.340      ;
; 1.159  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.004      ; 1.340      ;
; 2.537  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; -1.514     ; 1.180      ;
; 2.624  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; -1.621     ; 1.180      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.898 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.052      ; 2.520      ;
; -0.331 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.052      ; 2.587      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Divisor_de_clock2:inst19|inst2'                                                                                                    ;
+--------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.161 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; 0.000        ; 2.602      ; 2.807      ;
; 0.046  ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; 0.000        ; 1.204      ; 1.616      ;
; 0.371  ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; -0.500       ; 2.602      ; 2.839      ;
; 0.407  ; deb:inst5|inst       ; deb:inst5|inst1      ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; 0.000        ; 0.063      ; 0.627      ;
; 0.637  ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; -0.500       ; 1.204      ; 1.707      ;
+--------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'deb:inst4|inst'                                                           ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; 0.385 ; inst      ; inst    ; deb:inst4|inst ; deb:inst4|inst ; 0.000        ; 0.038      ; 0.580      ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                             ;
+-------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                                                                                           ; Latch Clock                                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.385 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.580      ;
+-------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'seletor:inst22|inst2'                                                                                         ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.385 ; seletor:inst22|inst3 ; seletor:inst22|inst3 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; 0.000        ; 0.038      ; 0.580      ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'limitador:inst26|inst2'                                                                                                    ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -3.593 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -2.408     ; 2.180      ;
; -3.424 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -2.408     ; 2.011      ;
; -3.119 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -1.934     ; 2.180      ;
; -2.950 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -1.934     ; 2.011      ;
; -2.199 ; deb:inst5|inst1        ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.894     ; 1.800      ;
; -2.199 ; deb:inst5|inst1        ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.894     ; 1.800      ;
; -2.199 ; deb:inst5|inst1        ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.894     ; 1.800      ;
; -2.199 ; deb:inst5|inst1        ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.894     ; 1.800      ;
; -2.131 ; deb:inst5|inst         ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.894     ; 1.732      ;
; -2.131 ; deb:inst5|inst         ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.894     ; 1.732      ;
; -2.131 ; deb:inst5|inst         ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.894     ; 1.732      ;
; -2.131 ; deb:inst5|inst         ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.894     ; 1.732      ;
; -2.121 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.783     ; 2.333      ;
; -2.033 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.848     ; 2.180      ;
; -2.033 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.848     ; 2.180      ;
; -1.864 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.848     ; 2.011      ;
; -1.864 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.848     ; 2.011      ;
; -1.835 ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 2.787      ;
; -1.835 ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 2.787      ;
; -1.835 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 2.787      ;
; -1.830 ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.787      ;
; -1.823 ; limitador:inst28|inst5 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 2.775      ;
; -1.823 ; limitador:inst28|inst5 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 2.775      ;
; -1.823 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 2.775      ;
; -1.818 ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.775      ;
; -1.639 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.301     ; 2.333      ;
; -1.574 ; limitador:inst28|inst4 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 2.526      ;
; -1.574 ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 2.526      ;
; -1.574 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.043     ; 2.526      ;
; -1.569 ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.526      ;
; -1.529 ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.557     ; 1.967      ;
; -1.511 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.326     ; 2.180      ;
; -1.511 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.326     ; 2.180      ;
; -1.342 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.326     ; 2.011      ;
; -1.342 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.326     ; 2.011      ;
; -1.210 ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.557     ; 1.648      ;
; -0.561 ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.777      ; 2.333      ;
; -0.561 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.777      ; 2.333      ;
; -0.087 ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.251      ; 2.333      ;
; -0.087 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.251      ; 2.333      ;
; -0.006 ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 1.708      ; 2.408      ;
; -0.006 ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 1.708      ; 2.408      ;
; -0.006 ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 1.708      ; 2.408      ;
; -0.006 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 1.708      ; 2.408      ;
; 0.031  ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.003      ; 1.967      ;
; 0.031  ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.003      ; 1.967      ;
; 0.350  ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.003      ; 1.648      ;
; 0.350  ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.003      ; 1.648      ;
; 0.484  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.708      ; 2.418      ;
; 0.484  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.708      ; 2.418      ;
; 0.484  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.708      ; 2.418      ;
; 0.484  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.708      ; 2.418      ;
; 0.561  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.500        ; 2.045      ; 2.178      ;
; 1.064  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 2.045      ; 2.175      ;
; 2.121  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.500        ; 3.605      ; 2.178      ;
; 2.121  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.500        ; 3.605      ; 2.178      ;
; 2.624  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 3.605      ; 2.175      ;
; 2.624  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 3.605      ; 2.175      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'limitador:inst28|inst2'                                                                                                    ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -3.119 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -1.934     ; 2.180      ;
; -2.950 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -1.934     ; 2.011      ;
; -2.749 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -1.564     ; 2.180      ;
; -2.580 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -1.564     ; 2.011      ;
; -2.526 ; deb:inst5|inst         ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.157     ; 1.864      ;
; -2.526 ; deb:inst5|inst         ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.157     ; 1.864      ;
; -2.526 ; deb:inst5|inst         ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.157     ; 1.864      ;
; -2.526 ; deb:inst5|inst         ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.157     ; 1.864      ;
; -2.291 ; deb:inst5|inst1        ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.157     ; 1.629      ;
; -2.291 ; deb:inst5|inst1        ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.157     ; 1.629      ;
; -2.291 ; deb:inst5|inst1        ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.157     ; 1.629      ;
; -2.291 ; deb:inst5|inst1        ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.157     ; 1.629      ;
; -1.639 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.301     ; 2.333      ;
; -1.511 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.326     ; 2.180      ;
; -1.511 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.326     ; 2.180      ;
; -1.511 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.326     ; 2.180      ;
; -1.342 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.326     ; 2.011      ;
; -1.342 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.326     ; 2.011      ;
; -1.342 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.326     ; 2.011      ;
; -1.277 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.061      ; 2.333      ;
; -1.189 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.004     ; 2.180      ;
; -1.189 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.004     ; 2.180      ;
; -1.189 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.004     ; 2.180      ;
; -1.160 ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 2.114      ;
; -1.160 ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 2.114      ;
; -1.160 ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 2.114      ;
; -1.157 ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 2.114      ;
; -1.152 ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 2.106      ;
; -1.152 ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 2.106      ;
; -1.152 ; limitador:inst29|inst3 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 2.106      ;
; -1.149 ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 2.106      ;
; -1.128 ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.156     ; 1.967      ;
; -1.020 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.004     ; 2.011      ;
; -1.020 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.004     ; 2.011      ;
; -1.020 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.004     ; 2.011      ;
; -0.990 ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 1.944      ;
; -0.990 ; limitador:inst29|inst4 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 1.944      ;
; -0.990 ; limitador:inst29|inst4 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 1.944      ;
; -0.987 ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.944      ;
; -0.901 ; limitador:inst29|inst5 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 1.855      ;
; -0.901 ; limitador:inst29|inst5 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 1.855      ;
; -0.901 ; limitador:inst29|inst5 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.041     ; 1.855      ;
; -0.898 ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.855      ;
; -0.809 ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.156     ; 1.648      ;
; -0.087 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.251      ; 2.333      ;
; -0.087 ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.251      ; 2.333      ;
; -0.087 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.251      ; 2.333      ;
; 0.283  ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.621      ; 2.333      ;
; 0.283  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.621      ; 2.333      ;
; 0.283  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.621      ; 2.333      ;
; 0.432  ; deb:inst5|inst         ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.404      ; 1.967      ;
; 0.432  ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.404      ; 1.967      ;
; 0.432  ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.404      ; 1.967      ;
; 0.751  ; deb:inst5|inst1        ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.404      ; 1.648      ;
; 0.751  ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.404      ; 1.648      ;
; 0.751  ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.404      ; 1.648      ;
; 0.962  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 2.446      ; 2.178      ;
; 1.465  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 2.446      ; 2.175      ;
; 2.522  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 4.006      ; 2.178      ;
; 2.522  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 4.006      ; 2.178      ;
; 2.522  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 4.006      ; 2.178      ;
; 3.025  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 4.006      ; 2.175      ;
; 3.025  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 4.006      ; 2.175      ;
; 3.025  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 4.006      ; 2.175      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'limitador:inst28|inst2'                                                                                                     ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -2.746 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 4.453      ; 2.083      ;
; -2.746 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 4.453      ; 2.083      ;
; -2.746 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 4.453      ; 2.083      ;
; -2.237 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 4.453      ; 2.092      ;
; -2.237 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 4.453      ; 2.092      ;
; -2.237 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 4.453      ; 2.092      ;
; -1.121 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.828      ; 2.083      ;
; -0.612 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 2.828      ; 2.092      ;
; -0.595 ; deb:inst5|inst1        ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.972      ; 1.554      ;
; -0.595 ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.972      ; 1.554      ;
; -0.595 ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.972      ; 1.554      ;
; -0.385 ; deb:inst5|inst         ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.972      ; 1.764      ;
; -0.385 ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.972      ; 1.764      ;
; -0.385 ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.972      ; 1.764      ;
; -0.358 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.408      ; 2.227      ;
; -0.358 ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.408      ; 2.227      ;
; -0.358 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.408      ; 2.227      ;
; 0.399  ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 1.671      ; 2.227      ;
; 0.399  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 1.671      ; 2.227      ;
; 0.399  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 1.671      ; 2.227      ;
; 0.787  ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.848      ; 1.812      ;
; 0.787  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.848      ; 1.812      ;
; 0.787  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.848      ; 1.812      ;
; 0.919  ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.848      ; 1.944      ;
; 0.919  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.848      ; 1.944      ;
; 0.919  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.848      ; 1.944      ;
; 1.030  ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.347      ; 1.554      ;
; 1.240  ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.347      ; 1.764      ;
; 1.267  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.783      ; 2.227      ;
; 1.492  ; limitador:inst29|inst5 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.690      ;
; 1.492  ; limitador:inst29|inst5 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.690      ;
; 1.492  ; limitador:inst29|inst5 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.690      ;
; 1.495  ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.690      ;
; 1.592  ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.063      ; 1.812      ;
; 1.592  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.063      ; 1.812      ;
; 1.592  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.063      ; 1.812      ;
; 1.642  ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.840      ;
; 1.642  ; limitador:inst29|inst4 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.840      ;
; 1.642  ; limitador:inst29|inst4 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.840      ;
; 1.645  ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.840      ;
; 1.706  ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.904      ;
; 1.706  ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.904      ;
; 1.706  ; limitador:inst29|inst3 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.904      ;
; 1.709  ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.904      ;
; 1.724  ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.063      ; 1.944      ;
; 1.724  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.063      ; 1.944      ;
; 1.724  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.063      ; 1.944      ;
; 1.778  ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.976      ;
; 1.778  ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.976      ;
; 1.778  ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.041      ; 1.976      ;
; 1.781  ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.976      ;
; 2.032  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 2.227      ;
; 2.412  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; -0.777     ; 1.812      ;
; 2.544  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; -0.777     ; 1.944      ;
; 2.811  ; deb:inst5|inst1        ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.958     ; 1.530      ;
; 2.811  ; deb:inst5|inst1        ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.958     ; 1.530      ;
; 2.811  ; deb:inst5|inst1        ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.958     ; 1.530      ;
; 2.811  ; deb:inst5|inst1        ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.958     ; 1.530      ;
; 2.918  ; deb:inst5|inst         ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.958     ; 1.637      ;
; 2.918  ; deb:inst5|inst         ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.958     ; 1.637      ;
; 2.918  ; deb:inst5|inst         ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.958     ; 1.637      ;
; 2.918  ; deb:inst5|inst         ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.958     ; 1.637      ;
; 3.169  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; -1.514     ; 1.812      ;
; 3.301  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; -1.514     ; 1.944      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'limitador:inst26|inst2'                                                                                                     ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -2.283 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 4.010      ; 2.083      ;
; -2.283 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 4.010      ; 2.083      ;
; -1.794 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; -0.500       ; 4.010      ; 2.092      ;
; -1.794 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; -0.500       ; 4.010      ; 2.092      ;
; -0.658 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 2.385      ; 2.083      ;
; -0.169 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; -0.500       ; 2.385      ; 2.092      ;
; -0.152 ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.529      ; 1.554      ;
; -0.152 ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.529      ; 1.554      ;
; 0.058  ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.529      ; 1.764      ;
; 0.058  ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.529      ; 1.764      ;
; 0.092  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.796      ; 2.264      ;
; 0.092  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.796      ; 2.264      ;
; 0.092  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.796      ; 2.264      ;
; 0.092  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.796      ; 2.264      ;
; 0.399  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.671      ; 2.227      ;
; 0.399  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.671      ; 2.227      ;
; 0.486  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.564      ; 2.227      ;
; 0.486  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.564      ; 2.227      ;
; 0.552  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 1.796      ; 2.224      ;
; 0.552  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 1.796      ; 2.224      ;
; 0.552  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 1.796      ; 2.224      ;
; 0.552  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 1.796      ; 2.224      ;
; 1.473  ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.096     ; 1.554      ;
; 1.592  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.063      ; 1.812      ;
; 1.592  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.063      ; 1.812      ;
; 1.631  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.004      ; 1.812      ;
; 1.631  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.004      ; 1.812      ;
; 1.683  ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.096     ; 1.764      ;
; 1.724  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.063      ; 1.944      ;
; 1.724  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.063      ; 1.944      ;
; 1.763  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.004      ; 1.944      ;
; 1.763  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.004      ; 1.944      ;
; 2.032  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.227      ;
; 2.111  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.061     ; 2.227      ;
; 2.133  ; limitador:inst28|inst4 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 2.333      ;
; 2.133  ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 2.333      ;
; 2.133  ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 2.333      ;
; 2.138  ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.333      ;
; 2.223  ; limitador:inst28|inst5 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 2.423      ;
; 2.223  ; limitador:inst28|inst5 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 2.423      ;
; 2.223  ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 2.423      ;
; 2.228  ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.423      ;
; 2.239  ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 2.439      ;
; 2.239  ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 2.439      ;
; 2.239  ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.043      ; 2.439      ;
; 2.244  ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.439      ;
; 2.583  ; deb:inst5|inst         ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.685     ; 1.575      ;
; 2.583  ; deb:inst5|inst         ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.685     ; 1.575      ;
; 2.583  ; deb:inst5|inst         ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.685     ; 1.575      ;
; 2.583  ; deb:inst5|inst         ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.685     ; 1.575      ;
; 2.703  ; deb:inst5|inst1        ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.685     ; 1.695      ;
; 2.703  ; deb:inst5|inst1        ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.685     ; 1.695      ;
; 2.703  ; deb:inst5|inst1        ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.685     ; 1.695      ;
; 2.703  ; deb:inst5|inst1        ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.685     ; 1.695      ;
; 3.169  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; -1.514     ; 1.812      ;
; 3.256  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -1.621     ; 1.812      ;
; 3.301  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; -1.514     ; 1.944      ;
; 3.388  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -1.621     ; 1.944      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1]  ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                  ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                  ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                              ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                                 ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                                 ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                                 ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                                 ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                                 ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                                 ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                  ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                  ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                                 ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                                 ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                                 ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                  ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                  ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                  ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'limitador:inst28|inst2'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst5  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst5  ;
; -0.022 ; 0.162        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst4  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst2  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst3  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst2  ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst3  ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.056  ; 0.272        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst4  ;
; 0.138  ; 0.138        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.146  ; 0.146        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.146  ; 0.146        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.146  ; 0.146        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.159  ; 0.159        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27|combout          ;
; 0.174  ; 0.174        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.174  ; 0.174        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst2  ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst3  ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst4  ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst5  ;
; 0.257  ; 0.257        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.257  ; 0.257        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.272  ; 0.272        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27|combout          ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.286  ; 0.286        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst2  ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst3  ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst4  ;
; 0.397  ; 0.581        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst5  ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst28|inst99|combout   ;
; 0.419  ; 0.419        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst9~2|combout         ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27|datab            ;
; 0.423  ; 0.423        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst9~3|combout         ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst28|inst99|datad     ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst9~2|datad           ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst9~3|datab           ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27|datad            ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst2|clk        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst3|clk        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst4|clk        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst5|clk        ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst10~0|datad          ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst8~0|datad           ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst10~0|combout        ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst8~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst28|inst2|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst28|inst2|q          ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst10~0|combout        ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst8~0|combout         ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst10~0|datad          ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst8~0|datad           ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27|datad            ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst2|clk        ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst3|clk        ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst4|clk        ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst5|clk        ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst9~3|datab           ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst9~3|combout         ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27|datab            ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst28|inst99|datad     ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst9~2|datad           ;
; 0.578  ; 0.578        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst28|inst99|combout   ;
; 0.578  ; 0.578        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst9~2|combout         ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'limitador:inst26|inst2'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst5  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst5  ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst4  ;
; -0.008 ; 0.176        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst3  ;
; -0.008 ; 0.176        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.043  ; 0.259        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst3  ;
; 0.043  ; 0.259        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.051  ; 0.267        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst4  ;
; 0.146  ; 0.146        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.154  ; 0.154        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.154  ; 0.154        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.154  ; 0.154        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27|combout          ;
; 0.183  ; 0.183        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.183  ; 0.183        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst2  ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst3  ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst4  ;
; 0.196  ; 0.412        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst5  ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.270  ; 0.270        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27|combout          ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.291  ; 0.291        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.403  ; 0.587        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst2  ;
; 0.403  ; 0.587        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst3  ;
; 0.403  ; 0.587        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst4  ;
; 0.403  ; 0.587        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst5  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst99|datab     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst9~1|datac           ;
; 0.423  ; 0.423        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst26|inst99|combout   ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst9~1|combout         ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27|datab            ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst9~3|combout         ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst2|clk        ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst3|clk        ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst4|clk        ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst5|clk        ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27|datad            ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst9~3|datad           ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst10~0|datad          ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst8~0|datad           ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst10~0|combout        ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst8~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|q          ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst10~0|combout        ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst8~0|combout         ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst10~0|datad          ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst8~0|datad           ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst9~3|datad           ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27|datad            ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst2|clk        ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst3|clk        ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst4|clk        ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst5|clk        ;
; 0.565  ; 0.565        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst9~3|combout         ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27|datab            ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst9~1|combout         ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst9~1|datac           ;
; 0.576  ; 0.576        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst26|inst99|combout   ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst99|datab     ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                  ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; divisor_de_clock:inst20|inst1                                                        ;
; -0.961 ; -0.745       ; 0.216          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; divisor_de_clock:inst20|inst1                                                        ;
; -0.942 ; -0.758       ; 0.184          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; divisor_de_clock:inst20|inst1                                                        ;
; -0.780 ; -0.780       ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst1|clk                                                                     ;
; -0.779 ; -0.779       ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.721 ; -0.721       ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst1|clk                                                                     ;
; -0.719 ; -0.719       ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|combout       ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cin             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cout            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cin             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cout            ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cin             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cout            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cin             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cout            ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cin             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cout            ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|cin           ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|datab            ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|combout       ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~7|datad   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~7|combout ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cin             ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cout            ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cin             ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cout            ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cin             ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cout            ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cin             ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cout            ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cin             ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cout            ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|cin           ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|inst2'                                                             ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst1               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst1               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; seletor:inst22|inst2          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst                ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst                ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst1               ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; seletor:inst22|inst2          ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst1               ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst1               ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst                ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst                ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst1               ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; seletor:inst22|inst2          ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst22|inst2|clk              ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst1|clk               ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst|clk                ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst1|clk               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|inclk[0] ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2|q                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|inclk[0] ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|outclk   ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst1|clk               ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst22|inst2|clk              ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst|clk                ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst1|clk               ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                   ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; Divisor_de_clock2:inst19|inst2                                                       ;
; -0.382 ; -0.198       ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; Divisor_de_clock2:inst19|inst2                                                       ;
; -0.233 ; -0.017       ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; Divisor_de_clock2:inst19|inst2                                                       ;
; -0.220 ; -0.220       ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst2|clk                                                                     ;
; -0.196 ; -0.196       ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.007  ; 0.007        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst2|clk                                                                     ;
; 0.325  ; 0.325        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|combout       ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|cin           ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|dataa                   ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|datad   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|datad   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|combout ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|combout ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|cin           ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|combout ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|combout ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|datad   ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|datad   ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|combout       ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|dataa                   ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.602  ; 0.602        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'deb:inst4|inst'                                                   ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; deb:inst4|inst ; Rise       ; inst                ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst                ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst4|inst3|datad   ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst4|inst3|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst4|inst|q        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst4|inst|q        ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst4|inst3|combout ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst4|inst3|datad   ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst|clk            ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'seletor:inst22|inst2'                                                    ;
+--------+--------------+----------------+------------------+----------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; seletor:inst22|inst2 ; Rise       ; seletor:inst22|inst3 ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; seletor:inst22|inst2 ; Rise       ; seletor:inst22|inst3 ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; seletor:inst22|inst2 ; Rise       ; seletor:inst22|inst3 ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; seletor:inst22|inst2 ; Rise       ; inst22|inst3|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; seletor:inst22|inst2 ; Rise       ; inst22|inst2|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; seletor:inst22|inst2 ; Rise       ; inst22|inst2|q       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; seletor:inst22|inst2 ; Rise       ; inst22|inst3|clk     ;
+--------+--------------+----------------+------------------+----------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; ini_parar_rein ; Divisor_de_clock2:inst19|inst2 ; -0.807 ; -0.671 ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; reset          ; Divisor_de_clock2:inst19|inst2 ; -0.473 ; -0.306 ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; modo           ; limitador:inst26|inst2         ; 0.365  ; 0.478  ; Rise       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst26|inst2         ; 0.917  ; 1.065  ; Fall       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst28|inst2         ; -0.036 ; 0.077  ; Rise       ; limitador:inst28|inst2         ;
; modo           ; limitador:inst28|inst2         ; 0.861  ; 1.018  ; Fall       ; limitador:inst28|inst2         ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; ini_parar_rein ; Divisor_de_clock2:inst19|inst2 ; 1.135  ; 0.988  ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; reset          ; Divisor_de_clock2:inst19|inst2 ; 0.793  ; 0.626  ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; modo           ; limitador:inst26|inst2         ; 2.357  ; 2.225  ; Rise       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst26|inst2         ; -0.426 ; -0.561 ; Fall       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst28|inst2         ; 2.800  ; 2.668  ; Rise       ; limitador:inst28|inst2         ;
; modo           ; limitador:inst28|inst2         ; -0.129 ; -0.278 ; Fall       ; limitador:inst28|inst2         ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; 7seg_a    ; limitador:inst26|inst2 ; 12.208 ; 12.202 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 10.696 ; 10.658 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 11.355 ; 11.270 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 11.617 ; 11.510 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 11.344 ; 11.384 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 11.920 ; 11.880 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 12.367 ; 12.332 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst26|inst2 ; 10.194 ; 10.184 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 8.789  ; 8.895  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 9.091  ; 9.020  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 9.081  ; 9.020  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 9.587  ; 9.584  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 10.307 ; 10.259 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 9.798  ; 9.766  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 12.651 ; 12.645 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 11.139 ; 11.101 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 11.798 ; 11.713 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 12.060 ; 11.953 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 11.787 ; 11.827 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 12.363 ; 12.323 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 12.810 ; 12.775 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 9.341  ; 9.273  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 8.612  ; 8.640  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 9.729  ; 9.609  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 9.705  ; 9.638  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 8.969  ; 8.923  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 9.208  ; 9.132  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 9.736  ; 9.755  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_1    ; seletor:inst22|inst2   ; 6.851  ; 6.831  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ; 6.649  ; 6.499  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 8.261  ; 8.028  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 8.465  ; 8.435  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 7.167  ; 7.127  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 8.552  ; 8.342  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 8.168  ; 7.994  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 8.226  ; 8.071  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 9.327  ; 9.285  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 8.917  ; 8.880  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_1    ; seletor:inst22|inst2   ; 5.604  ;        ; Fall       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ;        ; 5.315  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 6.937  ;        ; Fall       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 7.218  ; 7.113  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 5.759  ; 4.849  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 6.388  ; 7.158  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 6.844  ; 5.548  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 6.066  ; 6.887  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 8.080  ; 7.022  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 7.480  ; 6.955  ; Fall       ; seletor:inst22|inst2   ;
+-----------+------------------------+--------+--------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; 7seg_a    ; limitador:inst26|inst2 ; 8.185 ; 8.137 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 7.580 ; 7.549 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 8.312 ; 6.055 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 8.134 ; 8.465 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 5.910 ; 9.394 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 6.198 ; 8.361 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 8.097 ; 8.141 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst26|inst2 ; 8.260 ; 8.221 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 7.391 ; 7.481 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 6.210 ; 8.131 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 7.605 ; 7.545 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 8.154 ; 5.884 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 8.765 ; 6.231 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 8.251 ; 8.247 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 7.480 ; 7.432 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 5.295 ; 5.300 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 8.713 ; 6.855 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 5.994 ; 5.936 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 6.543 ; 9.795 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 7.154 ; 8.762 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 6.643 ; 8.542 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 7.528 ; 7.489 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 5.274 ; 5.303 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 7.051 ; 8.310 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 6.076 ; 5.986 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 7.859 ; 6.523 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 7.729 ; 7.123 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 8.010 ; 6.687 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_1    ; seletor:inst22|inst2   ; 6.597 ; 5.295 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ; 5.166 ; 6.261 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 8.006 ; 6.539 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 6.488 ; 5.200 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 4.597 ; 4.785 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 6.707 ; 5.458 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 5.342 ; 5.868 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 6.394 ; 5.195 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 6.691 ; 5.506 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 6.609 ; 5.288 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_1    ; seletor:inst22|inst2   ; 5.409 ;       ; Fall       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ;       ; 5.133 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 6.744 ;       ; Fall       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 5.352 ; 6.824 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 4.873 ; 4.686 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 5.604 ; 6.864 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 6.080 ; 5.356 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 5.293 ; 6.603 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 5.620 ; 6.685 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 5.401 ; 6.695 ; Fall       ; seletor:inst22|inst2   ;
+-----------+------------------------+-------+-------+------------+------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                              ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                             ; Note                                                  ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 217.96 MHz  ; 217.96 MHz      ; clk                                                                                                                    ;                                                       ;
; 340.25 MHz  ; 340.25 MHz      ; limitador:inst26|inst2                                                                                                 ;                                                       ;
; 340.25 MHz  ; 340.25 MHz      ; limitador:inst28|inst2                                                                                                 ;                                                       ;
; 595.95 MHz  ; 375.38 MHz      ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; limit due to high minimum pulse width violation (tch) ;
; 1406.47 MHz ; 500.0 MHz       ; Divisor_de_clock2:inst19|inst2                                                                                         ; limit due to minimum period restriction (tmin)        ;
; 1661.13 MHz ; 500.0 MHz       ; deb:inst4|inst                                                                                                         ; limit due to minimum period restriction (tmin)        ;
; 1661.13 MHz ; 500.0 MHz       ; seletor:inst22|inst2                                                                                                   ; limit due to minimum period restriction (tmin)        ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                     ; -3.588 ; -121.208      ;
; limitador:inst26|inst2                                                                                                  ; -2.360 ; -4.210        ;
; limitador:inst28|inst2                                                                                                  ; -1.939 ; -2.873        ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; -0.678 ; -0.678        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; 0.152  ; 0.000         ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.292  ; 0.000         ;
; deb:inst4|inst                                                                                                          ; 0.398  ; 0.000         ;
; seletor:inst22|inst2                                                                                                    ; 0.398  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                     ; -1.568 ; -38.376       ;
; limitador:inst28|inst2                                                                                                  ; -1.343 ; -4.385        ;
; limitador:inst26|inst2                                                                                                  ; -0.929 ; -3.250        ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; -0.782 ; -0.782        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; -0.108 ; -0.108        ;
; deb:inst4|inst                                                                                                          ; 0.341  ; 0.000         ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; 0.341  ; 0.000         ;
; seletor:inst22|inst2                                                                                                    ; 0.341  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; limitador:inst26|inst2 ; -3.122 ; -14.240       ;
; limitador:inst28|inst2 ; -2.701 ; -15.263       ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary            ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; limitador:inst28|inst2 ; -2.469 ; -8.419        ;
; limitador:inst26|inst2 ; -2.055 ; -4.708        ;
+------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                     ; -3.000 ; -44.000       ;
; limitador:inst28|inst2                                                                                                  ; -1.000 ; -8.001        ;
; limitador:inst26|inst2                                                                                                  ; -1.000 ; -7.000        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; -1.000 ; -5.000        ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; -1.000 ; -4.634        ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.532        ;
; deb:inst4|inst                                                                                                          ; -1.000 ; -1.000        ;
; seletor:inst22|inst2                                                                                                    ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.588 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.435     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.309 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.156     ; 4.148      ;
; -3.271 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.911      ;
; -3.241 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.881      ;
; -3.178 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.818      ;
; -3.092 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.732      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.075 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.030      ;
; -3.048 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.688      ;
; -3.047 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.687      ;
; -3.032 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.435     ; 3.592      ;
; -3.017 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.435     ; 3.577      ;
; -2.996 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.636      ;
; -2.985 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.435     ; 3.545      ;
; -2.970 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.435     ; 3.530      ;
; -2.954 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.911      ;
; -2.954 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.911      ;
; -2.954 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.911      ;
; -2.954 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.911      ;
; -2.954 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.911      ;
; -2.954 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.911      ;
; -2.954 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.911      ;
; -2.954 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.911      ;
; -2.954 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.911      ;
; -2.954 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.911      ;
; -2.950 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.034     ; 3.911      ;
; -2.942 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.582      ;
; -2.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.881      ;
; -2.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.881      ;
; -2.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.881      ;
; -2.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.881      ;
; -2.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.881      ;
; -2.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.881      ;
; -2.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.881      ;
; -2.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.881      ;
; -2.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.881      ;
; -2.924 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.881      ;
; -2.920 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.034     ; 3.881      ;
; -2.884 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.524      ;
; -2.875 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.435     ; 3.435      ;
; -2.861 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.818      ;
; -2.861 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.818      ;
; -2.861 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.818      ;
; -2.861 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.818      ;
; -2.861 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.818      ;
; -2.861 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.818      ;
; -2.861 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.818      ;
; -2.861 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.818      ;
; -2.861 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.818      ;
; -2.861 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.818      ;
; -2.857 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.034     ; 3.818      ;
; -2.851 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.491      ;
; -2.848 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.435     ; 3.408      ;
; -2.816 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.435     ; 3.376      ;
; -2.806 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.387     ; 3.414      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.805 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; clk          ; clk         ; 1.000        ; 0.001      ; 3.801      ;
; -2.780 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.355     ; 3.420      ;
; -2.776 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.435     ; 3.336      ;
; -2.775 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.732      ;
; -2.775 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.732      ;
; -2.775 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.732      ;
; -2.775 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.732      ;
; -2.775 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.732      ;
; -2.775 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.732      ;
; -2.775 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.038     ; 3.732      ;
; -2.775 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.732      ;
; -2.775 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.038     ; 3.732      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'limitador:inst26|inst2'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -2.360 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -2.157     ; 1.198      ;
; -1.939 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -1.736     ; 1.198      ;
; -1.068 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.758     ; 1.305      ;
; -0.893 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.700     ; 1.188      ;
; -0.603 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.293     ; 1.305      ;
; -0.576 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.699      ; 2.270      ;
; -0.464 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.271     ; 1.188      ;
; -0.346 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.758     ; 0.583      ;
; -0.346 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.758     ; 0.583      ;
; -0.227 ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.034     ; 1.188      ;
; -0.155 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.120      ; 2.270      ;
; -0.112 ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 1.069      ;
; -0.109 ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.034     ; 1.070      ;
; -0.100 ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 1.057      ;
; 0.015  ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 0.942      ;
; 0.119  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.293     ; 0.583      ;
; 0.119  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.293     ; 0.583      ;
; 0.299  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 1.560      ; 1.936      ;
; 0.378  ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.034     ; 0.583      ;
; 0.430  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 1.560      ; 1.805      ;
; 0.433  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 1.560      ; 1.802      ;
; 0.464  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 1.560      ; 1.771      ;
; 0.493  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.500        ; 1.843      ; 2.025      ;
; 0.586  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.500        ; 3.242      ; 3.331      ;
; 0.737  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.500        ; 3.242      ; 3.180      ;
; 0.772  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.560      ; 1.963      ;
; 0.878  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.560      ; 1.857      ;
; 0.898  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.560      ; 1.837      ;
; 0.898  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.560      ; 1.837      ;
; 0.979  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.843      ; 2.039      ;
; 1.146  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 3.242      ; 3.271      ;
; 1.277  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 3.242      ; 3.140      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'limitador:inst28|inst2'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.939 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -1.736     ; 1.198      ;
; -1.610 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; -1.407     ; 1.198      ;
; -0.603 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.293     ; 1.305      ;
; -0.464 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.271     ; 1.188      ;
; -0.318 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.008     ; 1.305      ;
; -0.215 ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.172      ;
; -0.200 ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.157      ;
; -0.155 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.120      ; 2.270      ;
; -0.143 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.050      ; 1.188      ;
; -0.116 ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.073      ;
; 0.001  ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 0.956      ;
; 0.119  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.293     ; 0.583      ;
; 0.119  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.293     ; 0.583      ;
; 0.174  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.449      ; 2.270      ;
; 0.279  ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 0.678      ;
; 0.288  ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 0.669      ;
; 0.378  ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.034     ; 0.583      ;
; 0.378  ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.034     ; 0.583      ;
; 0.378  ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.034     ; 0.583      ;
; 0.378  ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.034     ; 0.583      ;
; 0.404  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.008     ; 0.583      ;
; 0.404  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.008     ; 0.583      ;
; 0.539  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 3.598      ; 3.734      ;
; 0.849  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 2.199      ; 2.025      ;
; 0.942  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 3.598      ; 3.331      ;
; 1.084  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 3.598      ; 3.689      ;
; 1.093  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 3.598      ; 3.180      ;
; 1.335  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 2.199      ; 2.039      ;
; 1.502  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 3.598      ; 3.271      ;
; 1.633  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 3.598      ; 3.140      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                              ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                                                                                           ; Latch Clock                                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.678 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.110     ; 0.583      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Divisor_de_clock2:inst19|inst2'                                                                                                   ;
+-------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.152 ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; 0.500        ; 1.041      ; 1.574      ;
; 0.186 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; 0.500        ; 2.235      ; 2.734      ;
; 0.289 ; deb:inst5|inst       ; deb:inst5|inst1      ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; 1.000        ; -0.055     ; 0.651      ;
; 0.687 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; 1.000        ; 2.235      ; 2.733      ;
; 0.688 ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; 1.000        ; 1.041      ; 1.538      ;
+-------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                                                                                       ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.292 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.175      ; 2.568      ;
; 0.843 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.175      ; 2.517      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'deb:inst4|inst'                                                           ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; 0.398 ; inst      ; inst    ; deb:inst4|inst ; deb:inst4|inst ; 1.000        ; -0.034     ; 0.583      ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'seletor:inst22|inst2'                                                                                         ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.398 ; seletor:inst22|inst3 ; seletor:inst22|inst3 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; 1.000        ; -0.034     ; 0.583      ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.568 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.180      ; 0.956      ;
; -1.523 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 0.969      ;
; -1.479 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.180      ; 1.045      ;
; -1.472 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.180      ; 1.052      ;
; -1.434 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 1.058      ;
; -1.427 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 1.065      ;
; -1.383 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.180      ; 1.141      ;
; -1.376 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.180      ; 1.148      ;
; -1.338 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 1.154      ;
; -1.331 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 1.161      ;
; -1.287 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.180      ; 1.237      ;
; -1.242 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 1.250      ;
; -1.235 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 1.257      ;
; -1.146 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 1.346      ;
; -1.139 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 1.353      ;
; -1.050 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 1.442      ;
; -1.043 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.148      ; 1.449      ;
; -1.034 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 1.538      ;
; -1.027 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 1.545      ;
; -0.987 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.887      ; 1.244      ;
; -0.940 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.180      ; 1.084      ;
; -0.938 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 1.634      ;
; -0.933 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.180      ; 1.091      ;
; -0.931 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 1.641      ;
; -0.910 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.082      ;
; -0.903 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.089      ;
; -0.898 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.887      ; 1.333      ;
; -0.891 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.887      ; 1.340      ;
; -0.844 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.180      ; 1.180      ;
; -0.842 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 1.730      ;
; -0.837 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.180      ; 1.187      ;
; -0.835 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 1.737      ;
; -0.814 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.178      ;
; -0.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.185      ;
; -0.802 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.887      ; 1.429      ;
; -0.795 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.887      ; 1.436      ;
; -0.748 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.180      ; 1.276      ;
; -0.746 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 1.826      ;
; -0.741 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 2.180      ; 1.283      ;
; -0.739 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 1.833      ;
; -0.718 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.274      ;
; -0.711 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.281      ;
; -0.706 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.887      ; 1.525      ;
; -0.699 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.887      ; 1.532      ;
; -0.650 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 1.922      ;
; -0.643 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 1.929      ;
; -0.622 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.370      ;
; -0.615 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.377      ;
; -0.610 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.887      ; 1.621      ;
; -0.554 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 2.018      ;
; -0.547 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 2.025      ;
; -0.526 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.466      ;
; -0.519 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.473      ;
; -0.503 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 1.569      ;
; -0.430 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.148      ; 1.562      ;
; -0.414 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 1.658      ;
; -0.407 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 1.665      ;
; -0.359 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.887      ; 1.372      ;
; -0.352 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.887      ; 1.379      ;
; -0.318 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 1.754      ;
; -0.311 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 1.761      ;
; -0.263 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.887      ; 1.468      ;
; -0.256 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.887      ; 1.475      ;
; -0.222 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 1.850      ;
; -0.215 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 1.857      ;
; -0.167 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.887      ; 1.564      ;
; -0.160 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.887      ; 1.571      ;
; -0.126 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 1.946      ;
; -0.119 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 1.953      ;
; -0.071 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.887      ; 1.660      ;
; -0.064 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.887      ; 1.667      ;
; -0.030 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 2.042      ;
; -0.029 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 2.228      ; 2.543      ;
; -0.023 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 2.049      ;
; 0.066  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 2.138      ;
; 0.156  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 2.180      ; 2.680      ;
; 0.446  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.859      ; 2.649      ;
; 0.464  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 2.228      ; 2.536      ;
; 0.477  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.859      ; 2.680      ;
; 0.519  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.697      ;
; 0.520  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.698      ;
; 0.520  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.698      ;
; 0.520  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.698      ;
; 0.520  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.698      ;
; 0.521  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.699      ;
; 0.521  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.699      ;
; 0.521  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.699      ;
; 0.521  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.699      ;
; 0.521  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.699      ;
; 0.522  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.700      ;
; 0.522  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.700      ;
; 0.523  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.701      ;
; 0.523  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.701      ;
; 0.523  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.701      ;
; 0.523  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.701      ;
; 0.523  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.701      ;
; 0.524  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.702      ;
; 0.524  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.702      ;
; 0.524  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.702      ;
; 0.525  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.034      ; 0.703      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'limitador:inst28|inst2'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.343 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 4.000      ; 3.001      ;
; -1.224 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 4.000      ; 3.120      ;
; -1.021 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 2.543      ; 1.866      ;
; -0.811 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 4.000      ; 3.033      ;
; -0.797 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 4.000      ; 3.547      ;
; -0.691 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 4.000      ; 3.153      ;
; -0.495 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 2.543      ; 1.892      ;
; -0.411 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.758      ; 0.511      ;
; -0.411 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.758      ; 0.511      ;
; -0.253 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 4.000      ; 3.591      ;
; -0.252 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 2.157      ; 2.069      ;
; 0.236  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.700      ; 1.100      ;
; 0.297  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.758      ; 1.219      ;
; 0.311  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.056      ; 0.511      ;
; 0.333  ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333  ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.034      ; 0.511      ;
; 0.333  ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.034      ; 0.511      ;
; 0.341  ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.034      ; 0.519      ;
; 0.384  ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 0.566      ;
; 0.395  ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 0.577      ;
; 0.426  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.499      ; 2.069      ;
; 0.661  ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 0.843      ;
; 0.731  ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 0.913      ;
; 0.805  ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 0.987      ;
; 0.810  ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 0.992      ;
; 0.922  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.034      ; 1.100      ;
; 1.019  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.056      ; 1.219      ;
; 1.601  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; -0.699     ; 1.066      ;
; 2.279  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; -1.357     ; 1.066      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'limitador:inst26|inst2'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.929 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 3.606      ; 3.001      ;
; -0.810 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 3.606      ; 3.120      ;
; -0.607 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 2.149      ; 1.866      ;
; -0.417 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; -0.500       ; 3.606      ; 3.033      ;
; -0.303 ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.639      ; 1.680      ;
; -0.297 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; -0.500       ; 3.606      ; 3.153      ;
; -0.253 ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.639      ; 1.730      ;
; -0.194 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.639      ; 1.789      ;
; -0.154 ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.639      ; 1.829      ;
; -0.101 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; -0.500       ; 2.149      ; 1.892      ;
; 0.163  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 1.639      ; 1.646      ;
; 0.210  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 1.639      ; 1.693      ;
; 0.251  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 1.639      ; 1.734      ;
; 0.300  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 1.639      ; 1.783      ;
; 0.311  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.056      ; 0.511      ;
; 0.333  ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.034      ; 0.511      ;
; 0.339  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.008      ; 0.511      ;
; 0.339  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.008      ; 0.511      ;
; 0.426  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.499      ; 2.069      ;
; 0.498  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.407      ; 2.069      ;
; 0.646  ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 0.828      ;
; 0.731  ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 0.913      ;
; 0.786  ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 0.968      ;
; 0.791  ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.034      ; 0.969      ;
; 0.877  ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.034      ; 1.055      ;
; 0.922  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.034      ; 1.100      ;
; 0.986  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.050     ; 1.100      ;
; 1.019  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.056      ; 1.219      ;
; 1.047  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.008      ; 1.219      ;
; 2.279  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; -1.357     ; 1.066      ;
; 2.351  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; -1.449     ; 1.066      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.782 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.718      ; 2.270      ;
; -0.208 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.718      ; 2.344      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Divisor_de_clock2:inst19|inst2'                                                                                                     ;
+--------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.108 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; 0.000        ; 2.344      ; 2.570      ;
; 0.049  ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; 0.000        ; 1.100      ; 1.483      ;
; 0.370  ; deb:inst5|inst       ; deb:inst5|inst1      ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; 0.000        ; 0.055      ; 0.569      ;
; 0.385  ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; -0.500       ; 2.344      ; 2.563      ;
; 0.583  ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; -0.500       ; 1.100      ; 1.517      ;
+--------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'deb:inst4|inst'                                                            ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; 0.341 ; inst      ; inst    ; deb:inst4|inst ; deb:inst4|inst ; 0.000        ; 0.034      ; 0.519      ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                              ;
+-------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                                                                                           ; Latch Clock                                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.341 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.519      ;
+-------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'seletor:inst22|inst2'                                                                                          ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.341 ; seletor:inst22|inst3 ; seletor:inst22|inst3 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; 0.000        ; 0.034      ; 0.519      ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'limitador:inst26|inst2'                                                                                                     ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -3.122 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -2.157     ; 1.960      ;
; -2.967 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -2.157     ; 1.805      ;
; -2.701 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -1.736     ; 1.960      ;
; -2.546 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -1.736     ; 1.805      ;
; -1.918 ; deb:inst5|inst1        ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.784     ; 1.629      ;
; -1.918 ; deb:inst5|inst1        ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.784     ; 1.629      ;
; -1.918 ; deb:inst5|inst1        ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.784     ; 1.629      ;
; -1.918 ; deb:inst5|inst1        ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.784     ; 1.629      ;
; -1.837 ; deb:inst5|inst         ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.784     ; 1.548      ;
; -1.837 ; deb:inst5|inst         ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.784     ; 1.548      ;
; -1.837 ; deb:inst5|inst         ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.784     ; 1.548      ;
; -1.837 ; deb:inst5|inst         ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.784     ; 1.548      ;
; -1.806 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.700     ; 2.101      ;
; -1.723 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.758     ; 1.960      ;
; -1.723 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.758     ; 1.960      ;
; -1.568 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.758     ; 1.805      ;
; -1.568 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.758     ; 1.805      ;
; -1.525 ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.482      ;
; -1.525 ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.482      ;
; -1.525 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.482      ;
; -1.521 ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.034     ; 2.482      ;
; -1.517 ; limitador:inst28|inst5 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.474      ;
; -1.517 ; limitador:inst28|inst5 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.474      ;
; -1.517 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.474      ;
; -1.513 ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.034     ; 2.474      ;
; -1.377 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.271     ; 2.101      ;
; -1.340 ; limitador:inst28|inst4 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.297      ;
; -1.340 ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.297      ;
; -1.340 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.038     ; 2.297      ;
; -1.336 ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.034     ; 2.297      ;
; -1.265 ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.501     ; 1.759      ;
; -1.258 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.293     ; 1.960      ;
; -1.258 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.293     ; 1.960      ;
; -1.103 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.293     ; 1.805      ;
; -1.103 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.293     ; 1.805      ;
; -0.986 ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.501     ; 1.480      ;
; -0.407 ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.699      ; 2.101      ;
; -0.407 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.699      ; 2.101      ;
; 0.014  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.120      ; 2.101      ;
; 0.014  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.120      ; 2.101      ;
; 0.081  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 1.560      ; 2.154      ;
; 0.081  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 1.560      ; 2.154      ;
; 0.081  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 1.560      ; 2.154      ;
; 0.081  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 1.560      ; 2.154      ;
; 0.134  ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.898      ; 1.759      ;
; 0.134  ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.898      ; 1.759      ;
; 0.413  ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.898      ; 1.480      ;
; 0.413  ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.898      ; 1.480      ;
; 0.537  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.560      ; 2.198      ;
; 0.537  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.560      ; 2.198      ;
; 0.537  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.560      ; 2.198      ;
; 0.537  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.560      ; 2.198      ;
; 0.563  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.500        ; 1.843      ; 1.955      ;
; 1.059  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.843      ; 1.959      ;
; 1.962  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.500        ; 3.242      ; 1.955      ;
; 1.962  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.500        ; 3.242      ; 1.955      ;
; 2.458  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 3.242      ; 1.959      ;
; 2.458  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 3.242      ; 1.959      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'limitador:inst28|inst2'                                                                                                     ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -2.701 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -1.736     ; 1.960      ;
; -2.546 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -1.736     ; 1.805      ;
; -2.372 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -1.407     ; 1.960      ;
; -2.217 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -1.407     ; 1.805      ;
; -2.197 ; deb:inst5|inst         ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.024     ; 1.668      ;
; -2.197 ; deb:inst5|inst         ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.024     ; 1.668      ;
; -2.197 ; deb:inst5|inst         ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.024     ; 1.668      ;
; -2.197 ; deb:inst5|inst         ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.024     ; 1.668      ;
; -1.995 ; deb:inst5|inst1        ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.024     ; 1.466      ;
; -1.995 ; deb:inst5|inst1        ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.024     ; 1.466      ;
; -1.995 ; deb:inst5|inst1        ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.024     ; 1.466      ;
; -1.995 ; deb:inst5|inst1        ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -1.024     ; 1.466      ;
; -1.377 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.271     ; 2.101      ;
; -1.258 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.293     ; 1.960      ;
; -1.258 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.293     ; 1.960      ;
; -1.258 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.293     ; 1.960      ;
; -1.103 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.293     ; 1.805      ;
; -1.103 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.293     ; 1.805      ;
; -1.103 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.293     ; 1.805      ;
; -1.056 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.050      ; 2.101      ;
; -0.973 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.008     ; 1.960      ;
; -0.973 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.008     ; 1.960      ;
; -0.973 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.008     ; 1.960      ;
; -0.940 ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.897      ;
; -0.940 ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.897      ;
; -0.940 ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.897      ;
; -0.936 ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.034     ; 1.897      ;
; -0.927 ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.884      ;
; -0.927 ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.884      ;
; -0.927 ; limitador:inst29|inst3 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.884      ;
; -0.923 ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.034     ; 1.884      ;
; -0.909 ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.145     ; 1.759      ;
; -0.818 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.008     ; 1.805      ;
; -0.818 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.008     ; 1.805      ;
; -0.818 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.008     ; 1.805      ;
; -0.796 ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.753      ;
; -0.796 ; limitador:inst29|inst4 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.753      ;
; -0.796 ; limitador:inst29|inst4 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.753      ;
; -0.792 ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.034     ; 1.753      ;
; -0.704 ; limitador:inst29|inst5 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.661      ;
; -0.704 ; limitador:inst29|inst5 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.661      ;
; -0.704 ; limitador:inst29|inst5 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.038     ; 1.661      ;
; -0.700 ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.034     ; 1.661      ;
; -0.630 ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.145     ; 1.480      ;
; 0.014  ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.120      ; 2.101      ;
; 0.014  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.120      ; 2.101      ;
; 0.014  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.120      ; 2.101      ;
; 0.343  ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.449      ; 2.101      ;
; 0.343  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.449      ; 2.101      ;
; 0.343  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.449      ; 2.101      ;
; 0.490  ; deb:inst5|inst         ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.254      ; 1.759      ;
; 0.490  ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.254      ; 1.759      ;
; 0.490  ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.254      ; 1.759      ;
; 0.769  ; deb:inst5|inst1        ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.254      ; 1.480      ;
; 0.769  ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.254      ; 1.480      ;
; 0.769  ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.254      ; 1.480      ;
; 0.919  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 2.199      ; 1.955      ;
; 1.415  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 2.199      ; 1.959      ;
; 2.318  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 3.598      ; 1.955      ;
; 2.318  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 3.598      ; 1.955      ;
; 2.318  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 3.598      ; 1.955      ;
; 2.814  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 3.598      ; 1.959      ;
; 2.814  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 3.598      ; 1.959      ;
; 2.814  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 3.598      ; 1.959      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'limitador:inst28|inst2'                                                                                                      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -2.469 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 4.000      ; 1.875      ;
; -2.469 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 4.000      ; 1.875      ;
; -2.469 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 4.000      ; 1.875      ;
; -1.967 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 4.000      ; 1.877      ;
; -1.967 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 4.000      ; 1.877      ;
; -1.967 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 4.000      ; 1.877      ;
; -1.012 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.543      ; 1.875      ;
; -0.524 ; deb:inst5|inst1        ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.765      ; 1.405      ;
; -0.524 ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.765      ; 1.405      ;
; -0.524 ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.765      ; 1.405      ;
; -0.510 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 2.543      ; 1.877      ;
; -0.334 ; deb:inst5|inst         ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.765      ; 1.595      ;
; -0.334 ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.765      ; 1.595      ;
; -0.334 ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.765      ; 1.595      ;
; -0.316 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.157      ; 2.005      ;
; -0.316 ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.157      ; 2.005      ;
; -0.316 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.157      ; 2.005      ;
; 0.362  ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 1.499      ; 2.005      ;
; 0.362  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 1.499      ; 2.005      ;
; 0.362  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 1.499      ; 2.005      ;
; 0.713  ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.758      ; 1.635      ;
; 0.713  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.758      ; 1.635      ;
; 0.713  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.758      ; 1.635      ;
; 0.828  ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.758      ; 1.750      ;
; 0.828  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.758      ; 1.750      ;
; 0.828  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.758      ; 1.750      ;
; 0.933  ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.308      ; 1.405      ;
; 1.123  ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.308      ; 1.595      ;
; 1.141  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.700      ; 2.005      ;
; 1.346  ; limitador:inst29|inst5 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.528      ;
; 1.346  ; limitador:inst29|inst5 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.528      ;
; 1.346  ; limitador:inst29|inst5 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.528      ;
; 1.350  ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.034      ; 1.528      ;
; 1.435  ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.056      ; 1.635      ;
; 1.435  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.056      ; 1.635      ;
; 1.435  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.056      ; 1.635      ;
; 1.466  ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.648      ;
; 1.466  ; limitador:inst29|inst4 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.648      ;
; 1.466  ; limitador:inst29|inst4 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.648      ;
; 1.470  ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.034      ; 1.648      ;
; 1.536  ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.718      ;
; 1.536  ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.718      ;
; 1.536  ; limitador:inst29|inst3 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.718      ;
; 1.540  ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.034      ; 1.718      ;
; 1.550  ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.056      ; 1.750      ;
; 1.550  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.056      ; 1.750      ;
; 1.550  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.056      ; 1.750      ;
; 1.590  ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.772      ;
; 1.590  ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.772      ;
; 1.590  ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.038      ; 1.772      ;
; 1.594  ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.034      ; 1.772      ;
; 1.827  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.034      ; 2.005      ;
; 2.170  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; -0.699     ; 1.635      ;
; 2.285  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; -0.699     ; 1.750      ;
; 2.553  ; deb:inst5|inst1        ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.843     ; 1.374      ;
; 2.553  ; deb:inst5|inst1        ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.843     ; 1.374      ;
; 2.553  ; deb:inst5|inst1        ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.843     ; 1.374      ;
; 2.553  ; deb:inst5|inst1        ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.843     ; 1.374      ;
; 2.648  ; deb:inst5|inst         ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.843     ; 1.469      ;
; 2.648  ; deb:inst5|inst         ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.843     ; 1.469      ;
; 2.648  ; deb:inst5|inst         ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.843     ; 1.469      ;
; 2.648  ; deb:inst5|inst         ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.843     ; 1.469      ;
; 2.848  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; -1.357     ; 1.635      ;
; 2.963  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; -1.357     ; 1.750      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'limitador:inst26|inst2'                                                                                                      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -2.055 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 3.606      ; 1.875      ;
; -2.055 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 3.606      ; 1.875      ;
; -1.573 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; -0.500       ; 3.606      ; 1.877      ;
; -1.573 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; -0.500       ; 3.606      ; 1.877      ;
; -0.598 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 2.149      ; 1.875      ;
; -0.130 ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.371      ; 1.405      ;
; -0.130 ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.371      ; 1.405      ;
; -0.116 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; -0.500       ; 2.149      ; 1.877      ;
; 0.060  ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.371      ; 1.595      ;
; 0.060  ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.371      ; 1.595      ;
; 0.072  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.639      ; 2.055      ;
; 0.072  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.639      ; 2.055      ;
; 0.072  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.639      ; 2.055      ;
; 0.072  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.639      ; 2.055      ;
; 0.362  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.499      ; 2.005      ;
; 0.362  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.499      ; 2.005      ;
; 0.434  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.407      ; 2.005      ;
; 0.434  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.407      ; 2.005      ;
; 0.505  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 1.639      ; 1.988      ;
; 0.505  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 1.639      ; 1.988      ;
; 0.505  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 1.639      ; 1.988      ;
; 0.505  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 1.639      ; 1.988      ;
; 1.327  ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.086     ; 1.405      ;
; 1.435  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.056      ; 1.635      ;
; 1.435  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.056      ; 1.635      ;
; 1.463  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.008      ; 1.635      ;
; 1.463  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.008      ; 1.635      ;
; 1.517  ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.086     ; 1.595      ;
; 1.550  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.056      ; 1.750      ;
; 1.550  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.056      ; 1.750      ;
; 1.578  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.008      ; 1.750      ;
; 1.578  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.008      ; 1.750      ;
; 1.827  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.034      ; 2.005      ;
; 1.891  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.050     ; 2.005      ;
; 1.900  ; limitador:inst28|inst4 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.082      ;
; 1.900  ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.082      ;
; 1.900  ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.082      ;
; 1.904  ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.034      ; 2.082      ;
; 2.018  ; limitador:inst28|inst5 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.200      ;
; 2.018  ; limitador:inst28|inst5 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.200      ;
; 2.018  ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.200      ;
; 2.022  ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.034      ; 2.200      ;
; 2.032  ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.214      ;
; 2.032  ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.214      ;
; 2.032  ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.038      ; 2.214      ;
; 2.036  ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.034      ; 2.214      ;
; 2.362  ; deb:inst5|inst         ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.596     ; 1.430      ;
; 2.362  ; deb:inst5|inst         ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.596     ; 1.430      ;
; 2.362  ; deb:inst5|inst         ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.596     ; 1.430      ;
; 2.362  ; deb:inst5|inst         ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.596     ; 1.430      ;
; 2.446  ; deb:inst5|inst1        ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.596     ; 1.514      ;
; 2.446  ; deb:inst5|inst1        ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.596     ; 1.514      ;
; 2.446  ; deb:inst5|inst1        ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.596     ; 1.514      ;
; 2.446  ; deb:inst5|inst1        ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.596     ; 1.514      ;
; 2.848  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; -1.357     ; 1.635      ;
; 2.920  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -1.449     ; 1.635      ;
; 2.963  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; -1.357     ; 1.750      ;
; 3.035  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -1.449     ; 1.750      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ;
; 0.194  ; 0.378        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                                 ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                                 ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                                 ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                  ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                                 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                                 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                                 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                                 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                                 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'limitador:inst28|inst2'                                                        ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst5  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst5  ;
; -0.001 ; 0.183        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst4  ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst2  ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst3  ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst2  ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst3  ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.098  ; 0.314        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst4  ;
; 0.159  ; 0.159        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.179  ; 0.179        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27|combout          ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.182  ; 0.398        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst2  ;
; 0.182  ; 0.398        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst3  ;
; 0.182  ; 0.398        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst4  ;
; 0.182  ; 0.398        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst5  ;
; 0.197  ; 0.197        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.197  ; 0.197        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.298  ; 0.298        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.298  ; 0.298        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.317  ; 0.317        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27|combout          ;
; 0.338  ; 0.338        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst9~3|combout         ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27|datab            ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst2  ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst3  ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst4  ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst5  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27|datad            ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst9~3|datab           ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst2|clk        ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst3|clk        ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst4|clk        ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst5|clk        ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst10~0|datad          ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst28|inst99|combout   ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst8~0|datad           ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst9~2|combout         ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst10~0|combout        ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst28|inst99|datad     ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst8~0|combout         ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst9~2|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst28|inst2|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst28|inst2|q          ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst8~0|combout         ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst10~0|combout        ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst28|inst99|datad     ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst9~2|datad           ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst8~0|datad           ;
; 0.565  ; 0.565        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst10~0|datad          ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst28|inst99|combout   ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst9~2|combout         ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27|datad            ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst2|clk        ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst3|clk        ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst4|clk        ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst5|clk        ;
; 0.577  ; 0.577        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst9~3|datab           ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27|datab            ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst9~3|combout         ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'limitador:inst26|inst2'                                                        ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst5  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst5  ;
; 0.018  ; 0.202        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst4  ;
; 0.041  ; 0.225        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst3  ;
; 0.041  ; 0.225        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.056  ; 0.272        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst3  ;
; 0.056  ; 0.272        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.078  ; 0.294        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst4  ;
; 0.173  ; 0.389        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst2  ;
; 0.173  ; 0.389        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst3  ;
; 0.173  ; 0.389        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst4  ;
; 0.173  ; 0.389        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst5  ;
; 0.178  ; 0.178        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.199  ; 0.199        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27|combout          ;
; 0.201  ; 0.201        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.201  ; 0.201        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.201  ; 0.201        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.218  ; 0.218        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.218  ; 0.218        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.280  ; 0.280        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.280  ; 0.280        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.296  ; 0.296        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.296  ; 0.296        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.296  ; 0.296        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.298  ; 0.298        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27|combout          ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst2|clk        ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst3|clk        ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst4|clk        ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst5|clk        ;
; 0.426  ; 0.610        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst2  ;
; 0.426  ; 0.610        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst3  ;
; 0.426  ; 0.610        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst4  ;
; 0.426  ; 0.610        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst5  ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst9~3|combout         ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27|datab            ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst99|datab     ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst9~1|datac           ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst9~1|combout         ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst26|inst99|combout   ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27|datad            ;
; 0.450  ; 0.450        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst10~0|datad          ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst8~0|datad           ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst9~3|datad           ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst10~0|combout        ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst8~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|q          ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst10~0|combout        ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst8~0|combout         ;
; 0.546  ; 0.546        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst10~0|datad          ;
; 0.546  ; 0.546        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst8~0|datad           ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst9~3|datad           ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27|datad            ;
; 0.562  ; 0.562        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst26|inst99|combout   ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst9~1|combout         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst9~1|datac           ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27|datab            ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst99|datab     ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst9~3|combout         ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst2|clk        ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst3|clk        ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst4|clk        ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst5|clk        ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|inst2'                                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst1               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst1               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; seletor:inst22|inst2          ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst                ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst                ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst1               ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; seletor:inst22|inst2          ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst1               ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst1               ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst                ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst                ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst1               ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; seletor:inst22|inst2          ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst1|clk               ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst22|inst2|clk              ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst|clk                ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst1|clk               ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst|clk                ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|inclk[0] ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2|q                ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|inclk[0] ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|outclk   ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst22|inst2|clk              ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst|clk                ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst1|clk               ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst|clk                ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst1|clk               ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                  ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; divisor_de_clock:inst20|inst1                                                        ;
; -0.832 ; -0.616       ; 0.216          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; divisor_de_clock:inst20|inst1                                                        ;
; -0.646 ; -0.462       ; 0.184          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; divisor_de_clock:inst20|inst1                                                        ;
; -0.606 ; -0.606       ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.592 ; -0.592       ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst1|clk                                                                     ;
; -0.486 ; -0.486       ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst1|clk                                                                     ;
; -0.472 ; -0.472       ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|combout       ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cin             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cout            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cin             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cout            ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cin             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cout            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cin             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cout            ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cin             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cout            ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|cin           ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|datab            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|combout       ;
; 0.469  ; 0.469        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~7|combout ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cin             ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cout            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cin             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cout            ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cin             ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cout            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cin             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cout            ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cin             ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cout            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|cin           ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                   ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; Divisor_de_clock2:inst19|inst2                                                       ;
; -0.234 ; -0.050       ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; Divisor_de_clock2:inst19|inst2                                                       ;
; -0.164 ; 0.052        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; Divisor_de_clock2:inst19|inst2                                                       ;
; -0.074 ; -0.074       ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst2|clk                                                                     ;
; -0.060 ; -0.060       ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.062  ; 0.062        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst2|clk                                                                     ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|combout       ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|cin           ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|datad   ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|datad   ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|dataa                   ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|combout ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|combout ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|cin           ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|combout ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|combout ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|dataa                   ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|datad   ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|datad   ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|combout       ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'deb:inst4|inst'                                                    ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; deb:inst4|inst ; Rise       ; inst                ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst                ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst4|inst3|datad   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst4|inst3|combout ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst4|inst|q        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst4|inst|q        ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst|clk            ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst4|inst3|combout ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst4|inst3|datad   ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'seletor:inst22|inst2'                                                     ;
+--------+--------------+----------------+------------------+----------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; seletor:inst22|inst2 ; Rise       ; seletor:inst22|inst3 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; seletor:inst22|inst2 ; Rise       ; seletor:inst22|inst3 ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; seletor:inst22|inst2 ; Rise       ; seletor:inst22|inst3 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; seletor:inst22|inst2 ; Rise       ; inst22|inst3|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; seletor:inst22|inst2 ; Rise       ; inst22|inst2|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; seletor:inst22|inst2 ; Rise       ; inst22|inst2|q       ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; seletor:inst22|inst2 ; Rise       ; inst22|inst3|clk     ;
+--------+--------------+----------------+------------------+----------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; ini_parar_rein ; Divisor_de_clock2:inst19|inst2 ; -0.702 ; -0.548 ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; reset          ; Divisor_de_clock2:inst19|inst2 ; -0.395 ; -0.212 ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; modo           ; limitador:inst26|inst2         ; 0.341  ; 0.476  ; Rise       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst26|inst2         ; 0.816  ; 1.001  ; Fall       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst28|inst2         ; -0.015 ; 0.120  ; Rise       ; limitador:inst28|inst2         ;
; modo           ; limitador:inst28|inst2         ; 0.763  ; 0.965  ; Fall       ; limitador:inst28|inst2         ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; ini_parar_rein ; Divisor_de_clock2:inst19|inst2 ; 0.997  ; 0.837  ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; reset          ; Divisor_de_clock2:inst19|inst2 ; 0.685  ; 0.503  ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; modo           ; limitador:inst26|inst2         ; 2.104  ; 1.956  ; Rise       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst26|inst2         ; -0.353 ; -0.545 ; Fall       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst28|inst2         ; 2.498  ; 2.350  ; Rise       ; limitador:inst28|inst2         ;
; modo           ; limitador:inst28|inst2         ; -0.141 ; -0.278 ; Fall       ; limitador:inst28|inst2         ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; 7seg_a    ; limitador:inst26|inst2 ; 10.917 ; 11.010 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 9.585  ; 9.560  ; Rise       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 10.189 ; 10.127 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 10.437 ; 10.355 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 10.192 ; 10.243 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 10.690 ; 10.713 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 11.058 ; 11.128 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst26|inst2 ; 9.095  ; 9.220  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 7.863  ; 8.010  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 8.157  ; 8.151  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 8.112  ; 8.132  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 8.613  ; 8.647  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 9.248  ; 9.272  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 8.733  ; 8.838  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 11.311 ; 11.404 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 9.979  ; 9.954  ; Rise       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 10.583 ; 10.521 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 10.831 ; 10.749 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 10.586 ; 10.637 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 11.084 ; 11.107 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 11.452 ; 11.522 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 8.325  ; 8.370  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 7.731  ; 7.773  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 8.738  ; 8.676  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 8.722  ; 8.710  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 8.073  ; 8.021  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 8.230  ; 8.246  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 8.709  ; 8.838  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_1    ; seletor:inst22|inst2   ; 6.110  ; 6.160  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ; 5.911  ; 5.866  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 7.316  ; 7.241  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 7.536  ; 7.625  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 6.394  ; 6.385  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 7.629  ; 7.549  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 7.295  ; 7.238  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 7.347  ; 7.305  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 8.333  ; 8.420  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 7.942  ; 8.022  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_1    ; seletor:inst22|inst2   ; 4.971  ;        ; Fall       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ;        ; 4.784  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 6.121  ;        ; Fall       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 6.397  ; 6.435  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 5.110  ; 4.345  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 5.692  ; 6.467  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 6.100  ; 4.995  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 5.413  ; 6.223  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 7.194  ; 6.356  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 6.634  ; 6.298  ; Fall       ; seletor:inst22|inst2   ;
+-----------+------------------------+--------+--------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; 7seg_a    ; limitador:inst26|inst2 ; 7.294 ; 7.395 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 6.812 ; 6.825 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 7.429 ; 5.456 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 7.327 ; 7.673 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 5.260 ; 8.466 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 5.520 ; 7.553 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 7.228 ; 7.311 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst26|inst2 ; 7.306 ; 7.413 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 6.606 ; 6.732 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 5.512 ; 7.342 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 6.831 ; 6.822 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 7.321 ; 5.298 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 7.861 ; 5.612 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 7.365 ; 7.485 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 6.668 ; 6.754 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 4.679 ; 4.753 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 7.785 ; 6.183 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 5.354 ; 5.347 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 5.845 ; 8.822 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 6.384 ; 7.909 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 5.890 ; 7.667 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 6.661 ; 6.753 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 4.658 ; 4.754 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 6.261 ; 7.499 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 5.407 ; 5.371 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 7.057 ; 5.862 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 6.929 ; 6.419 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 7.144 ; 6.033 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_1    ; seletor:inst22|inst2   ; 5.872 ; 4.766 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ; 4.575 ; 5.638 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 7.077 ; 5.874 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 5.751 ; 4.660 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 4.065 ; 4.275 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 5.987 ; 4.893 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 4.764 ; 5.269 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 5.717 ; 4.659 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 5.944 ; 4.952 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 5.846 ; 4.751 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_1    ; seletor:inst22|inst2   ; 4.788 ;       ; Fall       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ;       ; 4.608 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 5.938 ;       ; Fall       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 4.728 ; 6.161 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 4.304 ; 4.187 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 4.974 ; 6.189 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 5.424 ; 4.810 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 4.706 ; 5.955 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 4.990 ; 6.042 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 4.777 ; 6.049 ; Fall       ; seletor:inst22|inst2   ;
+-----------+------------------------+-------+-------+------------+------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                     ; -2.008 ; -63.944       ;
; limitador:inst26|inst2                                                                                                  ; -1.134 ; -1.464        ;
; limitador:inst28|inst2                                                                                                  ; -0.851 ; -0.870        ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; -0.164 ; -0.164        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; 0.212  ; 0.000         ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.303  ; 0.000         ;
; deb:inst4|inst                                                                                                          ; 0.626  ; 0.000         ;
; seletor:inst22|inst2                                                                                                    ; 0.626  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                     ; -1.032 ; -24.840       ;
; limitador:inst28|inst2                                                                                                  ; -0.870 ; -2.833        ;
; limitador:inst26|inst2                                                                                                  ; -0.584 ; -1.900        ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; -0.494 ; -0.494        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; -0.107 ; -0.107        ;
; deb:inst4|inst                                                                                                          ; 0.208  ; 0.000         ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; 0.208  ; 0.000         ;
; seletor:inst22|inst2                                                                                                    ; 0.208  ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary           ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; limitador:inst26|inst2 ; -1.626 ; -7.298        ;
; limitador:inst28|inst2 ; -1.343 ; -7.606        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary            ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; limitador:inst28|inst2 ; -1.581 ; -5.376        ;
; limitador:inst26|inst2 ; -1.295 ; -2.937        ;
+------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                     ; -3.000 ; -44.129       ;
; limitador:inst28|inst2                                                                                                  ; -1.000 ; -8.000        ;
; limitador:inst26|inst2                                                                                                  ; -1.000 ; -7.000        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; -1.000 ; -5.000        ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; -1.000 ; -2.757        ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.153        ;
; deb:inst4|inst                                                                                                          ; -1.000 ; -1.000        ;
; seletor:inst22|inst2                                                                                                    ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.008 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.302     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.807 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.693      ;
; -1.742 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.253     ; 2.476      ;
; -1.711 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.253     ; 2.445      ;
; -1.695 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.253     ; 2.429      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.641 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; clk          ; clk         ; 1.000        ; -0.025     ; 2.603      ;
; -1.632 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.253     ; 2.366      ;
; -1.620 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.253     ; 2.354      ;
; -1.588 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.253     ; 2.322      ;
; -1.570 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.302     ; 2.255      ;
; -1.562 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.253     ; 2.296      ;
; -1.562 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.302     ; 2.247      ;
; -1.544 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.302     ; 2.229      ;
; -1.521 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.253     ; 2.255      ;
; -1.513 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.476      ;
; -1.513 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.476      ;
; -1.513 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.476      ;
; -1.513 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.476      ;
; -1.513 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.476      ;
; -1.513 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.476      ;
; -1.513 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.476      ;
; -1.513 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.476      ;
; -1.513 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.024     ; 2.476      ;
; -1.513 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.024     ; 2.476      ;
; -1.511 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.022     ; 2.476      ;
; -1.501 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.302     ; 2.186      ;
; -1.500 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.253     ; 2.234      ;
; -1.482 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.445      ;
; -1.482 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.445      ;
; -1.482 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.445      ;
; -1.482 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.445      ;
; -1.482 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.445      ;
; -1.482 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.445      ;
; -1.482 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.445      ;
; -1.482 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.024     ; 2.445      ;
; -1.482 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.024     ; 2.445      ;
; -1.482 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.024     ; 2.445      ;
; -1.480 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.022     ; 2.445      ;
; -1.469 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.302     ; 2.154      ;
; -1.466 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.429      ;
; -1.466 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.429      ;
; -1.466 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.429      ;
; -1.466 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.429      ;
; -1.466 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.429      ;
; -1.466 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.429      ;
; -1.466 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.429      ;
; -1.466 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.429      ;
; -1.466 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.024     ; 2.429      ;
; -1.466 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.024     ; 2.429      ;
; -1.464 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.022     ; 2.429      ;
; -1.460 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk          ; clk         ; 1.000        ; -0.271     ; 2.176      ;
; -1.453 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.302     ; 2.138      ;
; -1.447 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.253     ; 2.181      ;
; -1.423 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.302     ; 2.108      ;
; -1.409 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk          ; clk         ; 1.000        ; -0.302     ; 2.094      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]  ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.404 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24] ; clk          ; clk         ; 1.000        ; -0.005     ; 2.386      ;
; -1.403 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.366      ;
; -1.403 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.366      ;
; -1.403 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.366      ;
; -1.403 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.366      ;
; -1.403 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.366      ;
; -1.403 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.366      ;
; -1.403 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.024     ; 2.366      ;
; -1.403 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.024     ; 2.366      ;
; -1.403 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.024     ; 2.366      ;
; -1.403 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.024     ; 2.366      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'limitador:inst26|inst2'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.134 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -1.406     ; 0.715      ;
; -0.851 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -1.123     ; 0.715      ;
; -0.330 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.496     ; 0.821      ;
; -0.194 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.458     ; 0.723      ;
; -0.049 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.452      ; 1.488      ;
; -0.019 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.185     ; 0.821      ;
; 0.094  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.170     ; 0.723      ;
; 0.132  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.496     ; 0.359      ;
; 0.132  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.496     ; 0.359      ;
; 0.234  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.735      ; 1.488      ;
; 0.256  ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.022     ; 0.709      ;
; 0.320  ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 0.643      ;
; 0.324  ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.022     ; 0.641      ;
; 0.325  ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 0.638      ;
; 0.366  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 0.939      ; 1.165      ;
; 0.380  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.500        ; 2.024      ; 2.236      ;
; 0.390  ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 0.573      ;
; 0.410  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.500        ; 1.114      ; 1.296      ;
; 0.432  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 0.939      ; 1.099      ;
; 0.436  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.500        ; 2.024      ; 2.180      ;
; 0.443  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.185     ; 0.359      ;
; 0.443  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.185     ; 0.359      ;
; 0.446  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 0.939      ; 1.085      ;
; 0.469  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.500        ; 0.939      ; 1.062      ;
; 0.606  ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.022     ; 0.359      ;
; 0.777  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.939      ; 1.254      ;
; 0.839  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.939      ; 1.192      ;
; 0.861  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.939      ; 1.170      ;
; 0.930  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.939      ; 1.101      ;
; 0.999  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 1.114      ; 1.207      ;
; 1.118  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 2.024      ; 1.998      ;
; 1.168  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 1.000        ; 2.024      ; 1.948      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'limitador:inst28|inst2'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.851 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -1.123     ; 0.715      ;
; -0.630 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.902     ; 0.715      ;
; -0.019 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.185     ; 0.821      ;
; 0.094  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.170     ; 0.723      ;
; 0.174  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.008      ; 0.821      ;
; 0.234  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.735      ; 1.488      ;
; 0.244  ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 0.719      ;
; 0.254  ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 0.709      ;
; 0.291  ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 0.672      ;
; 0.310  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.046      ; 0.723      ;
; 0.384  ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 0.579      ;
; 0.443  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.185     ; 0.359      ;
; 0.443  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.185     ; 0.359      ;
; 0.450  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 2.262      ; 2.404      ;
; 0.455  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.956      ; 1.488      ;
; 0.554  ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 0.409      ;
; 0.558  ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 0.405      ;
; 0.606  ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.022     ; 0.359      ;
; 0.606  ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.022     ; 0.359      ;
; 0.606  ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.022     ; 0.359      ;
; 0.606  ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.022     ; 0.359      ;
; 0.618  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 2.262      ; 2.236      ;
; 0.636  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.008      ; 0.359      ;
; 0.636  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.008      ; 0.359      ;
; 0.648  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 1.352      ; 1.296      ;
; 0.674  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.500        ; 2.262      ; 2.180      ;
; 0.983  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 2.262      ; 2.371      ;
; 1.237  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 1.352      ; 1.207      ;
; 1.356  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 2.262      ; 1.998      ;
; 1.406  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 1.000        ; 2.262      ; 1.948      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                              ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                                                                                           ; Latch Clock                                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.164 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.812     ; 0.359      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Divisor_de_clock2:inst19|inst2'                                                                                                   ;
+-------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.212 ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; 0.500        ; 0.630      ; 1.020      ;
; 0.331 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; 0.500        ; 1.428      ; 1.699      ;
; 0.552 ; deb:inst5|inst       ; deb:inst5|inst1      ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; 1.000        ; -0.036     ; 0.399      ;
; 0.816 ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; 1.000        ; 0.630      ; 0.916      ;
; 0.837 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; 1.000        ; 1.428      ; 1.693      ;
+-------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                                                                                       ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.303 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.286      ; 1.585      ;
; 0.825 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.286      ; 1.563      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'deb:inst4|inst'                                                           ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; 0.626 ; inst      ; inst    ; deb:inst4|inst ; deb:inst4|inst ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'seletor:inst22|inst2'                                                                                         ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.626 ; seletor:inst22|inst3 ; seletor:inst22|inst3 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; 1.000        ; -0.022     ; 0.359      ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                                                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.032 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.402      ; 0.579      ;
; -1.006 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.587      ;
; -0.969 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.402      ; 0.642      ;
; -0.966 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.402      ; 0.645      ;
; -0.943 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.650      ;
; -0.940 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.653      ;
; -0.903 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.402      ; 0.708      ;
; -0.900 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.402      ; 0.711      ;
; -0.877 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.716      ;
; -0.874 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.719      ;
; -0.837 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.402      ; 0.774      ;
; -0.811 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.782      ;
; -0.808 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.785      ;
; -0.745 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.848      ;
; -0.742 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.851      ;
; -0.679 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.914      ;
; -0.676 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.384      ; 0.917      ;
; -0.662 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 0.980      ;
; -0.659 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 0.983      ;
; -0.626 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.194      ; 0.777      ;
; -0.596 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.046      ;
; -0.593 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.049      ;
; -0.563 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.194      ; 0.840      ;
; -0.560 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.194      ; 0.843      ;
; -0.530 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.112      ;
; -0.527 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.115      ;
; -0.497 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.194      ; 0.906      ;
; -0.494 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.194      ; 0.909      ;
; -0.464 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.178      ;
; -0.461 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.181      ;
; -0.438 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.402      ; 0.673      ;
; -0.435 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.402      ; 0.676      ;
; -0.431 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.194      ; 0.972      ;
; -0.428 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.194      ; 0.975      ;
; -0.419 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 0.674      ;
; -0.416 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 0.677      ;
; -0.398 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.244      ;
; -0.395 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.247      ;
; -0.372 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.402      ; 0.739      ;
; -0.369 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.402      ; 0.742      ;
; -0.365 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.194      ; 1.038      ;
; -0.353 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 0.740      ;
; -0.350 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 0.743      ;
; -0.332 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.310      ;
; -0.329 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.313      ;
; -0.306 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.402      ; 0.805      ;
; -0.303 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.402      ; 0.808      ;
; -0.287 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 0.806      ;
; -0.284 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 0.809      ;
; -0.221 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 0.872      ;
; -0.218 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 0.875      ;
; -0.186 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.433      ; 1.456      ;
; -0.155 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 0.938      ;
; -0.152 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 0.941      ;
; -0.135 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.007      ;
; -0.089 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.384      ; 1.004      ;
; -0.072 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.070      ;
; -0.069 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.073      ;
; -0.036 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.402      ; 1.575      ;
; -0.032 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.194      ; 0.871      ;
; -0.029 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.194      ; 0.874      ;
; -0.006 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.136      ;
; -0.003 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.139      ;
; 0.034  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.194      ; 0.937      ;
; 0.037  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.194      ; 0.940      ;
; 0.060  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.202      ;
; 0.063  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.205      ;
; 0.100  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.194      ; 1.003      ;
; 0.103  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.194      ; 1.006      ;
; 0.126  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.268      ;
; 0.129  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.271      ;
; 0.139  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; 0.000        ; 1.175      ; 1.523      ;
; 0.166  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.194      ; 1.069      ;
; 0.169  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.194      ; 1.072      ;
; 0.190  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.176      ; 1.575      ;
; 0.192  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.334      ;
; 0.195  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.337      ;
; 0.258  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk         ; -0.500       ; 1.433      ; 1.400      ;
; 0.310  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.416      ;
; 0.310  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.416      ;
; 0.311  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.417      ;
; 0.312  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.418      ;
; 0.313  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.419      ;
; 0.314  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.420      ;
; 0.314  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ; clk                                                                                                                     ; clk         ; 0.000        ; 0.022      ; 0.420      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'limitador:inst28|inst2'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.870 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 2.520      ; 1.859      ;
; -0.831 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 2.520      ; 1.898      ;
; -0.684 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.572      ; 1.097      ;
; -0.448 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 2.520      ; 2.281      ;
; -0.293 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.496      ; 0.307      ;
; -0.293 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.496      ; 0.307      ;
; -0.279 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.406      ; 1.231      ;
; -0.144 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 2.520      ; 2.085      ;
; -0.121 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 2.520      ; 2.108      ;
; -0.072 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 1.572      ; 1.209      ;
; 0.072  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.458      ; 0.634      ;
; 0.083  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; -0.500       ; 2.520      ; 2.312      ;
; 0.101  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.496      ; 0.701      ;
; 0.172  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.975      ; 1.231      ;
; 0.186  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.037      ; 0.307      ;
; 0.201  ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.022      ; 0.314      ;
; 0.231  ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 0.339      ;
; 0.237  ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 0.345      ;
; 0.389  ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 0.497      ;
; 0.431  ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 0.539      ;
; 0.481  ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 0.589      ;
; 0.483  ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 0.591      ;
; 0.528  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.022      ; 0.634      ;
; 0.580  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.037      ; 0.701      ;
; 0.975  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2 ; 0.000        ; -0.452     ; 0.627      ;
; 1.426  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; 0.000        ; -0.883     ; 0.627      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'limitador:inst26|inst2'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.584 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 2.254      ; 1.859      ;
; -0.545 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 2.254      ; 1.898      ;
; -0.398 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 1.306      ; 1.097      ;
; -0.138 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.989      ; 1.060      ;
; -0.104 ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.989      ; 1.094      ;
; -0.101 ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.989      ; 1.097      ;
; -0.030 ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.989      ; 1.168      ;
; 0.122  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; -0.500       ; 2.254      ; 2.085      ;
; 0.145  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; -0.500       ; 2.254      ; 2.108      ;
; 0.172  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.975      ; 1.231      ;
; 0.186  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.037      ; 0.307      ;
; 0.194  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; -0.500       ; 1.306      ; 1.209      ;
; 0.201  ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.022      ; 0.307      ;
; 0.211  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.008     ; 0.307      ;
; 0.211  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.008     ; 0.307      ;
; 0.225  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.902      ; 1.231      ;
; 0.293  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 0.989      ; 0.991      ;
; 0.311  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 0.989      ; 1.009      ;
; 0.347  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 0.989      ; 1.045      ;
; 0.367  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; -0.500       ; 0.989      ; 1.065      ;
; 0.381  ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 0.489      ;
; 0.438  ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 0.546      ;
; 0.455  ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 0.563      ;
; 0.457  ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.022      ; 0.563      ;
; 0.514  ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.022      ; 0.620      ;
; 0.528  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.022      ; 0.634      ;
; 0.576  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.046     ; 0.634      ;
; 0.580  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.037      ; 0.701      ;
; 0.605  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.008     ; 0.701      ;
; 1.426  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.883     ; 0.627      ;
; 1.479  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.956     ; 0.627      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                                                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.494 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.697      ; 1.402      ;
; 0.050  ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.697      ; 1.446      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Divisor_de_clock2:inst19|inst2'                                                                                                     ;
+--------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.107 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; 0.000        ; 1.498      ; 1.590      ;
; 0.017  ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; 0.000        ; 0.667      ; 0.883      ;
; 0.214  ; deb:inst5|inst       ; deb:inst5|inst1      ; Divisor_de_clock2:inst19|inst2 ; Divisor_de_clock2:inst19|inst2 ; 0.000        ; 0.036      ; 0.334      ;
; 0.389  ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; seletor:inst22|inst2           ; Divisor_de_clock2:inst19|inst2 ; -0.500       ; 1.498      ; 1.586      ;
; 0.617  ; deb:inst4|inst       ; deb:inst4|inst1      ; deb:inst4|inst                 ; Divisor_de_clock2:inst19|inst2 ; -0.500       ; 0.667      ; 0.983      ;
+--------+----------------------+----------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'deb:inst4|inst'                                                            ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+
; 0.208 ; inst      ; inst    ; deb:inst4|inst ; deb:inst4|inst ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------+---------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                              ;
+-------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                                                                                           ; Latch Clock                                                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.208 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|inst1 ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.314      ;
+-------+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'seletor:inst22|inst2'                                                                                          ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+
; 0.208 ; seletor:inst22|inst3 ; seletor:inst22|inst3 ; seletor:inst22|inst2 ; seletor:inst22|inst2 ; 0.000        ; 0.022      ; 0.314      ;
+-------+----------------------+----------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'limitador:inst26|inst2'                                                                                                     ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -1.626 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -1.406     ; 1.207      ;
; -1.534 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -1.406     ; 1.115      ;
; -1.343 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -1.123     ; 1.207      ;
; -1.251 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -1.123     ; 1.115      ;
; -1.060 ; deb:inst5|inst1        ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.559     ; 0.988      ;
; -1.060 ; deb:inst5|inst1        ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.559     ; 0.988      ;
; -1.060 ; deb:inst5|inst1        ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.559     ; 0.988      ;
; -1.060 ; deb:inst5|inst1        ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.559     ; 0.988      ;
; -1.047 ; deb:inst5|inst         ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.559     ; 0.975      ;
; -1.047 ; deb:inst5|inst         ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.559     ; 0.975      ;
; -1.047 ; deb:inst5|inst         ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.559     ; 0.975      ;
; -1.047 ; deb:inst5|inst         ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.500        ; -0.559     ; 0.975      ;
; -0.768 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.458     ; 1.297      ;
; -0.716 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.496     ; 1.207      ;
; -0.716 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.496     ; 1.207      ;
; -0.624 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.496     ; 1.115      ;
; -0.624 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.496     ; 1.115      ;
; -0.610 ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 1.573      ;
; -0.610 ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 1.573      ;
; -0.610 ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 1.573      ;
; -0.608 ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.022     ; 1.573      ;
; -0.602 ; limitador:inst28|inst5 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 1.565      ;
; -0.602 ; limitador:inst28|inst5 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 1.565      ;
; -0.602 ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 1.565      ;
; -0.600 ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.022     ; 1.565      ;
; -0.500 ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.384     ; 1.103      ;
; -0.480 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.170     ; 1.297      ;
; -0.454 ; limitador:inst28|inst4 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 1.417      ;
; -0.454 ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 1.417      ;
; -0.454 ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.024     ; 1.417      ;
; -0.452 ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.022     ; 1.417      ;
; -0.405 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.185     ; 1.207      ;
; -0.405 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.185     ; 1.207      ;
; -0.314 ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; -0.384     ; 0.917      ;
; -0.313 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.185     ; 1.115      ;
; -0.313 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; -0.185     ; 1.115      ;
; 0.142  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.452      ; 1.297      ;
; 0.142  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.452      ; 1.297      ;
; 0.173  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 0.939      ; 1.358      ;
; 0.173  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 0.939      ; 1.358      ;
; 0.173  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 0.939      ; 1.358      ;
; 0.173  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.500        ; 0.939      ; 1.358      ;
; 0.410  ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.526      ; 1.103      ;
; 0.410  ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.526      ; 1.103      ;
; 0.425  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.735      ; 1.297      ;
; 0.425  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.735      ; 1.297      ;
; 0.504  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.500        ; 1.114      ; 1.202      ;
; 0.596  ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.526      ; 0.917      ;
; 0.596  ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 1.000        ; 0.526      ; 0.917      ;
; 0.714  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.939      ; 1.317      ;
; 0.714  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.939      ; 1.317      ;
; 0.714  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.939      ; 1.317      ;
; 0.714  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 1.000        ; 0.939      ; 1.317      ;
; 1.005  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 1.114      ; 1.201      ;
; 1.414  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.500        ; 2.024      ; 1.202      ;
; 1.414  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.500        ; 2.024      ; 1.202      ;
; 1.915  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 2.024      ; 1.201      ;
; 1.915  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 1.000        ; 2.024      ; 1.201      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'limitador:inst28|inst2'                                                                                                     ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -1.343 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -1.123     ; 1.207      ;
; -1.262 ; deb:inst5|inst         ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -0.707     ; 1.042      ;
; -1.262 ; deb:inst5|inst         ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -0.707     ; 1.042      ;
; -1.262 ; deb:inst5|inst         ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -0.707     ; 1.042      ;
; -1.262 ; deb:inst5|inst         ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -0.707     ; 1.042      ;
; -1.251 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -1.123     ; 1.115      ;
; -1.122 ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.902     ; 1.207      ;
; -1.119 ; deb:inst5|inst1        ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -0.707     ; 0.899      ;
; -1.119 ; deb:inst5|inst1        ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -0.707     ; 0.899      ;
; -1.119 ; deb:inst5|inst1        ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -0.707     ; 0.899      ;
; -1.119 ; deb:inst5|inst1        ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.500        ; -0.707     ; 0.899      ;
; -1.030 ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.902     ; 1.115      ;
; -0.480 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.170     ; 1.297      ;
; -0.405 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.185     ; 1.207      ;
; -0.405 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.185     ; 1.207      ;
; -0.405 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.185     ; 1.207      ;
; -0.313 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.185     ; 1.115      ;
; -0.313 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.185     ; 1.115      ;
; -0.313 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.185     ; 1.115      ;
; -0.264 ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.046      ; 1.297      ;
; -0.262 ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.146     ; 1.103      ;
; -0.212 ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.008      ; 1.207      ;
; -0.212 ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.008      ; 1.207      ;
; -0.212 ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.008      ; 1.207      ;
; -0.212 ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.175      ;
; -0.212 ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.175      ;
; -0.212 ; limitador:inst29|inst3 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.175      ;
; -0.210 ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.022     ; 1.175      ;
; -0.207 ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.170      ;
; -0.207 ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.170      ;
; -0.207 ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.170      ;
; -0.205 ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.022     ; 1.170      ;
; -0.120 ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.008      ; 1.115      ;
; -0.120 ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.008      ; 1.115      ;
; -0.120 ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.008      ; 1.115      ;
; -0.102 ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.065      ;
; -0.102 ; limitador:inst29|inst4 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.065      ;
; -0.102 ; limitador:inst29|inst4 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.065      ;
; -0.100 ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.022     ; 1.065      ;
; -0.076 ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; -0.146     ; 0.917      ;
; -0.072 ; limitador:inst29|inst5 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.035      ;
; -0.072 ; limitador:inst29|inst5 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.035      ;
; -0.072 ; limitador:inst29|inst5 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.024     ; 1.035      ;
; -0.070 ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; -0.022     ; 1.035      ;
; 0.425  ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.735      ; 1.297      ;
; 0.425  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.735      ; 1.297      ;
; 0.425  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.735      ; 1.297      ;
; 0.646  ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.956      ; 1.297      ;
; 0.646  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.956      ; 1.297      ;
; 0.646  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 0.956      ; 1.297      ;
; 0.648  ; deb:inst5|inst         ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.764      ; 1.103      ;
; 0.648  ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.764      ; 1.103      ;
; 0.648  ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.764      ; 1.103      ;
; 0.742  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 1.352      ; 1.202      ;
; 0.834  ; deb:inst5|inst1        ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.764      ; 0.917      ;
; 0.834  ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.764      ; 0.917      ;
; 0.834  ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 1.000        ; 0.764      ; 0.917      ;
; 1.243  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 1.352      ; 1.201      ;
; 1.652  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 2.262      ; 1.202      ;
; 1.652  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 2.262      ; 1.202      ;
; 1.652  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.500        ; 2.262      ; 1.202      ;
; 2.153  ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 2.262      ; 1.201      ;
; 2.153  ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 2.262      ; 1.201      ;
; 2.153  ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 1.000        ; 2.262      ; 1.201      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'limitador:inst28|inst2'                                                                                                      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -1.581 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.520      ; 1.148      ;
; -1.581 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.520      ; 1.148      ;
; -1.581 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 2.520      ; 1.148      ;
; -1.076 ; limitador:inst26|inst2 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 2.520      ; 1.153      ;
; -1.076 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 2.520      ; 1.153      ;
; -1.076 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 2.520      ; 1.153      ;
; -0.633 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 1.572      ; 1.148      ;
; -0.343 ; deb:inst5|inst1        ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.092      ; 0.853      ;
; -0.343 ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.092      ; 0.853      ;
; -0.343 ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.092      ; 0.853      ;
; -0.290 ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 1.406      ; 1.220      ;
; -0.290 ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 1.406      ; 1.220      ;
; -0.290 ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 1.406      ; 1.220      ;
; -0.232 ; deb:inst5|inst         ; limitador:inst26|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.092      ; 0.964      ;
; -0.232 ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.092      ; 0.964      ;
; -0.232 ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 1.092      ; 0.964      ;
; -0.128 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; -0.500       ; 1.572      ; 1.153      ;
; 0.161  ; limitador:inst26|inst4 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.975      ; 1.220      ;
; 0.161  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.975      ; 1.220      ;
; 0.161  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.975      ; 1.220      ;
; 0.388  ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.496      ; 0.988      ;
; 0.388  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.496      ; 0.988      ;
; 0.388  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.496      ; 0.988      ;
; 0.464  ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.496      ; 1.064      ;
; 0.464  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.496      ; 1.064      ;
; 0.464  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.496      ; 1.064      ;
; 0.605  ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.144      ; 0.853      ;
; 0.658  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.458      ; 1.220      ;
; 0.716  ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 0.000        ; 0.144      ; 0.964      ;
; 0.814  ; limitador:inst29|inst5 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 0.922      ;
; 0.814  ; limitador:inst29|inst5 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 0.922      ;
; 0.814  ; limitador:inst29|inst5 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 0.922      ;
; 0.816  ; limitador:inst29|inst5 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.022      ; 0.922      ;
; 0.867  ; limitador:inst26|inst5 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.037      ; 0.988      ;
; 0.867  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.037      ; 0.988      ;
; 0.867  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.037      ; 0.988      ;
; 0.910  ; limitador:inst29|inst4 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 1.018      ;
; 0.910  ; limitador:inst29|inst4 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 1.018      ;
; 0.910  ; limitador:inst29|inst4 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 1.018      ;
; 0.912  ; limitador:inst29|inst4 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.022      ; 1.018      ;
; 0.933  ; limitador:inst29|inst3 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 1.041      ;
; 0.933  ; limitador:inst29|inst3 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 1.041      ;
; 0.933  ; limitador:inst29|inst3 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 1.041      ;
; 0.935  ; limitador:inst29|inst3 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.022      ; 1.041      ;
; 0.943  ; limitador:inst26|inst3 ; limitador:inst26|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.037      ; 1.064      ;
; 0.943  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.037      ; 1.064      ;
; 0.943  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.037      ; 1.064      ;
; 0.986  ; limitador:inst29|inst2 ; limitador:inst29|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 1.094      ;
; 0.986  ; limitador:inst29|inst2 ; limitador:inst29|inst5 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 1.094      ;
; 0.986  ; limitador:inst29|inst2 ; limitador:inst29|inst3 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.024      ; 1.094      ;
; 0.988  ; limitador:inst29|inst2 ; limitador:inst29|inst2 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.022      ; 1.094      ;
; 1.114  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; 0.022      ; 1.220      ;
; 1.336  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; -0.452     ; 0.988      ;
; 1.412  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 0.000        ; -0.452     ; 1.064      ;
; 1.787  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; -0.883     ; 0.988      ;
; 1.835  ; deb:inst5|inst1        ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.593     ; 0.846      ;
; 1.835  ; deb:inst5|inst1        ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.593     ; 0.846      ;
; 1.835  ; deb:inst5|inst1        ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.593     ; 0.846      ;
; 1.835  ; deb:inst5|inst1        ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.593     ; 0.846      ;
; 1.863  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 0.000        ; -0.883     ; 1.064      ;
; 1.895  ; deb:inst5|inst         ; limitador:inst29|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.593     ; 0.906      ;
; 1.895  ; deb:inst5|inst         ; limitador:inst29|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.593     ; 0.906      ;
; 1.895  ; deb:inst5|inst         ; limitador:inst29|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.593     ; 0.906      ;
; 1.895  ; deb:inst5|inst         ; limitador:inst29|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; -0.500       ; -0.593     ; 0.906      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'limitador:inst26|inst2'                                                                                                      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                   ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+
; -1.295 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 2.254      ; 1.148      ;
; -1.295 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 2.254      ; 1.148      ;
; -0.810 ; limitador:inst26|inst2 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; -0.500       ; 2.254      ; 1.153      ;
; -0.810 ; limitador:inst26|inst2 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; -0.500       ; 2.254      ; 1.153      ;
; -0.347 ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 1.306      ; 1.148      ;
; -0.077 ; deb:inst5|inst1        ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.826      ; 0.853      ;
; -0.077 ; deb:inst5|inst1        ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.826      ; 0.853      ;
; 0.032  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.989      ; 1.230      ;
; 0.032  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.989      ; 1.230      ;
; 0.032  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.989      ; 1.230      ;
; 0.032  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.989      ; 1.230      ;
; 0.034  ; deb:inst5|inst         ; limitador:inst26|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.826      ; 0.964      ;
; 0.034  ; deb:inst5|inst         ; limitador:inst26|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; 0.826      ; 0.964      ;
; 0.138  ; limitador:inst26|inst2 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; -0.500       ; 1.306      ; 1.153      ;
; 0.161  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.975      ; 1.220      ;
; 0.161  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.975      ; 1.220      ;
; 0.214  ; limitador:inst26|inst4 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.902      ; 1.220      ;
; 0.214  ; limitador:inst26|inst4 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.902      ; 1.220      ;
; 0.551  ; limitador:inst28|inst2 ; limitador:inst28|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 0.989      ; 1.249      ;
; 0.551  ; limitador:inst28|inst2 ; limitador:inst28|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 0.989      ; 1.249      ;
; 0.551  ; limitador:inst28|inst2 ; limitador:inst28|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 0.989      ; 1.249      ;
; 0.551  ; limitador:inst28|inst2 ; limitador:inst28|inst2 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; -0.500       ; 0.989      ; 1.249      ;
; 0.867  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.037      ; 0.988      ;
; 0.867  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.037      ; 0.988      ;
; 0.871  ; deb:inst5|inst1        ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.122     ; 0.853      ;
; 0.892  ; limitador:inst26|inst5 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.008     ; 0.988      ;
; 0.892  ; limitador:inst26|inst5 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.008     ; 0.988      ;
; 0.943  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.037      ; 1.064      ;
; 0.943  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.037      ; 1.064      ;
; 0.968  ; limitador:inst26|inst3 ; limitador:inst26|inst3 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.008     ; 1.064      ;
; 0.968  ; limitador:inst26|inst3 ; limitador:inst26|inst5 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.008     ; 1.064      ;
; 0.982  ; deb:inst5|inst         ; limitador:inst26|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 0.000        ; -0.122     ; 0.964      ;
; 1.114  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.022      ; 1.220      ;
; 1.162  ; limitador:inst26|inst4 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.046     ; 1.220      ;
; 1.175  ; limitador:inst28|inst4 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 1.283      ;
; 1.175  ; limitador:inst28|inst4 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 1.283      ;
; 1.175  ; limitador:inst28|inst4 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 1.283      ;
; 1.177  ; limitador:inst28|inst4 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.022      ; 1.283      ;
; 1.210  ; limitador:inst28|inst5 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 1.318      ;
; 1.210  ; limitador:inst28|inst5 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 1.318      ;
; 1.210  ; limitador:inst28|inst5 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 1.318      ;
; 1.212  ; limitador:inst28|inst5 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.022      ; 1.318      ;
; 1.218  ; limitador:inst28|inst3 ; limitador:inst28|inst5 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 1.326      ;
; 1.218  ; limitador:inst28|inst3 ; limitador:inst28|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 1.326      ;
; 1.218  ; limitador:inst28|inst3 ; limitador:inst28|inst2 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.024      ; 1.326      ;
; 1.220  ; limitador:inst28|inst3 ; limitador:inst28|inst3 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; 0.022      ; 1.326      ;
; 1.694  ; deb:inst5|inst         ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.439     ; 0.859      ;
; 1.694  ; deb:inst5|inst         ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.439     ; 0.859      ;
; 1.694  ; deb:inst5|inst         ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.439     ; 0.859      ;
; 1.694  ; deb:inst5|inst         ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.439     ; 0.859      ;
; 1.778  ; deb:inst5|inst1        ; limitador:inst28|inst3 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.439     ; 0.943      ;
; 1.778  ; deb:inst5|inst1        ; limitador:inst28|inst5 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.439     ; 0.943      ;
; 1.778  ; deb:inst5|inst1        ; limitador:inst28|inst4 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.439     ; 0.943      ;
; 1.778  ; deb:inst5|inst1        ; limitador:inst28|inst2 ; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; -0.500       ; -0.439     ; 0.943      ;
; 1.787  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.883     ; 0.988      ;
; 1.840  ; limitador:inst26|inst5 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.956     ; 0.988      ;
; 1.863  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.883     ; 1.064      ;
; 1.916  ; limitador:inst26|inst3 ; limitador:inst26|inst4 ; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 0.000        ; -0.956     ; 1.064      ;
+--------+------------------------+------------------------+--------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]   ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]  ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[10] ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[11] ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[12] ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[13] ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[14] ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[15] ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[8]  ;
; 0.004  ; 0.188        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[9]  ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[10]  ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[11]  ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[12]  ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[2]   ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[3]   ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[4]   ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[5]   ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[6]   ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[7]   ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[8]   ;
; 0.021  ; 0.205        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[9]   ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[1]  ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[2]  ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[3]  ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[4]  ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[5]  ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[6]  ;
; 0.027  ; 0.211        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[7]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[13]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[14]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[15]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[16]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[17]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[18]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[19]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[1]   ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[20]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[21]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[22]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[23]  ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[24]  ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                  ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                  ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                              ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                                ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                                  ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                                 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                                 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                                 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                                 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                                 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                                 ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                  ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                  ;
; 0.199  ; 0.199        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                                 ;
; 0.199  ; 0.199        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                                 ;
; 0.199  ; 0.199        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                                 ;
; 0.199  ; 0.199        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                  ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'limitador:inst28|inst2'                                                        ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst5  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst5  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst2  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst3  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst4  ;
; 0.141  ; 0.325        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst4  ;
; 0.182  ; 0.398        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst2  ;
; 0.182  ; 0.398        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst3  ;
; 0.182  ; 0.398        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst2  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst3  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst4  ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst5  ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.319  ; 0.319        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst2  ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst3  ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst4  ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; limitador:inst29|inst5  ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27|combout          ;
; 0.340  ; 0.340        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27|combout          ;
; 0.355  ; 0.355        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst28|inst99|combout   ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst9~2|combout         ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst28|inst99|datad     ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst9~2|datad           ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst10~0|combout        ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst8~0|combout         ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst10~0|datad          ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst8~0|datad           ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27|datab            ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst9~3|combout         ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27|datad            ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst9~3|datab           ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst27|datad            ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst2|clk        ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst3|clk        ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst4|clk        ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst29|inst5|clk        ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst9~3|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst28|inst2|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst28|inst2|q          ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst27|datab            ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst2|clk        ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst3|clk        ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst4|clk        ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst29|inst5|clk        ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst9~3|datab           ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst10~0|datad          ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Fall       ; inst8~0|datad           ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst10~0|combout        ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Rise       ; inst8~0|combout         ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst28|inst99|datad     ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; limitador:inst28|inst2 ; Rise       ; inst9~2|datad           ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst28|inst99|combout   ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; limitador:inst28|inst2 ; Fall       ; inst9~2|combout         ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'limitador:inst26|inst2'                                                        ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst5  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst3  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst4  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst5  ;
; 0.075  ; 0.259        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst3  ;
; 0.075  ; 0.259        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.122  ; 0.306        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst4  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst4  ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst3  ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; limitador:inst26|inst5  ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst2  ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst3  ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst4  ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst5  ;
; 0.279  ; 0.279        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.279  ; 0.279        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.302  ; 0.302        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27|combout          ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst2  ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst3  ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst4  ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; limitador:inst28|inst5  ;
; 0.367  ; 0.367        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27|combout          ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst4|clk        ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|inclk[0] ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27~clkctrl|outclk   ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|clk        ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst3|clk        ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst5|clk        ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst26|inst99|combout   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst99|datab     ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst9~1|datac           ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst9~1|combout         ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27|datab            ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst9~3|combout         ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst9~3|datad           ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst27|datad            ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst8~0|datad           ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst10~0|datad          ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst2|clk        ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst3|clk        ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst4|clk        ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Fall       ; inst28|inst5|clk        ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst8~0|combout         ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst10~0|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Rise       ; inst26|inst2|q          ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst10~0|combout        ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst8~0|combout         ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst2|clk        ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst3|clk        ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst4|clk        ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst28|inst5|clk        ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst10~0|datad          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst8~0|datad           ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27|datad            ;
; 0.521  ; 0.521        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst9~3|datad           ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst9~3|combout         ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst27|datab            ;
; 0.538  ; 0.538        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst9~1|combout         ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst9~1|datac           ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; limitador:inst26|inst2 ; Rise       ; inst26|inst99|datab     ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; limitador:inst26|inst2 ; Fall       ; inst26|inst99|combout   ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|inst2'                                                              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst1               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst1               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|inst2 ; Rise       ; seletor:inst22|inst2          ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst                ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst1               ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; seletor:inst22|inst2          ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst1               ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst1               ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst4|inst                ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst                ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; deb:inst5|inst1               ;
; 0.369  ; 0.585        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; seletor:inst22|inst2          ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst22|inst2|clk              ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst1|clk               ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst|clk                ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst1|clk               ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|inclk[0] ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2|q                ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|inclk[0] ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst19|inst2~clkctrl|outclk   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst1|clk               ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst4|inst|clk                ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst1|clk               ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst5|inst|clk                ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|inst2 ; Rise       ; inst22|inst2|clk              ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]'                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                  ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; divisor_de_clock:inst20|inst1                                                        ;
; -0.514 ; -0.330       ; 0.184          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; divisor_de_clock:inst20|inst1                                                        ;
; -0.341 ; -0.125       ; 0.216          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; divisor_de_clock:inst20|inst1                                                        ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst1|clk                                                                     ;
; -0.260 ; -0.260       ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.189 ; -0.189       ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.119 ; -0.119       ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst1|clk                                                                     ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~7|datad   ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~7|combout ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cin             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cout            ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cin             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cout            ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cin             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cout            ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cin             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cout            ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cin             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cout            ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|cin           ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|datab            ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|combout       ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|combout       ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cin             ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cout            ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cin             ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cout            ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cin             ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cout            ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cin             ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cout            ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cin             ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24|cout            ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Rise       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24~0|cin           ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] ; Fall       ; inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                   ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; Divisor_de_clock2:inst19|inst2                                                       ;
; -0.153 ; 0.031        ; 0.184          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; Divisor_de_clock2:inst19|inst2                                                       ;
; 0.027  ; 0.027        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst2|clk                                                                     ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; Divisor_de_clock2:inst19|inst2                                                       ;
; 0.061  ; 0.061        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.234  ; 0.234        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.267  ; 0.267        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst2|clk                                                                     ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|dataa                   ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|combout       ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|cin           ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|datad   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|combout ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|datad   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|combout ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|cin           ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Fall       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|combout ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~3|datad   ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15~0|combout       ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|combout ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~4|datad   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; Rise       ; inst19|inst|LPM_COUNTER_component|auto_generated|cout_actual|dataa                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'deb:inst4|inst'                                                    ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target              ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; deb:inst4|inst ; Rise       ; inst                ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst                ;
; 0.363  ; 0.579        ; 0.216          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst                ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst4|inst3|datad   ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst4|inst3|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst4|inst|q        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; deb:inst4|inst ; Rise       ; inst4|inst|q        ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst4|inst3|combout ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst4|inst3|datad   ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; deb:inst4|inst ; Rise       ; inst|clk            ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'seletor:inst22|inst2'                                                     ;
+--------+--------------+----------------+------------------+----------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; seletor:inst22|inst2 ; Rise       ; seletor:inst22|inst3 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; seletor:inst22|inst2 ; Rise       ; seletor:inst22|inst3 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; seletor:inst22|inst2 ; Rise       ; seletor:inst22|inst3 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; seletor:inst22|inst2 ; Rise       ; inst22|inst3|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; seletor:inst22|inst2 ; Rise       ; inst22|inst2|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; seletor:inst22|inst2 ; Rise       ; inst22|inst2|q       ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; seletor:inst22|inst2 ; Rise       ; inst22|inst3|clk     ;
+--------+--------------+----------------+------------------+----------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; ini_parar_rein ; Divisor_de_clock2:inst19|inst2 ; -0.453 ; -0.136 ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; reset          ; Divisor_de_clock2:inst19|inst2 ; -0.277 ; 0.031  ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; modo           ; limitador:inst26|inst2         ; 0.244  ; 0.544  ; Rise       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst26|inst2         ; 0.547  ; 0.854  ; Fall       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst28|inst2         ; 0.006  ; 0.306  ; Rise       ; limitador:inst28|inst2         ;
; modo           ; limitador:inst28|inst2         ; 0.526  ; 0.845  ; Fall       ; limitador:inst28|inst2         ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; ini_parar_rein ; Divisor_de_clock2:inst19|inst2 ; 0.638  ; 0.312  ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; reset          ; Divisor_de_clock2:inst19|inst2 ; 0.457  ; 0.146  ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; modo           ; limitador:inst26|inst2         ; 1.303  ; 0.988  ; Rise       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst26|inst2         ; -0.289 ; -0.590 ; Fall       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst28|inst2         ; 1.569  ; 1.254  ; Rise       ; limitador:inst28|inst2         ;
; modo           ; limitador:inst28|inst2         ; -0.126 ; -0.439 ; Fall       ; limitador:inst28|inst2         ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; 7seg_a    ; limitador:inst26|inst2 ; 7.232 ; 6.995 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 6.182 ; 6.110 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 6.648 ; 6.529 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 6.804 ; 6.647 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 6.693 ; 6.548 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 6.965 ; 6.791 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 7.214 ; 7.047 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst26|inst2 ; 6.092 ; 5.856 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 5.201 ; 5.090 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 5.392 ; 5.186 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 5.594 ; 5.383 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 5.744 ; 5.550 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 6.077 ; 5.923 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 5.823 ; 5.616 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 7.498 ; 7.261 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 6.448 ; 6.376 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 6.914 ; 6.795 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 7.070 ; 6.913 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 6.959 ; 6.814 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 7.231 ; 7.057 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 7.480 ; 7.313 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 5.600 ; 5.367 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 4.998 ; 4.948 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 5.815 ; 5.571 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 5.722 ; 5.547 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 5.297 ; 5.185 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 5.508 ; 5.280 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 5.726 ; 5.557 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_1    ; seletor:inst22|inst2   ; 4.136 ; 4.009 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ; 4.039 ; 3.792 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 5.165 ; 4.854 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 5.089 ; 4.850 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 4.191 ; 4.095 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 5.168 ; 4.793 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 4.906 ; 4.632 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 4.985 ; 4.638 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 5.551 ; 5.274 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 5.282 ; 5.085 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_1    ; seletor:inst22|inst2   ; 3.472 ;       ; Fall       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ;       ; 3.157 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 4.421 ;       ; Fall       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 4.414 ; 4.108 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 3.440 ; 2.815 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 3.900 ; 4.158 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 4.162 ; 3.274 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 3.719 ; 4.003 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 4.887 ; 4.064 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 4.509 ; 3.985 ; Fall       ; seletor:inst22|inst2   ;
+-----------+------------------------+-------+-------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; 7seg_a    ; limitador:inst26|inst2 ; 4.959 ; 4.680 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 4.491 ; 4.361 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 4.926 ; 3.529 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 4.910 ; 4.930 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 3.664 ; 5.435 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 3.764 ; 4.747 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 4.740 ; 4.696 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst26|inst2 ; 5.072 ; 4.810 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 4.342 ; 4.234 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 3.824 ; 4.675 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 4.534 ; 4.344 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 4.864 ; 3.429 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 5.217 ; 3.631 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 4.877 ; 4.683 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 4.513 ; 4.255 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 3.201 ; 3.030 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 5.164 ; 3.965 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 3.650 ; 3.465 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 3.979 ; 5.673 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 4.332 ; 4.985 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 3.992 ; 4.934 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 4.605 ; 4.354 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 3.193 ; 3.037 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 4.292 ; 4.778 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 3.725 ; 3.520 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 4.675 ; 3.802 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 4.576 ; 4.130 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 4.736 ; 3.856 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_1    ; seletor:inst22|inst2   ; 3.983 ; 3.126 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ; 3.183 ; 3.653 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 5.011 ; 4.027 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 3.931 ; 3.071 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 2.778 ; 2.776 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 4.043 ; 3.212 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 3.293 ; 3.440 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 3.867 ; 3.064 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 4.072 ; 3.214 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 4.005 ; 3.094 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_1    ; seletor:inst22|inst2   ; 3.352 ;       ; Fall       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ;       ; 3.050 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 4.304 ;       ; Fall       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 3.296 ; 3.944 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 2.937 ; 2.722 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 3.455 ; 3.991 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 3.711 ; 3.162 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 3.280 ; 3.842 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 3.441 ; 3.872 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 3.291 ; 3.838 ; Fall       ; seletor:inst22|inst2   ;
+-----------+------------------------+-------+-------+------------+------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                         ; -4.140   ; -1.681  ; -3.593   ; -2.746  ; -3.000              ;
;  Divisor_de_clock2:inst19|inst2                                                                                          ; 0.073    ; -0.161  ; N/A      ; N/A     ; -1.000              ;
;  Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.258    ; -0.898  ; N/A      ; N/A     ; -1.000              ;
;  clk                                                                                                                     ; -4.140   ; -1.681  ; N/A      ; N/A     ; -3.000              ;
;  deb:inst4|inst                                                                                                          ; 0.318    ; 0.208   ; N/A      ; N/A     ; -1.000              ;
;  divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; -1.000   ; 0.208   ; N/A      ; N/A     ; -1.000              ;
;  limitador:inst26|inst2                                                                                                  ; -2.745   ; -1.107  ; -3.593   ; -2.283  ; -1.000              ;
;  limitador:inst28|inst2                                                                                                  ; -2.271   ; -1.570  ; -3.119   ; -2.746  ; -1.000              ;
;  seletor:inst22|inst2                                                                                                    ; 0.318    ; 0.208   ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                                          ; -151.926 ; -49.128 ; -34.211  ; -14.583 ; -74.045             ;
;  Divisor_de_clock2:inst19|inst2                                                                                          ; 0.000    ; -0.161  ; N/A      ; N/A     ; -5.000              ;
;  Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.000    ; -0.898  ; N/A      ; N/A     ; -2.047              ;
;  clk                                                                                                                     ; -141.865 ; -39.330 ; N/A      ; N/A     ; -44.129             ;
;  deb:inst4|inst                                                                                                          ; 0.000    ; 0.000   ; N/A      ; N/A     ; -1.000              ;
;  divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; -1.000   ; 0.000   ; N/A      ; N/A     ; -5.902              ;
;  limitador:inst26|inst2                                                                                                  ; -5.398   ; -3.676  ; -16.455  ; -5.224  ; -7.032              ;
;  limitador:inst28|inst2                                                                                                  ; -3.663   ; -5.063  ; -17.756  ; -9.359  ; -8.064              ;
;  seletor:inst22|inst2                                                                                                    ; 0.000    ; 0.000   ; N/A      ; N/A     ; -1.000              ;
+--------------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; ini_parar_rein ; Divisor_de_clock2:inst19|inst2 ; -0.453 ; -0.136 ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; reset          ; Divisor_de_clock2:inst19|inst2 ; -0.277 ; 0.031  ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; modo           ; limitador:inst26|inst2         ; 0.365  ; 0.544  ; Rise       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst26|inst2         ; 0.917  ; 1.065  ; Fall       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst28|inst2         ; 0.006  ; 0.306  ; Rise       ; limitador:inst28|inst2         ;
; modo           ; limitador:inst28|inst2         ; 0.861  ; 1.018  ; Fall       ; limitador:inst28|inst2         ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port      ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+
; ini_parar_rein ; Divisor_de_clock2:inst19|inst2 ; 1.135  ; 0.988  ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; reset          ; Divisor_de_clock2:inst19|inst2 ; 0.793  ; 0.626  ; Rise       ; Divisor_de_clock2:inst19|inst2 ;
; modo           ; limitador:inst26|inst2         ; 2.357  ; 2.225  ; Rise       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst26|inst2         ; -0.289 ; -0.545 ; Fall       ; limitador:inst26|inst2         ;
; modo           ; limitador:inst28|inst2         ; 2.800  ; 2.668  ; Rise       ; limitador:inst28|inst2         ;
; modo           ; limitador:inst28|inst2         ; -0.126 ; -0.278 ; Fall       ; limitador:inst28|inst2         ;
+----------------+--------------------------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; 7seg_a    ; limitador:inst26|inst2 ; 12.208 ; 12.202 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 10.696 ; 10.658 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 11.355 ; 11.270 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 11.617 ; 11.510 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 11.344 ; 11.384 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 11.920 ; 11.880 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 12.367 ; 12.332 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst26|inst2 ; 10.194 ; 10.184 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 8.789  ; 8.895  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 9.091  ; 9.020  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 9.081  ; 9.020  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 9.587  ; 9.584  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 10.307 ; 10.259 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 9.798  ; 9.766  ; Fall       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 12.651 ; 12.645 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 11.139 ; 11.101 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 11.798 ; 11.713 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 12.060 ; 11.953 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 11.787 ; 11.827 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 12.363 ; 12.323 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 12.810 ; 12.775 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 9.341  ; 9.273  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 8.612  ; 8.640  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 9.729  ; 9.609  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 9.705  ; 9.638  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 8.969  ; 8.923  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 9.208  ; 9.132  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 9.736  ; 9.755  ; Fall       ; limitador:inst28|inst2 ;
; 7seg_1    ; seletor:inst22|inst2   ; 6.851  ; 6.831  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ; 6.649  ; 6.499  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 8.261  ; 8.028  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 8.465  ; 8.435  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 7.167  ; 7.127  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 8.552  ; 8.342  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 8.168  ; 7.994  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 8.226  ; 8.071  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 9.327  ; 9.285  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 8.917  ; 8.880  ; Rise       ; seletor:inst22|inst2   ;
; 7seg_1    ; seletor:inst22|inst2   ; 5.604  ;        ; Fall       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ;        ; 5.315  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 6.937  ;        ; Fall       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 7.218  ; 7.113  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 5.759  ; 4.849  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 6.388  ; 7.158  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 6.844  ; 5.548  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 6.066  ; 6.887  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 8.080  ; 7.022  ; Fall       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 7.480  ; 6.955  ; Fall       ; seletor:inst22|inst2   ;
+-----------+------------------------+--------+--------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; 7seg_a    ; limitador:inst26|inst2 ; 4.959 ; 4.680 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 4.491 ; 4.361 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 4.926 ; 3.529 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 4.910 ; 4.930 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 3.664 ; 5.435 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 3.764 ; 4.747 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 4.740 ; 4.696 ; Rise       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst26|inst2 ; 5.072 ; 4.810 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_b    ; limitador:inst26|inst2 ; 4.342 ; 4.234 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_c    ; limitador:inst26|inst2 ; 3.824 ; 4.675 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_d    ; limitador:inst26|inst2 ; 4.534 ; 4.344 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_e    ; limitador:inst26|inst2 ; 4.864 ; 3.429 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_f    ; limitador:inst26|inst2 ; 5.217 ; 3.631 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_g    ; limitador:inst26|inst2 ; 4.877 ; 4.683 ; Fall       ; limitador:inst26|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 4.513 ; 4.255 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 3.201 ; 3.030 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 5.164 ; 3.965 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 3.650 ; 3.465 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 3.979 ; 5.673 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 4.332 ; 4.985 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 3.992 ; 4.934 ; Rise       ; limitador:inst28|inst2 ;
; 7seg_a    ; limitador:inst28|inst2 ; 4.605 ; 4.354 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_b    ; limitador:inst28|inst2 ; 3.193 ; 3.037 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_c    ; limitador:inst28|inst2 ; 4.292 ; 4.778 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_d    ; limitador:inst28|inst2 ; 3.725 ; 3.520 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_e    ; limitador:inst28|inst2 ; 4.675 ; 3.802 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_f    ; limitador:inst28|inst2 ; 4.576 ; 4.130 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_g    ; limitador:inst28|inst2 ; 4.736 ; 3.856 ; Fall       ; limitador:inst28|inst2 ;
; 7seg_1    ; seletor:inst22|inst2   ; 3.983 ; 3.126 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ; 3.183 ; 3.653 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 5.011 ; 4.027 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 3.931 ; 3.071 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 2.778 ; 2.776 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 4.043 ; 3.212 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 3.293 ; 3.440 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 3.867 ; 3.064 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 4.072 ; 3.214 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 4.005 ; 3.094 ; Rise       ; seletor:inst22|inst2   ;
; 7seg_1    ; seletor:inst22|inst2   ; 3.352 ;       ; Fall       ; seletor:inst22|inst2   ;
; 7seg_2    ; seletor:inst22|inst2   ;       ; 3.050 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_3    ; seletor:inst22|inst2   ; 4.304 ;       ; Fall       ; seletor:inst22|inst2   ;
; 7seg_a    ; seletor:inst22|inst2   ; 3.296 ; 3.944 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_b    ; seletor:inst22|inst2   ; 2.937 ; 2.722 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_c    ; seletor:inst22|inst2   ; 3.455 ; 3.991 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_d    ; seletor:inst22|inst2   ; 3.711 ; 3.162 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_e    ; seletor:inst22|inst2   ; 3.280 ; 3.842 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_f    ; seletor:inst22|inst2   ; 3.441 ; 3.872 ; Fall       ; seletor:inst22|inst2   ;
; 7seg_g    ; seletor:inst22|inst2   ; 3.291 ; 3.838 ; Fall       ; seletor:inst22|inst2   ;
+-----------+------------------------+-------+-------+------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; 7seg_1        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_3        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_a        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_b        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_c        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_g        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_e        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_f        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_d        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; modo                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ini_parar_rein          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; 7seg_1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; 7seg_2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; 7seg_3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; 7seg_a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; 7seg_b        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; 7seg_c        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; 7seg_g        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; 7seg_e        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; 7seg_f        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; 7seg_d        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; 7seg_1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; 7seg_a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_b        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_c        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_g        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_e        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_f        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_d        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; 7seg_1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; 7seg_a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_b        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_c        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_g        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_e        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_f        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_d        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                              ; To Clock                                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                     ; clk                                                                                                                     ; 2100     ; 0        ; 0        ; 0        ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk                                                                                                                     ; 48       ; 48       ; 0        ; 0        ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk                                                                                                                     ; 75       ; 75       ; 0        ; 0        ;
; deb:inst4|inst                                                                                                          ; deb:inst4|inst                                                                                                          ; 1        ; 0        ; 0        ; 0        ;
; deb:inst4|inst                                                                                                          ; Divisor_de_clock2:inst19|inst2                                                                                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; Divisor_de_clock2:inst19|inst2                                                                                          ; 1        ; 0        ; 0        ; 0        ;
; seletor:inst22|inst2                                                                                                    ; Divisor_de_clock2:inst19|inst2                                                                                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; 1        ; 0        ; 0        ; 0        ;
; limitador:inst26|inst2                                                                                                  ; limitador:inst26|inst2                                                                                                  ; 9        ; 3        ; 0        ; 6        ;
; limitador:inst28|inst2                                                                                                  ; limitador:inst26|inst2                                                                                                  ; 6        ; 0        ; 4        ; 4        ;
; limitador:inst26|inst2                                                                                                  ; limitador:inst28|inst2                                                                                                  ; 10       ; 4        ; 0        ; 0        ;
; limitador:inst28|inst2                                                                                                  ; limitador:inst28|inst2                                                                                                  ; 6        ; 0        ; 0        ; 10       ;
; seletor:inst22|inst2                                                                                                    ; seletor:inst22|inst2                                                                                                    ; 1        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                              ; To Clock                                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                     ; clk                                                                                                                     ; 2100     ; 0        ; 0        ; 0        ;
; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; clk                                                                                                                     ; 48       ; 48       ; 0        ; 0        ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; clk                                                                                                                     ; 75       ; 75       ; 0        ; 0        ;
; deb:inst4|inst                                                                                                          ; deb:inst4|inst                                                                                                          ; 1        ; 0        ; 0        ; 0        ;
; deb:inst4|inst                                                                                                          ; Divisor_de_clock2:inst19|inst2                                                                                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; Divisor_de_clock2:inst19|inst2                                                                                          ; 1        ; 0        ; 0        ; 0        ;
; seletor:inst22|inst2                                                                                                    ; Divisor_de_clock2:inst19|inst2                                                                                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor_de_clock2:inst19|inst2                                                                                          ; Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]  ; 1        ; 0        ; 0        ; 0        ;
; limitador:inst26|inst2                                                                                                  ; limitador:inst26|inst2                                                                                                  ; 9        ; 3        ; 0        ; 6        ;
; limitador:inst28|inst2                                                                                                  ; limitador:inst26|inst2                                                                                                  ; 6        ; 0        ; 4        ; 4        ;
; limitador:inst26|inst2                                                                                                  ; limitador:inst28|inst2                                                                                                  ; 10       ; 4        ; 0        ; 0        ;
; limitador:inst28|inst2                                                                                                  ; limitador:inst28|inst2                                                                                                  ; 6        ; 0        ; 0        ; 10       ;
; seletor:inst22|inst2                                                                                                    ; seletor:inst22|inst2                                                                                                    ; 1        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+--------------------------------+------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+------------------------+----------+----------+----------+----------+
; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 6        ; 0        ; 8        ; 0        ;
; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 12       ; 3        ; 0        ; 12       ;
; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 9        ; 0        ; 4        ; 4        ;
; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 8        ; 0        ; 8        ; 0        ;
; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 16       ; 4        ; 0        ; 0        ;
; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 12       ; 0        ; 0        ; 16       ;
+--------------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+--------------------------------+------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+------------------------+----------+----------+----------+----------+
; Divisor_de_clock2:inst19|inst2 ; limitador:inst26|inst2 ; 6        ; 0        ; 8        ; 0        ;
; limitador:inst26|inst2         ; limitador:inst26|inst2 ; 12       ; 3        ; 0        ; 12       ;
; limitador:inst28|inst2         ; limitador:inst26|inst2 ; 9        ; 0        ; 4        ; 4        ;
; Divisor_de_clock2:inst19|inst2 ; limitador:inst28|inst2 ; 8        ; 0        ; 8        ; 0        ;
; limitador:inst26|inst2         ; limitador:inst28|inst2 ; 16       ; 4        ; 0        ; 0        ;
; limitador:inst28|inst2         ; limitador:inst28|inst2 ; 12       ; 0        ; 0        ; 16       ;
+--------------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 104   ; 104  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Oct 19 20:11:03 2021
Info: Command: quartus_sta Projeto1 -c Projeto1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name Divisor_de_clock2:inst19|inst2 Divisor_de_clock2:inst19|inst2
    Info (332105): create_clock -period 1.000 -name Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name seletor:inst22|inst2 seletor:inst22|inst2
    Info (332105): create_clock -period 1.000 -name limitador:inst26|inst2 limitador:inst26|inst2
    Info (332105): create_clock -period 1.000 -name limitador:inst28|inst2 limitador:inst28|inst2
    Info (332105): create_clock -period 1.000 -name deb:inst4|inst deb:inst4|inst
    Info (332105): create_clock -period 1.000 -name divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0]
Warning (332191): Clock target limitador:inst26|inst2 of clock limitador:inst26|inst2 is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.140
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.140      -141.865 clk 
    Info (332119):    -2.745        -5.398 limitador:inst26|inst2 
    Info (332119):    -2.271        -3.663 limitador:inst28|inst2 
    Info (332119):    -1.000        -1.000 divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.073         0.000 Divisor_de_clock2:inst19|inst2 
    Info (332119):     0.258         0.000 Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.318         0.000 deb:inst4|inst 
    Info (332119):     0.318         0.000 seletor:inst22|inst2 
Info (332146): Worst-case hold slack is -1.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.681       -39.330 clk 
    Info (332119):    -1.570        -5.063 limitador:inst28|inst2 
    Info (332119):    -1.107        -3.676 limitador:inst26|inst2 
    Info (332119):    -0.898        -0.898 Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.161        -0.161 Divisor_de_clock2:inst19|inst2 
    Info (332119):     0.385         0.000 deb:inst4|inst 
    Info (332119):     0.385         0.000 divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.385         0.000 seletor:inst22|inst2 
Info (332146): Worst-case recovery slack is -3.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.593       -16.455 limitador:inst26|inst2 
    Info (332119):    -3.119       -17.756 limitador:inst28|inst2 
Info (332146): Worst-case removal slack is -2.746
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.746        -9.359 limitador:inst28|inst2 
    Info (332119):    -2.283        -5.224 limitador:inst26|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -44.000 clk 
    Info (332119):    -1.000        -8.064 limitador:inst28|inst2 
    Info (332119):    -1.000        -7.032 limitador:inst26|inst2 
    Info (332119):    -1.000        -5.902 divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -5.000 Divisor_de_clock2:inst19|inst2 
    Info (332119):    -1.000        -2.047 Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -1.000 deb:inst4|inst 
    Info (332119):    -1.000        -1.000 seletor:inst22|inst2 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target limitador:inst26|inst2 of clock limitador:inst26|inst2 is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.588
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.588      -121.208 clk 
    Info (332119):    -2.360        -4.210 limitador:inst26|inst2 
    Info (332119):    -1.939        -2.873 limitador:inst28|inst2 
    Info (332119):    -0.678        -0.678 divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.152         0.000 Divisor_de_clock2:inst19|inst2 
    Info (332119):     0.292         0.000 Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.398         0.000 deb:inst4|inst 
    Info (332119):     0.398         0.000 seletor:inst22|inst2 
Info (332146): Worst-case hold slack is -1.568
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.568       -38.376 clk 
    Info (332119):    -1.343        -4.385 limitador:inst28|inst2 
    Info (332119):    -0.929        -3.250 limitador:inst26|inst2 
    Info (332119):    -0.782        -0.782 Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.108        -0.108 Divisor_de_clock2:inst19|inst2 
    Info (332119):     0.341         0.000 deb:inst4|inst 
    Info (332119):     0.341         0.000 divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.341         0.000 seletor:inst22|inst2 
Info (332146): Worst-case recovery slack is -3.122
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.122       -14.240 limitador:inst26|inst2 
    Info (332119):    -2.701       -15.263 limitador:inst28|inst2 
Info (332146): Worst-case removal slack is -2.469
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.469        -8.419 limitador:inst28|inst2 
    Info (332119):    -2.055        -4.708 limitador:inst26|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -44.000 clk 
    Info (332119):    -1.000        -8.001 limitador:inst28|inst2 
    Info (332119):    -1.000        -7.000 limitador:inst26|inst2 
    Info (332119):    -1.000        -5.000 Divisor_de_clock2:inst19|inst2 
    Info (332119):    -1.000        -4.634 divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -1.532 Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -1.000 deb:inst4|inst 
    Info (332119):    -1.000        -1.000 seletor:inst22|inst2 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target limitador:inst26|inst2 of clock limitador:inst26|inst2 is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst19|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst20|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.008
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.008       -63.944 clk 
    Info (332119):    -1.134        -1.464 limitador:inst26|inst2 
    Info (332119):    -0.851        -0.870 limitador:inst28|inst2 
    Info (332119):    -0.164        -0.164 divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.212         0.000 Divisor_de_clock2:inst19|inst2 
    Info (332119):     0.303         0.000 Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.626         0.000 deb:inst4|inst 
    Info (332119):     0.626         0.000 seletor:inst22|inst2 
Info (332146): Worst-case hold slack is -1.032
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.032       -24.840 clk 
    Info (332119):    -0.870        -2.833 limitador:inst28|inst2 
    Info (332119):    -0.584        -1.900 limitador:inst26|inst2 
    Info (332119):    -0.494        -0.494 Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.107        -0.107 Divisor_de_clock2:inst19|inst2 
    Info (332119):     0.208         0.000 deb:inst4|inst 
    Info (332119):     0.208         0.000 divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.208         0.000 seletor:inst22|inst2 
Info (332146): Worst-case recovery slack is -1.626
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.626        -7.298 limitador:inst26|inst2 
    Info (332119):    -1.343        -7.606 limitador:inst28|inst2 
Info (332146): Worst-case removal slack is -1.581
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.581        -5.376 limitador:inst28|inst2 
    Info (332119):    -1.295        -2.937 limitador:inst26|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -44.129 clk 
    Info (332119):    -1.000        -8.000 limitador:inst28|inst2 
    Info (332119):    -1.000        -7.000 limitador:inst26|inst2 
    Info (332119):    -1.000        -5.000 Divisor_de_clock2:inst19|inst2 
    Info (332119):    -1.000        -2.757 divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_euj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -1.153 Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000        -1.000 deb:inst4|inst 
    Info (332119):    -1.000        -1.000 seletor:inst22|inst2 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4616 megabytes
    Info: Processing ended: Tue Oct 19 20:11:23 2021
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:05


