<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Feb 25 21:34:25 2020" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010i" NAME="bd_0" PACKAGE="clg225" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_INPUT_r_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_INPUT_r_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_INPUT_r_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_INPUT_r_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_INPUT_r_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_INPUT_r_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_INPUT_r_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_INPUT_r_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_INPUT_r_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_INPUT_r_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_INPUT_r_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_INPUT_r_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_INPUT_r_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_INPUT_r_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_INPUT_r_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_INPUT_r_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_INPUT_r_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_INPUT_r_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_INPUT_r_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_INPUT_r_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_INPUT_r_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_INPUT_r_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_INPUT_r_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_INPUT_r_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_INPUT_r_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_INPUT_r_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_INPUT_r_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_INPUT_r_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_INPUT_r_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_OUTPUT_r_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_OUTPUT_r_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_OUTPUT_r_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_OUTPUT_r_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_OUTPUT_r_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_OUTPUT_r_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_OUTPUT_r_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_OUTPUT_r_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_OUTPUT_r_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_OUTPUT_r_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_OUTPUT_r_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_OUTPUT_r_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_OUTPUT_r_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_OUTPUT_r_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_OUTPUT_r_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_OUTPUT_r_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_OUTPUT_r_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_OUTPUT_r_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_OUTPUT_r_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_OUTPUT_r_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_OUTPUT_r_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_OUTPUT_r_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_OUTPUT_r_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_OUTPUT_r_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_OUTPUT_r_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_OUTPUT_r_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_OUTPUT_r_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_OUTPUT_r_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_OUTPUT_r_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axi_CONTROL_BUS_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_CONTROL_BUS_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_CONTROL_BUS_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_CONTROL_BUS_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_CONTROL_BUS_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_CONTROL_BUS_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_CONTROL_BUS_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_CONTROL_BUS_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_CONTROL_BUS_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_CONTROL_BUS_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axi_CONTROL_BUS_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_CONTROL_BUS_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_CONTROL_BUS_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_CONTROL_BUS_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_CONTROL_BUS_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_CONTROL_BUS_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_CONTROL_BUS_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CONTROL_BUS_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_INPUT_r" DATAWIDTH="32" NAME="m_axi_INPUT_r" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_INPUT_r_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_INPUT_r_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_INPUT_r_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_INPUT_r_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_INPUT_r_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_INPUT_r_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_INPUT_r_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_INPUT_r_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_INPUT_r_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_INPUT_r_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_INPUT_r_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_INPUT_r_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_INPUT_r_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_INPUT_r_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_INPUT_r_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_INPUT_r_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_INPUT_r_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_INPUT_r_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_INPUT_r_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_INPUT_r_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_INPUT_r_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_INPUT_r_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_INPUT_r_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_INPUT_r_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_INPUT_r_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_INPUT_r_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_INPUT_r_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_INPUT_r_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_INPUT_r_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_INPUT_r_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_INPUT_r_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_INPUT_r_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_INPUT_r_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_INPUT_r_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_INPUT_r_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_OUTPUT_r" DATAWIDTH="32" NAME="m_axi_OUTPUT_r" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_OUTPUT_r_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_OUTPUT_r_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_OUTPUT_r_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_OUTPUT_r_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_OUTPUT_r_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_OUTPUT_r_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_OUTPUT_r_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_OUTPUT_r_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_OUTPUT_r_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_OUTPUT_r_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_OUTPUT_r_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_OUTPUT_r_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_OUTPUT_r_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_OUTPUT_r_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_OUTPUT_r_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_OUTPUT_r_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_OUTPUT_r_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_OUTPUT_r_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_OUTPUT_r_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_OUTPUT_r_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_OUTPUT_r_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_OUTPUT_r_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_OUTPUT_r_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_OUTPUT_r_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_OUTPUT_r_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_OUTPUT_r_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_OUTPUT_r_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_OUTPUT_r_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_OUTPUT_r_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_OUTPUT_r_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_OUTPUT_r_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_OUTPUT_r_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_OUTPUT_r_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_OUTPUT_r_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_OUTPUT_r_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_CONTROL_BUS" DATAWIDTH="32" NAME="s_axi_CONTROL_BUS" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CONTROL_BUS_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CONTROL_BUS_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CONTROL_BUS_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CONTROL_BUS_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CONTROL_BUS_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CONTROL_BUS_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CONTROL_BUS_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CONTROL_BUS_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CONTROL_BUS_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CONTROL_BUS_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CONTROL_BUS_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CONTROL_BUS_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CONTROL_BUS_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CONTROL_BUS_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CONTROL_BUS_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CONTROL_BUS_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CONTROL_BUS_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BUS_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CONTROL_BUS_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_CONTROL_BUS" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CONTROL_BUS"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2002252132" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiply_block_64" VLNV="xilinx.com:hls:multiply_block_64:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_BUS_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BUS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_INPUT_R_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_OUTPUT_R_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="286626"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BUS_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BUS_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CONTROL_BUS_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CONTROL_BUS_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CONTROL_BUS_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CONTROL_BUS_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CONTROL_BUS_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CONTROL_BUS_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CONTROL_BUS_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CONTROL_BUS_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CONTROL_BUS_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CONTROL_BUS_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CONTROL_BUS_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CONTROL_BUS_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CONTROL_BUS_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CONTROL_BUS_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CONTROL_BUS_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CONTROL_BUS_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CONTROL_BUS_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_CONTROL_BUS_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CONTROL_BUS_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_INPUT_r_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_INPUT_r_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_INPUT_r_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_INPUT_r_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_INPUT_r_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_INPUT_r_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_INPUT_r_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_INPUT_r_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_INPUT_r_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_INPUT_r_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_INPUT_r_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_INPUT_r_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_INPUT_r_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_INPUT_r_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_INPUT_r_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_INPUT_r_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_INPUT_r_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_INPUT_r_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_INPUT_r_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_INPUT_r_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_INPUT_r_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_INPUT_r_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_INPUT_r_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_INPUT_r_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_INPUT_r_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_INPUT_r_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_INPUT_r_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_INPUT_r_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_INPUT_r_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_INPUT_r_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_INPUT_r_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_OUTPUT_r_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_OUTPUT_r_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_OUTPUT_r_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_OUTPUT_r_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_OUTPUT_r_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_OUTPUT_r_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_OUTPUT_r_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_OUTPUT_r_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_OUTPUT_r_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_OUTPUT_r_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_OUTPUT_r_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_OUTPUT_r_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_OUTPUT_r_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_OUTPUT_r_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_OUTPUT_r_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_OUTPUT_r_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_OUTPUT_r_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_OUTPUT_r_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_OUTPUT_r_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_OUTPUT_r_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_OUTPUT_r_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_OUTPUT_r_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_OUTPUT_r_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_OUTPUT_r_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_OUTPUT_r_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_OUTPUT_r_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_OUTPUT_r_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_OUTPUT_r_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_OUTPUT_r_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_OUTPUT_r_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_OUTPUT_r_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_CONTROL_BUS" DATAWIDTH="32" NAME="s_axi_CONTROL_BUS" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CONTROL_BUS_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CONTROL_BUS_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CONTROL_BUS_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CONTROL_BUS_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CONTROL_BUS_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CONTROL_BUS_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CONTROL_BUS_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CONTROL_BUS_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CONTROL_BUS_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CONTROL_BUS_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CONTROL_BUS_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CONTROL_BUS_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CONTROL_BUS_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CONTROL_BUS_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CONTROL_BUS_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CONTROL_BUS_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CONTROL_BUS_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_INPUT_r" DATAWIDTH="32" NAME="m_axi_INPUT_r" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_INPUT_r_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_INPUT_r_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_INPUT_r_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_INPUT_r_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_INPUT_r_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_INPUT_r_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_INPUT_r_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_INPUT_r_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_INPUT_r_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_INPUT_r_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_INPUT_r_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_INPUT_r_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_INPUT_r_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_INPUT_r_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_INPUT_r_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_INPUT_r_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_INPUT_r_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_INPUT_r_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_INPUT_r_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_INPUT_r_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_INPUT_r_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_INPUT_r_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_INPUT_r_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_INPUT_r_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_INPUT_r_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_INPUT_r_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_INPUT_r_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_INPUT_r_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_INPUT_r_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_INPUT_r_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_INPUT_r_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_INPUT_r_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_INPUT_r_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_INPUT_r_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_INPUT_r_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_OUTPUT_r" DATAWIDTH="32" NAME="m_axi_OUTPUT_r" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_OUTPUT_r_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_OUTPUT_r_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_OUTPUT_r_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_OUTPUT_r_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_OUTPUT_r_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_OUTPUT_r_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_OUTPUT_r_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_OUTPUT_r_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_OUTPUT_r_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_OUTPUT_r_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_OUTPUT_r_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_OUTPUT_r_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_OUTPUT_r_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_OUTPUT_r_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_OUTPUT_r_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_OUTPUT_r_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_OUTPUT_r_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_OUTPUT_r_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_OUTPUT_r_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_OUTPUT_r_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_OUTPUT_r_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_OUTPUT_r_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_OUTPUT_r_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_OUTPUT_r_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_OUTPUT_r_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_OUTPUT_r_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_OUTPUT_r_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_OUTPUT_r_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_OUTPUT_r_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_OUTPUT_r_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_OUTPUT_r_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_OUTPUT_r_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_OUTPUT_r_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_OUTPUT_r_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_OUTPUT_r_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_INPUT_r" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_INPUT_r" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_INPUT_r"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_OUTPUT_r" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_OUTPUT_r" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_OUTPUT_r"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
