Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34d7617bf3c44126aafb24e4589bfe29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_WallClock_behav xil_defaultlib.testbench_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/My Files/UCT Work/EEE4120F/Prac 4/Prac_4_KAI/Prac_4.srcs/sources_1/new/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay_Reset
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.BCD_Decoder
Compiling module xil_defaultlib.SS_Driver
Compiling module xil_defaultlib.ClockDiv
Compiling module xil_defaultlib.WallClock
Compiling module xil_defaultlib.testbench_WallClock
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_WallClock_behav
