Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct 19 12:00:15 2021
| Host         : DESKTOP-MJ3DDRR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_loop_control_sets_placed.rpt
| Design       : UART_loop
| Device       : xc7a50t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |    64 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              26 |           15 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | recv/shift0                         |                        |                1 |              2 |
|  clk_IBUF_BUFG |                                     | send/cnt[7]_i_1__0_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | recv/nbbits[3]_i_2__0_n_0           | recv/nbbits[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG |                                     |                        |                4 |              6 |
|  clk_IBUF_BUFG | recv/dat_en                         | rst_IBUF               |                2 |              7 |
|  clk_IBUF_BUFG | send/shift[7]_i_1_n_0               | rst_IBUF               |                3 |              8 |
|  clk_IBUF_BUFG | send/FIFO_reg_896_959_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_960_1023_0_2_i_1_n_0  |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1088_1151_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1024_1087_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1216_1279_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_0_63_0_2_i_3_n_0      |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1152_1215_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1536_1599_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1408_1471_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1472_1535_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_128_191_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1344_1407_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1664_1727_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1600_1663_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1280_1343_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2048_2111_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1920_1983_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2112_2175_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1728_1791_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1792_1855_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_192_255_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1984_2047_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_1856_1919_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2368_2431_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2432_2495_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2496_2559_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2560_2623_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2176_2239_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2240_2303_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2304_2367_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2688_2751_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_256_319_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2944_3007_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2880_2943_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2752_2815_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2624_2687_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_2816_2879_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3008_3071_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_320_383_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3264_3327_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3456_3519_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3200_3263_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3136_3199_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3392_3455_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3328_3391_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3072_3135_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_384_447_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3584_3647_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3840_3903_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3904_3967_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3776_3839_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3520_3583_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3712_3775_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3648_3711_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_576_639_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_704_767_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_3968_4031_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_448_511_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_512_575_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_640_703_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_4032_4095_0_2_i_1_n_0 |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_64_127_0_2_i_1_n_0    |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_832_895_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/FIFO_reg_768_831_0_2_i_1_n_0   |                        |                3 |             10 |
|  clk_IBUF_BUFG | send/n_elements[0]_i_1_n_0          | rst_IBUF               |                4 |             13 |
|  clk_IBUF_BUFG | recv/write_index0                   | rst_IBUF               |                6 |             15 |
|  clk_IBUF_BUFG | send/read_index[0]_i_1_n_0          | rst_IBUF               |                8 |             16 |
|  clk_IBUF_BUFG |                                     | rst_IBUF               |               14 |             24 |
+----------------+-------------------------------------+------------------------+------------------+----------------+


