// Seed: 2986389160
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic   id_6 = id_4[1];
  integer id_7;
endmodule
