<h1>Register Summary</h1>

<table>
<tr>
<th>Register<br>name</th>
<th>Address<br>(hex)</th>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
<th>Reset<br>value</th>
<th>Access</th>
</tr>
<tr>
<td class="reggen_name">DIRA</td>
<td class="reggen_addr">00h</td>
<td class="reggen_bit" colspan="8">DIRA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">DIRB</td>
<td class="reggen_addr">01h</td>
<td class="reggen_bit" colspan="8">DIRB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">IPOLA</td>
<td class="reggen_addr">02h</td>
<td class="reggen_bit" colspan="8">IPOLA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">IPOLB</td>
<td class="reggen_addr">03h</td>
<td class="reggen_bit" colspan="8">IPOLB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">INTENA</td>
<td class="reggen_addr">04h</td>
<td class="reggen_bit" colspan="8">INTENA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">INTENB</td>
<td class="reggen_addr">05h</td>
<td class="reggen_bit" colspan="8">INTENB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">CTRL</td>
<td class="reggen_addr">0Ah</td>
<td class="reggen_bit" colspan="2">0</td>
<td class="reggen_bit" colspan="1">AID</td>
<td class="reggen_bit" colspan="2">0</td>
<td class="reggen_bit" colspan="1">ITOD</td>
<td class="reggen_bit" colspan="1">ITP</td>
<td class="reggen_bit" colspan="1">0</td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">PULLA</td>
<td class="reggen_addr">0Ch</td>
<td class="reggen_bit" colspan="8">PULLA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">PULLB</td>
<td class="reggen_addr">0Dh</td>
<td class="reggen_bit" colspan="8">PULLB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">INTFA</td>
<td class="reggen_addr">0Eh</td>
<td class="reggen_bit" colspan="8">INTFA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">INTFB</td>
<td class="reggen_addr">0Fh</td>
<td class="reggen_bit" colspan="8">INTFB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">INTCAPA</td>
<td class="reggen_addr">10h</td>
<td class="reggen_bit" colspan="8">ICP<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">INTCAPB</td>
<td class="reggen_addr">11h</td>
<td class="reggen_bit" colspan="8">ICP<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">GPINA</td>
<td class="reggen_addr">12h</td>
<td class="reggen_bit" colspan="8">GPINA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">GPINB</td>
<td class="reggen_addr">13h</td>
<td class="reggen_bit" colspan="8">GPINB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">GPOUTA</td>
<td class="reggen_addr">14h</td>
<td class="reggen_bit" colspan="8">GPOUTA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">GPOUTB</td>
<td class="reggen_addr">15h</td>
<td class="reggen_bit" colspan="8">GPOUTB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">GPOUTSETA</td>
<td class="reggen_addr">16h</td>
<td class="reggen_bit" colspan="8">GPOUTSETA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">W</td>
</tr>
<tr>
<td class="reggen_name">GPOUTSETB</td>
<td class="reggen_addr">17h</td>
<td class="reggen_bit" colspan="8">GPOUTSETB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">W</td>
</tr>
<tr>
<td class="reggen_name">GPOUTCLRA</td>
<td class="reggen_addr">18h</td>
<td class="reggen_bit" colspan="8">GPOUTCLRA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">W</td>
</tr>
<tr>
<td class="reggen_name">GPOUTCLRB</td>
<td class="reggen_addr">19h</td>
<td class="reggen_bit" colspan="8">GPOUTCLRB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">W</td>
</tr>
<tr>
<td class="reggen_name">GPMASKA</td>
<td class="reggen_addr">1Ah</td>
<td class="reggen_bit" colspan="8">GPMASKA<7:0></td>
<td class="reggen_reset">FFh</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">GPMASKB</td>
<td class="reggen_addr">1Bh</td>
<td class="reggen_bit" colspan="8">GPMASKB<7:0></td>
<td class="reggen_reset">FFh</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">GPODA</td>
<td class="reggen_addr">1Ch</td>
<td class="reggen_bit" colspan="8">GPODA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">GPODB</td>
<td class="reggen_addr">1Dh</td>
<td class="reggen_bit" colspan="8">GPODB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">RW</td>
</tr>
<tr>
<td class="reggen_name">DIRSETA</td>
<td class="reggen_addr">1Eh</td>
<td class="reggen_bit" colspan="8">DIRSETA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">W</td>
</tr>
<tr>
<td class="reggen_name">DIRSETB</td>
<td class="reggen_addr">1Fh</td>
<td class="reggen_bit" colspan="8">DIRSETB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">W</td>
</tr>
<tr>
<td class="reggen_name">DIRCLRA</td>
<td class="reggen_addr">20h</td>
<td class="reggen_bit" colspan="8">DIRCLRA<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">W</td>
</tr>
<tr>
<td class="reggen_name">DIRCLRB</td>
<td class="reggen_addr">21h</td>
<td class="reggen_bit" colspan="8">DIRCLRB<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">W</td>
</tr>
<tr>
<td class="reggen_name">AIN0H</td>
<td class="reggen_addr">30h</td>
<td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN0<11:8></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN0L</td>
<td class="reggen_addr">31h</td>
<td class="reggen_bit" colspan="8">AIN0<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN1H</td>
<td class="reggen_addr">32h</td>
<td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN1<11:8></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN1L</td>
<td class="reggen_addr">33h</td>
<td class="reggen_bit" colspan="8">AIN1<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN2H</td>
<td class="reggen_addr">34h</td>
<td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN2<11:8></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN2L</td>
<td class="reggen_addr">35h</td>
<td class="reggen_bit" colspan="8">AIN2<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN3H</td>
<td class="reggen_addr">36h</td>
<td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN3<11:8></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN3L</td>
<td class="reggen_addr">37h</td>
<td class="reggen_bit" colspan="8">AIN3<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN4H</td>
<td class="reggen_addr">38h</td>
<td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN4<11:8></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN4L</td>
<td class="reggen_addr">39h</td>
<td class="reggen_bit" colspan="8">AIN4<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN5H</td>
<td class="reggen_addr">3Ah</td>
<td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN5<11:8></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN5L</td>
<td class="reggen_addr">3Bh</td>
<td class="reggen_bit" colspan="8">AIN5<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN6H</td>
<td class="reggen_addr">3Ch</td>
<td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN6<11:8></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN6L</td>
<td class="reggen_addr">3Dh</td>
<td class="reggen_bit" colspan="8">AIN6<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN7H</td>
<td class="reggen_addr">3Eh</td>
<td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN7<11:8></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">AIN7L</td>
<td class="reggen_addr">3Fh</td>
<td class="reggen_bit" colspan="8">AIN7<7:0></td>
<td class="reggen_reset">00h</td>
<td class="reggen_access">R</td>
</tr>
<tr>
<td class="reggen_name">EEPROM</td>
<td class="reggen_addr">80-FFh</td>
<td class="reggen_bit" colspan="8">EEPROM data</td>
<td class="reggen_reset">??h</td>
<td class="reggen_access">RW</td>
</tr>
</table>


<h1>Register description</h1>


<h2>DIRA - 00h</h2>

<p>Pin directions for port A</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">DIRA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - DIRA<7:0></h3>

<p>Pin direction</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Input</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Output</td>
</tr></table>

<h2>DIRB - 01h</h2>

<p>Pin directions for port A</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">DIRB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - DIRB<7:0></h3>

<p>Pin directions</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Input</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Output</td>
</tr></table>

<h2>IPOLA - 02h</h2>

<p>Input polarity for port A</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">IPOLA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - IPOLA<7:0></h3>

<p>Input polarity</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Normal</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Inverted</td>
</tr></table>

<h2>IPOLB - 03h</h2>

<p>Input polarity for port B</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">IPOLB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - IPOLB<7:0></h3>

<p>Input polarity</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Normal</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Inverted</td>
</tr></table>

<h2>INTENA - 04h</h2>

<p>Interrupt enable for port A</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">INTENA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - INTENA<7:0></h3>

<p>Interrupt enable</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Disabled</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Enabled</td>
</tr></table>

<h2>INTENB - 05h</h2>

<p>Interrupt enable for port B</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">INTENB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - INTENB<7:0></h3>

<p>Interrupt Enabled</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Disabled</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Enabled</td>
</tr></table>

<h2>CTRL - 0Ah</h2>

<p>Configuration register</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="2">0</td>
<td class="reggen_bit" colspan="1">AID</td>
<td class="reggen_bit" colspan="2">0</td>
<td class="reggen_bit" colspan="1">ITOD</td>
<td class="reggen_bit" colspan="1">ITP</td>
<td class="reggen_bit" colspan="1">0</td>
</tr>
</table>

<h3>bit 7-6 - 0</h3>

<p>Reserved</p>

<h3>bit 5 - AID</h3>

<p>Automatic address pointer increment disable</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Address auto increment enabled</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Address auto increment disabled</td>
</tr></table>

<h3>bit 4-3 - 0</h3>

<p>Reserved</p>

<h3>bit 2 - ITOD</h3>

<p>Interrupt pin open-drain</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Push-pull interrupt output</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Open-drain interrupt output (ITP ignored, active-low)</td>
</tr></table>

<h3>bit 1 - ITP</h3>

<p>Interrupt output polarity, ignored if ITOD=1</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Active-low</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Active-high</td>
</tr></table>

<h3>bit 0 - 0</h3>

<p>Reserved</p>

<h2>PULLA - 0Ch</h2>

<p>Pull-up enable register for port A</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">PULLA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - PULLA<7:0></h3>

<p>Pull-up enable</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Pull-up disabled</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Pull-up enabled</td>
</tr></table>

<h2>PULLB - 0Dh</h2>

<p>Pull-up enable register for port B</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">PULLB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - PULLB<7:0></h3>

<p>Pull-up enable</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Pull-up disabled</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Pull-up enabled</td>
</tr></table>

<h2>INTFA - 0Eh</h2>

<p>Interrupt flag for port A. Set bit indicates the pin triggering the interrupt. Set on interrupt event, remains unchanged until interrupt is cleared.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">INTFA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - INTFA<7:0></h3>

<p>Interrupt flag</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">No interrupt event for the pin</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Pin triggered the interrupt</td>
</tr></table>

<h2>INTFB - 0Fh</h2>

<p>Interrupt flag for port B. Set bit indicates the pin triggering the interrupt. Set on interrupt event, remains unchanged until interrupt is cleared.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">INTFB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - INTFB<7:0></h3>

<p>Interrupt flag</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">No interrupt event for the pin</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Pin triggered the interrupt</td>
</tr></table>

<h2>INTCAPA - 10h</h2>

<p>State of port A at the time of the last interrupt event. Remains unchanged until interrupt is cleared.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">ICP<7:0></td>
</tr>
</table>

<h3>bit 7-0 - ICP<7:0></h3>

<p>Pin state at the time of the last interrupt event</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Low</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">High</td>
</tr></table>

<h2>INTCAPB - 11h</h2>

<p>State of port B at the time of the last interrupt event. Remains unchanged until interrupt is cleared.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">ICP<7:0></td>
</tr>
</table>

<h3>bit 7-0 - ICP<7:0></h3>

<p>Pin state at the time of the last interrupt event</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Low</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">High</td>
</tr></table>

<h2>GPINA - 12h</h2>

<p>State of pins on port A, write modifies GPOUTA</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPINA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPINA<7:0></h3>

<p>Pin state</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Low</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">High</td>
</tr></table>

<h2>GPINB - 13h</h2>

<p>State of pins on port B, write modifies GPOUTB</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPINB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPINB<7:0></h3>

<p>Pin state</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Low</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">High</td>
</tr></table>

<h2>GPOUTA - 14h</h2>

<p>Output state of pins on port A. Writing changes the state of pins configured as output, reading returns the output state, not necessarily the logic level on the pin.</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPOUTA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPOUTA<7:0></h3>

<p>Output state</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Low</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">High</td>
</tr></table>

<h2>GPOUTB - 15h</h2>

<p>Output state of pins on port B. Writing changes the state of pins configured as output, reading returns the output state, not necessarily the logic level on the pin.</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPOUTB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPOUTB<7:0></h3>

<p>Output state</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Low</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">High</td>
</tr></table>

<h2>GPOUTSETA - 16h</h2>

<p>Set the output level high for pins on port A corresponding to the set bits in the register.</p>

<p>Access: W</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPOUTSETA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPOUTSETA<7:0></h3>

<p>Set pin to high</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">No action</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Set pin to high level</td>
</tr></table>

<h2>GPOUTSETB - 17h</h2>

<p>Set the output level high for pins on port B corresponding to the set bits in the register.</p>

<p>Access: W</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPOUTSETB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPOUTSETB<7:0></h3>

<p>Set pin to high</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">No action</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Set pin to high level</td>
</tr></table>

<h2>GPOUTCLRA - 18h</h2>

<p>Set the output level low for pins on port A corresponding to the set bits in the register.</p>

<p>Access: W</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPOUTCLRA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPOUTCLRA<7:0></h3>

<p>Set pin to low</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">No action</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Set pin to low level</td>
</tr></table>

<h2>GPOUTCLRB - 19h</h2>

<p>Set the output level low for pins on port B corresponding to the set bits in the register.</p>

<p>Access: W</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPOUTCLRB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPOUTCLRB<7:0></h3>

<p>Set pin to low</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">No action</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Set pin to low level</td>
</tr></table>

<h2>GPMASKA - 1Ah</h2>

<p>Pins corresponding to cleared bits will not react to changes in GPOUTA, and will retain their last set state. Only applies to pins configured as output.</p>

<p>Access: RW</p>

<p>Reset Value: FFh</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPMASKA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPMASKA<7:0></h3>

<p>Mask pin for output</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Pin will not react to changes in GPOUTA</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Output will change according to GPOUTA</td>
</tr></table>

<h2>GPMASKB - 1Bh</h2>

<p>Pins corresponding to cleared bits will not react to changes in GPOUTB, and will retain their last set state. Only applies to pins configured as output.</p>

<p>Access: RW</p>

<p>Reset Value: FFh</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPMASKB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPMASKB<7:0></h3>

<p>Mask pin for output</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Pin will not react to changes in GPOUTB</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Output will change according to GPOUTB</td>
</tr></table>

<h2>GPODA - 1Ch</h2>

<p>Set output drive to open-drain, thus 0 in GPOUTA will drive the output low, 1 will make it high-z.</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPODA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPODA<7:0></h3>

<p>Set pin as open drain</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Push-pull output</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Open-drain output</td>
</tr></table>

<h2>GPODB - 1Dh</h2>

<p>Set output drive to open-drain, thus 0 in GPOUTB will drive the output low, 1 will make it high-z.</p>

<p>Access: RW</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">GPODB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - GPODB<7:0></h3>

<p>Set pin as open drain</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">Push-pull output</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Open-drain output</td>
</tr></table>

<h2>DIRSETA - 1Eh</h2>

<p>Set the direction to output for pins on port A corresponding to the set bits in the register.</p>

<p>Access: W</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">DIRSETA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - DIRSETA<7:0></h3>

<p>Set direction to output</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">No action</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Set pin to output</td>
</tr></table>

<h2>DIRSETB - 1Fh</h2>

<p>Set the direction to output for pins on port B corresponding to the set bits in the register.</p>

<p>Access: W</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">DIRSETB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - DIRSETB<7:0></h3>

<p>Set pin to output</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">No action</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Set pin to output</td>
</tr></table>

<h2>DIRCLRA - 20h</h2>

<p>Set the direction to input for pins on port A corresponding to the set bits in the register.</p>

<p>Access: W</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">DIRCLRA<7:0></td>
</tr>
</table>

<h3>bit 7-0 - DIRCLRA<7:0></h3>

<p>Set pin to input</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">No action</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Set pin to input</td>
</tr></table>

<h2>DIRCLRB - 21h</h2>

<p>Set the direction to input for pins on port B corresponding to the set bits in the register.</p>

<p>Access: W</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">DIRCLRB<7:0></td>
</tr>
</table>

<h3>bit 7-0 - DIRCLRB<7:0></h3>

<p>Set pin to input</p>
<table>
<tr>
<th>Value</th>
<th>Function</th>
</tr>
<tr>
<td class="reggen_bitval">0</td>
<td class="reggen_bitfn">No action</td>
</tr><tr>
<td class="reggen_bitval">1</td>
<td class="reggen_bitfn">Set pin to input</td>
</tr></table>

<h2>AIN0H - 30h</h2>

<p>High byte of AIN0 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN0<11:8></td>
</tr>
</table>

<h3>bit 7-4 - 0000</h3>

<p>Unused, reads as 0</p>

<h3>bit 3-0 - AIN0<11:8></h3>

<p>Bits 11-8 of AIN0 result.</p>

<h2>AIN0L - 31h</h2>

<p>Low byte of AIN0 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">AIN0<7:0></td>
</tr>
</table>

<h3>bit 7-0 - AIN0<7:0></h3>

<p>Bits 7-0 of AIN0 result.</p>

<h2>AIN1H - 32h</h2>

<p>High byte of AIN1 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN1<11:8></td>
</tr>
</table>

<h3>bit 7-4 - 0000</h3>

<p>Unused, reads as 0</p>

<h3>bit 3-0 - AIN1<11:8></h3>

<p>Bits 11-8 of AIN1 result.</p>

<h2>AIN1L - 33h</h2>

<p>Low byte of AIN1 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">AIN1<7:0></td>
</tr>
</table>

<h3>bit 7-0 - AIN1<7:0></h3>

<p>Bits 7-0 of AIN1 result.</p>

<h2>AIN2H - 34h</h2>

<p>High byte of AIN2 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN2<11:8></td>
</tr>
</table>

<h3>bit 7-4 - 0000</h3>

<p>Unused, reads as 0</p>

<h3>bit 3-0 - AIN2<11:8></h3>

<p>Bits 11-8 of AIN2 result.</p>

<h2>AIN2L - 35h</h2>

<p>Low byte of AIN2 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">AIN2<7:0></td>
</tr>
</table>

<h3>bit 7-0 - AIN2<7:0></h3>

<p>Bits 7-0 of AIN2 result.</p>

<h2>AIN3H - 36h</h2>

<p>High byte of AIN3 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN3<11:8></td>
</tr>
</table>

<h3>bit 7-4 - 0000</h3>

<p>Unused, reads as 0</p>

<h3>bit 3-0 - AIN3<11:8></h3>

<p>Bits 11-8 of AIN3 result.</p>

<h2>AIN3L - 37h</h2>

<p>Low byte of AIN3 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">AIN3<7:0></td>
</tr>
</table>

<h3>bit 7-0 - AIN3<7:0></h3>

<p>Bits 7-0 of AIN3 result.</p>

<h2>AIN4H - 38h</h2>

<p>High byte of AIN4 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN4<11:8></td>
</tr>
</table>

<h3>bit 7-4 - 0000</h3>

<p>Unused, reads as 0</p>

<h3>bit 3-0 - AIN4<11:8></h3>

<p>Bits 11-8 of AIN4 result.</p>

<h2>AIN4L - 39h</h2>

<p>Low byte of AIN4 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">AIN4<7:0></td>
</tr>
</table>

<h3>bit 7-0 - AIN4<7:0></h3>

<p>Bits 7-0 of AIN4 result.</p>

<h2>AIN5H - 3Ah</h2>

<p>High byte of AIN5 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN5<11:8></td>
</tr>
</table>

<h3>bit 7-4 - 0000</h3>

<p>Unused, reads as 0</p>

<h3>bit 3-0 - AIN5<11:8></h3>

<p>Bits 11-8 of AIN5 result.</p>

<h2>AIN5L - 3Bh</h2>

<p>Low byte of AIN5 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">AIN5<7:0></td>
</tr>
</table>

<h3>bit 7-0 - AIN5<7:0></h3>

<p>Bits 7-0 of AIN5 result.</p>

<h2>AIN6H - 3Ch</h2>

<p>High byte of AIN6 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN6<11:8></td>
</tr>
</table>

<h3>bit 7-4 - 0000</h3>

<p>Unused, reads as 0</p>

<h3>bit 3-0 - AIN6<11:8></h3>

<p>Bits 11-8 of AIN6 result.</p>

<h2>AIN6L - 3Dh</h2>

<p>Low byte of AIN6 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">AIN6<7:0></td>
</tr>
</table>

<h3>bit 7-0 - AIN6<7:0></h3>

<p>Bits 7-0 of AIN6 result.</p>

<h2>AIN7H - 3Eh</h2>

<p>High byte of AIN7 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="4">0000</td>
<td class="reggen_bit" colspan="4">AIN7<11:8></td>
</tr>
</table>

<h3>bit 7-4 - 0000</h3>

<p>Unused, reads as 0</p>

<h3>bit 3-0 - AIN7<11:8></h3>

<p>Bits 11-8 of AIN7 result.</p>

<h2>AIN7L - 3Fh</h2>

<p>Low byte of AIN7 conversion result.</p>

<p>Access: R</p>

<p>Reset Value: 00h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">AIN7<7:0></td>
</tr>
</table>

<h3>bit 7-0 - AIN7<7:0></h3>

<p>Bits 7-0 of AIN7 result.</p>

<h2>EEPROM - 80-FFh</h2>

<p>128 bytes of EEPROM memory</p>

<p>Access: RW</p>

<p>Reset Value: ??h</p>

<table>
<tr>
<th>bit<br>7</th>
<th>bit<br>6</th>
<th>bit<br>5</th>
<th>bit<br>4</th>
<th>bit<br>3</th>
<th>bit<br>2</th>
<th>bit<br>1</th>
<th>bit<br>0</th>
</tr>
<tr><td class="reggen_bit" colspan="8">EEPROM data</td>
</tr>
</table>

<h3>bit 7-0 - EEPROM data</h3>

<p>EEPROM data bytes</p>
