
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111775                       # Number of seconds simulated
sim_ticks                                111775298343                       # Number of ticks simulated
final_tick                               636602891880                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151877                       # Simulator instruction rate (inst/s)
host_op_rate                                   191380                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1930648                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377712                       # Number of bytes of host memory used
host_seconds                                 57895.23                       # Real time elapsed on the host
sim_insts                                  8792963370                       # Number of instructions simulated
sim_ops                                   11080012900                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3090944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1949440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       846720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       846976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3089536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3684352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3682176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1133184                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18361472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4358784                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4358784                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24148                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15230                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6615                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6617                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        24137                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        28784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        28767                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8853                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                143449                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34053                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34053                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27653194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        37790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17440705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7575198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7577488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        42371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     27640597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        46951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32962131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32942663                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10138054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164271286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42371                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        37790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40080                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40080                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        42371                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        46951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44661                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             341256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38995950                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38995950                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38995950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27653194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        37790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17440705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7575198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7577488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        42371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     27640597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        46951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32962131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32942663                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10138054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              203267236                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               268046280                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20734344                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16955962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2022664                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8536702                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8176045                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133071                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89734                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201182534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117698115                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20734344                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10309116                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24653904                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5882059                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5503349                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12370273                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2036998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    235155038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210501134     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1331494      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2106787      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3361616      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1393610      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555140      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1665015      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1088911      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12151331      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    235155038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077354                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.439096                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199325314                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7375732                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24577335                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61885                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3814769                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3400815                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          469                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143713253                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3024                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3814769                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199623164                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1896559                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4603672                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24345280                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       871589                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143632807                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        22911                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        246075                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       326909                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        42877                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199411112                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668181826                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668181826                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29169261                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36373                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19910                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2620845                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13673692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7356278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       222105                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1675081                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143449846                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135766173                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       168670                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18123552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40529783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3263                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    235155038                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.577347                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269735                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177909807     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22980290      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12556443      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8565179      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8013654      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2303935      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1795716      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       611239      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       418775      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    235155038                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31605     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96405     38.46%     51.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122679     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113736810     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2148511      1.58%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12544338      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7320053      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135766173                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.506503                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             250689                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001846                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507106742                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161611374                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133596424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136016862                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       409675                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2437294                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          360                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1544                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       213261                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8492                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3814769                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1217379                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       122198                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143486458                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        21359                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13673692                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7356278                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19887                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         90041                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1544                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2336179                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133843155                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11798099                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1923017                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19116228                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18835599                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7318129                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499329                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133597373                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133596424                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78105417                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204065895                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.498408                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382746                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20912204                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2065339                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    231340269                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.529845                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383137                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    181585500     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24095410     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9378268      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5056096      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3783293      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2113160      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1303876      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165194      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2859472      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    231340269                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2859472                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371966921                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290788608                       # The number of ROB writes
system.switch_cpus0.timesIdled                3248346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32891242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.680463                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.680463                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.373070                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.373070                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603559722                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185185624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134054532                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               268046280                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19651108                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17547469                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1567108                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13159441                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12835443                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1179606                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47553                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    207735400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111591680                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19651108                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14015049                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24887565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5129477                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5020555                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12568734                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1538121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    241197128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.518363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.757827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       216309563     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3793596      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1916371      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3756704      1.56%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1205046      0.50%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3478764      1.44%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          548470      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          882509      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9306105      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    241197128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073312                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416315                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       205713766                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7090060                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24838188                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19917                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3535193                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1855404                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18391                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     124828657                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        34717                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3535193                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       205944443                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4470192                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1900642                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24616050                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       730604                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     124652843                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          170                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         96776                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       560312                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    163377184                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    564934606                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    564934606                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    132587504                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30789671                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16727                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8458                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1674917                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22484902                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3650239                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        23835                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       829658                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         124010588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16783                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        116155686                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75505                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22293721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45670318                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    241197128                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.481580                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.094410                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    190267617     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16013996      6.64%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     17082886      7.08%     92.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9880717      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5098123      2.11%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1275164      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1514120      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        35305      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        29200      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    241197128                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         195049     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         79039     23.27%     80.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        65600     19.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     91088248     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       910795      0.78%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8269      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20529096     17.67%     96.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3619278      3.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     116155686                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.433342                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             339688                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002924                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473923693                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    146321403                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    113212066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     116495374                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        90611                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4565190                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          319                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        83039                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3535193                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3620235                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89804                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    124027453                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15852                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22484902                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3650239                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8454                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41672                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1929                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          319                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1059954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       600924                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1660878                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    114684712                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20235519                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1470974                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23854582                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17436485                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3619063                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.427854                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             113237643                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            113212066                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68512093                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        149210815                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.422360                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.459163                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90225074                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    101576740                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22455198                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16675                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1557258                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    237661935                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427400                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297068                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    199843140     84.09%     84.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14859373      6.25%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9546085      4.02%     94.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3002568      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4988117      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       972669      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       616731      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       564722      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3268530      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    237661935                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90225074                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     101576740                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21486909                       # Number of memory references committed
system.switch_cpus1.commit.loads             17919709                       # Number of loads committed
system.switch_cpus1.commit.membars               8320                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15585268                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         88768463                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1269807                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3268530                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           358425005                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          251601910                       # The number of ROB writes
system.switch_cpus1.timesIdled                4630976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               26849152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90225074                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            101576740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90225074                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.970862                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.970862                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336603                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336603                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       533082527                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      147515998                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132582637                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16658                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus2.numCycles               268046280                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24047288                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20021441                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2183940                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9133346                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8789706                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2586682                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       101223                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    209160636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131914599                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24047288                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11376388                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27493663                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6081318                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10226915                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          989                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         12988329                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2087568                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    250759863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.646532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.018509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       223266200     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1686116      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2117820      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3380267      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1426871      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1826597      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2126024      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          974678      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13955290      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    250759863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089713                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492134                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       207930437                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11576816                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27362560                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        13010                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3877039                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3660879                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          565                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161250810                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2304                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3877039                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       208141536                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         670862                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     10317338                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27164446                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       588634                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     160256041                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         84742                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       410554                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223806259                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    745221543                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    745221543                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    187309233                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36497021                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38833                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20257                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2069069                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15006692                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7848343                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88305                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1776301                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156462094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38973                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150121245                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       150488                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18940805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38555975                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    250759863                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598665                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.320563                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    187156693     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     29003307     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11861859      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6646883      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9007524      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2775470      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2726376      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1466139      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       115612      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    250759863                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1033249     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        141481     10.81%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       133807     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126471859     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2051731      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18576      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13754211      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7824868      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150121245                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.560057                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1308537                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008717                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    552461378                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175442599                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146215487                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151429782                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       111964                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2832513                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       112191                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3877039                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         509689                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64233                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156501075                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       122387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15006692                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7848343                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20256                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         56149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1293282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1229200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2522482                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147507548                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13530462                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2613697                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21354654                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20861276                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7824192                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550306                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146215862                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146215487                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87599537                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        235336650                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545486                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372231                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108972358                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    134279463                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22222258                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        37468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2202631                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    246882824                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543900                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.364044                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    190053276     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28801046     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10454708      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5211180      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4765189      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1999706      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1981227      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       943123      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2673369      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    246882824                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108972358                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     134279463                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19910328                       # Number of memory references committed
system.switch_cpus2.commit.loads             12174176                       # Number of loads committed
system.switch_cpus2.commit.membars              18692                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19463518                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120895258                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2772881                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2673369                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           400710422                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          316880502                       # The number of ROB writes
system.switch_cpus2.timesIdled                3171042                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17286417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108972358                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            134279463                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108972358                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.459764                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.459764                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406543                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406543                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663710573                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204301901                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149131380                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         37436                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus3.numCycles               268046280                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24029519                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20007076                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2180738                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9213078                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8799492                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2584881                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       101545                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    209143626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             131814605                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24029519                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11384373                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27477304                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6062080                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10300653                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12982493                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2084652                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    250783138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.645850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.017497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       223305834     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1685585      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2132346      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3383017      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1413436      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1823003      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2124157      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          970800      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13944960      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    250783138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089647                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491761                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       207913118                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11649301                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27346905                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        12816                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3860997                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3657361                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          558                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     161098290                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2681                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3860997                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       208123709                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         671054                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     10390822                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27149194                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       587354                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     160106720                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         84401                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       409623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    223646524                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    744560913                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    744560913                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    187331074                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        36315447                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38862                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20284                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2065278                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14969776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7843105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        88561                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1776266                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         156338339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39000                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150054735                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       147991                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18836954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38239988                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    250783138                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.598345                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.320146                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    187188076     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     29013986     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11860049      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6645451      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8998695      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2768651      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2726875      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1465827      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       115528      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    250783138                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1034166     79.15%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        138664     10.61%     89.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       133811     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126417940     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2052576      1.37%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18578      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13746295      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7819346      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150054735                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559809                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1306641                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008708                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    552347240                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    175215021                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146163893                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151361376                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       111715                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2794175                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          730                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       106062                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3860997                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         509948                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        64691                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    156377345                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       121448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14969776                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7843105                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20283                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         56614                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          730                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1293471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1223804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2517275                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147450841                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13526005                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2603894                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21344805                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20855907                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7818800                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.550095                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146164280                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146163893                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         87571652                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        235206034                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.545293                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372319                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    108985086                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    134295164                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22082807                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        37472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2199446                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    246922141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543877                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.363905                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    190083232     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     28804274     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10456757      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5212239      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4768598      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2002795      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1979007      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       943662      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2671577      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    246922141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    108985086                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     134295164                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19912643                       # Number of memory references committed
system.switch_cpus3.commit.loads             12175600                       # Number of loads committed
system.switch_cpus3.commit.membars              18694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19465815                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        120909393                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2773212                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2671577                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           400627781                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          316616960                       # The number of ROB writes
system.switch_cpus3.timesIdled                3166674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               17263142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          108985086                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            134295164                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    108985086                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.459477                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.459477                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.406591                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.406591                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663490255                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204245858                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      149026270                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         37440                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus4.numCycles               268046280                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20701873                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16929398                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2027683                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8630097                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8176408                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2132907                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        89946                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    201194731                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             117447378                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20701873                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10309315                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24615892                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5876498                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5459794                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12371508                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2041705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    235074972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.610569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       210459080     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1330125      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2106553      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3362186      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1389240      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1559459      0.66%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1656140      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1088915      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12123274      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    235074972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077232                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438161                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       199333336                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7335743                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24540077                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        61724                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3804089                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3394999                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          470                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143442957                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         3027                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3804089                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199632067                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1893179                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4563467                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24306709                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       875456                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143362330                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        26753                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        245838                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       327260                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        43600                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    199047394                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    666882544                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    666882544                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    170076419                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        28970975                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36557                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20112                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2633512                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13669382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7342630                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       221381                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1667973                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143187337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36661                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        135618136                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       168453                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17967898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     39955823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3487                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    235074972                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576914                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269210                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    177872666     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22971489      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12560312      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8552426      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7994769      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2298044      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1796074      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       610531      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       418661      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    235074972                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          31604     12.63%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         96085     38.41%     51.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122492     48.96%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113617273     83.78%     83.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2140149      1.58%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16445      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12536992      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7307277      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     135618136                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.505950                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             250181                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    506729878                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    161193390                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    133433087                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     135868317                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       407180                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2443911                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1520                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       206555                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8424                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3804089                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1208310                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       123132                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143224145                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         9079                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13669382                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7342630                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20089                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         91059                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1520                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1187783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1152832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2340615                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    133679003                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11788057                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1939133                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  147                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19093693                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18817075                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7305636                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.498716                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             133434003                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            133433087                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         78014597                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        203799158                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.497799                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382801                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     99902836                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    122455470                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20768968                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33174                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2070465                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    231270883                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.529489                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.382527                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    181555111     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     24077132     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9375610      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5048373      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3781375      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2113431      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1302330      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1164804      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2852717      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    231270883                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     99902836                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     122455470                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18361546                       # Number of memory references committed
system.switch_cpus4.commit.loads             11225471                       # Number of loads committed
system.switch_cpus4.commit.membars              16550                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17578061                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110341447                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2487658                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2852717                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           371641928                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          290253174                       # The number of ROB writes
system.switch_cpus4.timesIdled                3252087                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               32971308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           99902836                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            122455470                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     99902836                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.683070                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.683070                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.372707                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.372707                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       602837610                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      184966089                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      133784496                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33144                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               268046280                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19910506                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17965820                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1047629                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7932807                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7141453                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1102059                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46441                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    211352608                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             125184506                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19910506                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      8243512                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24774626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3276686                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      13567646                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12130949                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1052780                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    251897607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.583046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.900574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       227122981     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          890467      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1807839      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          764922      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4125203      1.64%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3669932      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          718077      0.29%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1477465      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11320721      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    251897607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074280                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467026                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       209941970                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     14991194                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24683747                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        78477                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2202216                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1747579                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          511                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     146799157                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2808                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2202216                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       210166627                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       13138366                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1111474                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24556037                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       722884                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146721505                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          241                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        332534                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       250589                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         9721                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    172232579                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    691076623                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    691076623                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    152924784                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        19307795                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        17050                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8612                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1748966                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     34644626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     17525566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       160402                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       851147                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         146441168                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        17102                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        140881190                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        77602                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     11167471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     26627884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    251897607                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.559280                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354423                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    201626695     80.04%     80.04% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15177355      6.03%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12378340      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5349809      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6732328      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6484550      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3675534      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       291506      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       181490      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    251897607                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         356669     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2753100     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        80006      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     88371850     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1228656      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8436      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     33787877     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     17484371     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     140881190                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525585                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3189775                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022642                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    536927364                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    157629406                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    139684814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     144070965                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       254445                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1334591                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          544                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3673                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       108844                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        12439                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2202216                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       12667367                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       210431                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    146458373                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1292                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     34644626                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     17525566                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8614                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        139976                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          106                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3673                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       615317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       612523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1227840                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    139898634                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     33675386                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       982556                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  103                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            51157777                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18333182                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          17482391                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521920                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             139688538                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            139684814                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         75451183                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        148727877                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521122                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507310                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    113507039                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    133389686                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     13084482                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        17002                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1070816                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    249695391                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534210                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356374                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    201260664     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     17721278      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8300013      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      8186674      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2239128      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9469252      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       710932      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       519604      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1287846      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    249695391                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    113507039                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     133389686                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              50726757                       # Number of memory references committed
system.switch_cpus5.commit.loads             33310035                       # Number of loads committed
system.switch_cpus5.commit.membars               8488                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17614913                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        118615465                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1292061                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1287846                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           394881375                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          295150774                       # The number of ROB writes
system.switch_cpus5.timesIdled                4601187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16148673                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          113507039                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            133389686                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    113507039                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.361495                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.361495                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423461                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423461                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       691671768                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      162196378                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      174843149                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16976                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               268046280                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19902528                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17959326                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1040553                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7482740                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7120895                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1099330                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46019                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    210994834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125153204                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19902528                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8220225                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24757032                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3274245                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      13979520                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12106707                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1045483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    251939082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       227182050     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          887655      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1805191      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          762614      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4118822      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3663926      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          707626      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1480963      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11330235      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    251939082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074250                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466909                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       209583239                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     15404108                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24666281                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        78260                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2207191                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1746769                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          505                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146766252                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2797                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2207191                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       209809267                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       13559579                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1103902                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24537769                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       721371                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146688815                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1611                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        331205                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       252268                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         6874                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    172191836                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    690917545                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    690917545                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    152816436                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19375397                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        17028                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8594                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1753567                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34622244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17511202                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       160185                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       851835                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146406629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        17080                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        140761354                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        78022                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11267035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     27071051                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    251939082                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558712                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353996                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    201738598     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15130830      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12358289      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5350878      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6737723      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6479399      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3671461      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       290573      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       181331      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    251939082                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         356210     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2751037     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        79750      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     88292572     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1229953      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8430      0.01%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33759215     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17471184     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     140761354                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.525138                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3186997                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022641                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    536726809                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    157694375                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139566265                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143948351                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       253460                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1335851                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          529                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3638                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       106845                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12431                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2207191                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       13094222                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       211183                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146423793                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34622244                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17511202                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8598                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        140505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           88                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3638                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       606241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       614797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1221038                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139781241                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33646403                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       980113                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            51115971                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18317868                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17469568                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521482                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139570064                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139566265                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75390270                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        148648117                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520680                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507173                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    113426552                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    133295148                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     13144585                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16990                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1063430                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    249731891                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533753                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355986                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201336877     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17706136      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8289367      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8181454      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2239691      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9459192      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       711386      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       519428      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1288360      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    249731891                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    113426552                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     133295148                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50690750                       # Number of memory references committed
system.switch_cpus6.commit.loads             33286393                       # Number of loads committed
system.switch_cpus6.commit.membars               8482                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17602441                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        118531401                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1291152                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1288360                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           394882926                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          295086868                       # The number of ROB writes
system.switch_cpus6.timesIdled                4588709                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16107198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          113426552                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            133295148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    113426552                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.363170                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.363170                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.423160                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.423160                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       691056075                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      162052650                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      174769868                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16964                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus7.numCycles               268046280                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21750902                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17798207                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2132505                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9151457                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8575421                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2249535                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        97275                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    209755833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             121572157                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21750902                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10824956                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             25395068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5798161                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5676914                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12833144                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2133594                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    244465817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       219070749     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1190209      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1885517      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2547198      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2623774      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2216314      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1238119      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1843327      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11850610      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    244465817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081146                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453549                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       207601689                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7849453                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         25348331                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        28715                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3637626                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3578744                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     149200339                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3637626                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       208173035                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1539745                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4992717                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24812500                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1310191                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     149143061                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          177                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        191760                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       563750                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    208125190                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    693796871                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    693796871                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    180684571                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27440619                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37429                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19667                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3894543                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13975116                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7566802                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        88215                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1771600                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         148960990                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        141579847                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        19463                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16281320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38812302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1741                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    244465817                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579140                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270395                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    184545753     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     24644225     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12490999      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9409156      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7392964      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2984366      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1886117      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       982128      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       130109      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    244465817                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          26384     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         86164     36.59%     47.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       122915     52.20%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    119081191     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2108001      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17759      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12830627      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7542269      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     141579847                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528192                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             235463                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    527880437                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    165280457                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    139446637                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     141815310                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       286619                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2237187                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        99535                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3637626                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1225979                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       127963                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    148998704                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        54575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13975116                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7566802                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19670                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        107861                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1244052                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1193303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2437355                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    139615695                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12073624                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1964152                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19615601                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19846911                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7541977                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520864                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             139446885                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            139446637                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         80046714                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        215687844                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520233                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371123                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    105327402                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    129604132                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19394593                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        35825                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2159390                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    240828191                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538160                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386797                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    187669046     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26340000     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9962229      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4743490      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3995391      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2296127      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2011007      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       906245      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2904656      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    240828191                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    105327402                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     129604132                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19205196                       # Number of memory references committed
system.switch_cpus7.commit.loads             11737929                       # Number of loads committed
system.switch_cpus7.commit.membars              17872                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18689122                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        116771750                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2668831                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2904656                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           386921532                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          301635137                       # The number of ROB writes
system.switch_cpus7.timesIdled                3181148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               23580463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          105327402                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            129604132                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    105327402                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544886                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544886                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392945                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392945                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       628398606                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      194254635                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      138306050                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35794                       # number of misc regfile writes
system.l20.replacements                         24187                       # number of replacements
system.l20.tagsinuse                      4095.563829                       # Cycle average of tags in use
system.l20.total_refs                          384139                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28283                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.581975                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.288396                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.821250                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2652.706503                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1395.747681                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009104                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002398                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647633                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.340759                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999894                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        48653                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  48654                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14778                       # number of Writeback hits
system.l20.Writeback_hits::total                14778                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        48790                       # number of demand (read+write) hits
system.l20.demand_hits::total                   48791                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        48790                       # number of overall hits
system.l20.overall_hits::total                  48791                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24147                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24184                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24148                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24185                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24148                       # number of overall misses
system.l20.overall_misses::total                24185                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     31417597                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  12565238407                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    12596656004                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       310371                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       310371                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     31417597                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  12565548778                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12596966375                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     31417597                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  12565548778                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12596966375                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72800                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72838                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14778                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14778                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72976                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72976                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.331690                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.332024                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.007246                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.331076                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331410                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.331076                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331410                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 520364.368534                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 520867.350480                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       310371                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       310371                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 520355.672437                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 520858.646889                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 520355.672437                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 520858.646889                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4410                       # number of writebacks
system.l20.writebacks::total                     4410                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24147                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24184                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24148                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24185                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24148                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24185                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10830746075                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10859504719                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       238571                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       238571                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10830984646                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10859743290                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10830984646                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10859743290                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.331690                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.332024                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.331076                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331410                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.331076                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331410                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 448533.816830                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 449036.748222                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       238571                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       238571                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 448525.121998                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 449028.045896                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 448525.121998                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 449028.045896                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15263                       # number of replacements
system.l21.tagsinuse                      4095.806751                       # Cycle average of tags in use
system.l21.total_refs                          222266                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19359                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.481275                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           52.275426                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.127045                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2968.879904                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1067.524377                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012763                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001740                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.724824                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.260626                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        41182                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41183                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7189                       # number of Writeback hits
system.l21.Writeback_hits::total                 7189                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           75                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   75                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        41257                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41258                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        41257                       # number of overall hits
system.l21.overall_hits::total                  41258                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15230                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15263                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15230                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15263                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15230                       # number of overall misses
system.l21.overall_misses::total                15263                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     27674489                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6964303981                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6991978470                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     27674489                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6964303981                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6991978470                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     27674489                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6964303981                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6991978470                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        56412                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              56446                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7189                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7189                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           75                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               75                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        56487                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               56521                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        56487                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              56521                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.269978                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.270400                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.269620                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.270041                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.269620                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.270041                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 838620.878788                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 457275.376297                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 458099.880102                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 838620.878788                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 457275.376297                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 458099.880102                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 838620.878788                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 457275.376297                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 458099.880102                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2291                       # number of writebacks
system.l21.writebacks::total                     2291                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15230                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15263                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15230                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15263                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15230                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15263                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25293303                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5868849341                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5894142644                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25293303                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5868849341                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5894142644                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25293303                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5868849341                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5894142644                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.269978                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.270400                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.269620                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.270041                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.269620                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.270041                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 766463.727273                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 385347.954104                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 386171.961213                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 766463.727273                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 385347.954104                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 386171.961213                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 766463.727273                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 385347.954104                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 386171.961213                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6650                       # number of replacements
system.l22.tagsinuse                      4095.198558                       # Cycle average of tags in use
system.l22.total_refs                          289871                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10746                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.974781                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          121.084941                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.351424                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2287.725514                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1671.036679                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003748                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.558527                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.407968                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31620                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31622                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10045                       # number of Writeback hits
system.l22.Writeback_hits::total                10045                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          219                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  219                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31839                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31841                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31839                       # number of overall hits
system.l22.overall_hits::total                  31841                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6615                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6650                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6615                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6650                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6615                       # number of overall misses
system.l22.overall_misses::total                 6650                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     53478044                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2982475565                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3035953609                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     53478044                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2982475565                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3035953609                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     53478044                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2982475565                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3035953609                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        38235                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              38272                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10045                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10045                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          219                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              219                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        38454                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               38491                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        38454                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              38491                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.173009                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.173756                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.172024                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.172768                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.172024                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.172768                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 450865.542706                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 456534.377293                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 450865.542706                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 456534.377293                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1527944.114286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 450865.542706                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 456534.377293                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3878                       # number of writebacks
system.l22.writebacks::total                     3878                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6615                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6650                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6615                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6650                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6615                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6650                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2507341283                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2558306327                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2507341283                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2558306327                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     50965044                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2507341283                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2558306327                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173009                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.173756                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.172024                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.172768                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.172024                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.172768                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 379038.742706                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 384707.718346                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 379038.742706                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 384707.718346                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1456144.114286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 379038.742706                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 384707.718346                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6652                       # number of replacements
system.l23.tagsinuse                      4095.185450                       # Cycle average of tags in use
system.l23.total_refs                          289896                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10748                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.972088                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          121.079268                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.638297                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2287.995743                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1670.472142                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029560                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003818                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.558593                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.407830                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31639                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31641                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10051                       # number of Writeback hits
system.l23.Writeback_hits::total                10051                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          221                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  221                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31860                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31862                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31860                       # number of overall hits
system.l23.overall_hits::total                  31862                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6617                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6652                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6617                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6652                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6617                       # number of overall misses
system.l23.overall_misses::total                 6652                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     47558060                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3020294934                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3067852994                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     47558060                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3020294934                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3067852994                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     47558060                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3020294934                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3067852994                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        38256                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              38293                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10051                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10051                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          221                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              221                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        38477                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               38514                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        38477                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              38514                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.172966                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.173713                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.171973                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.172716                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.171973                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.172716                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1358801.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 456444.753514                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 461192.572760                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1358801.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 456444.753514                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 461192.572760                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1358801.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 456444.753514                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 461192.572760                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3878                       # number of writebacks
system.l23.writebacks::total                     3878                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6617                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6652                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6617                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6652                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6617                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6652                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     45044539                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2544865264                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2589909803                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     45044539                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2544865264                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2589909803                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     45044539                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2544865264                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2589909803                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.172966                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.173713                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.171973                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.172716                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.171973                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.172716                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1286986.828571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 384595.022518                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 389343.025105                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1286986.828571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 384595.022518                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 389343.025105                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1286986.828571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 384595.022518                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 389343.025105                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         24176                       # number of replacements
system.l24.tagsinuse                      4095.563423                       # Cycle average of tags in use
system.l24.total_refs                          384114                       # Total number of references to valid blocks.
system.l24.sampled_refs                         28272                       # Sample count of references to valid blocks.
system.l24.avg_refs                         13.586375                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           37.287324                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     9.909433                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2654.878270                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1393.488395                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002419                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.648164                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.340207                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        48648                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  48649                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           14758                       # number of Writeback hits
system.l24.Writeback_hits::total                14758                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          137                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        48785                       # number of demand (read+write) hits
system.l24.demand_hits::total                   48786                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        48785                       # number of overall hits
system.l24.overall_hits::total                  48786                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        24136                       # number of ReadReq misses
system.l24.ReadReq_misses::total                24173                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        24137                       # number of demand (read+write) misses
system.l24.demand_misses::total                 24174                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        24137                       # number of overall misses
system.l24.overall_misses::total                24174                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     36657787                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  12582853267                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    12619511054                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       290935                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       290935                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     36657787                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  12583144202                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     12619801989                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     36657787                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  12583144202                       # number of overall miss cycles
system.l24.overall_miss_latency::total    12619801989                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        72784                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              72822                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        14758                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            14758                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          138                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        72922                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               72960                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        72922                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              72960                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.331611                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.331946                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.007246                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.330998                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.331332                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.330998                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.331332                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst       990751                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 521331.341854                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 522049.851239                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       290935                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       290935                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst       990751                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 521321.796495                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 522040.290767                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst       990751                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 521321.796495                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 522040.290767                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4411                       # number of writebacks
system.l24.writebacks::total                     4411                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        24136                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           24173                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        24137                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            24174                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        24137                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           24174                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     34000195                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  10849200362                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  10883200557                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       219135                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       219135                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     34000195                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  10849419497                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  10883419692                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     34000195                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  10849419497                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  10883419692                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.331611                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.331946                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.330998                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.331332                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.330998                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.331332                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 918924.189189                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 449502.832367                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 450221.344351                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       219135                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       219135                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 918924.189189                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 449493.288188                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 450211.785058                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 918924.189189                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 449493.288188                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 450211.785058                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         28825                       # number of replacements
system.l25.tagsinuse                      4095.910539                       # Cycle average of tags in use
system.l25.total_refs                          391123                       # Total number of references to valid blocks.
system.l25.sampled_refs                         32921                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.880654                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.239241                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     4.864204                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3339.760703                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           741.046390                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002500                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001188                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.815371                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.180920                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        53091                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  53092                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           21668                       # number of Writeback hits
system.l25.Writeback_hits::total                21668                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           79                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   79                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        53170                       # number of demand (read+write) hits
system.l25.demand_hits::total                   53171                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        53170                       # number of overall hits
system.l25.overall_hits::total                  53171                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        28784                       # number of ReadReq misses
system.l25.ReadReq_misses::total                28825                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        28784                       # number of demand (read+write) misses
system.l25.demand_misses::total                 28825                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        28784                       # number of overall misses
system.l25.overall_misses::total                28825                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     48916637                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  14844553595                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    14893470232                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     48916637                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  14844553595                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     14893470232                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     48916637                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  14844553595                       # number of overall miss cycles
system.l25.overall_miss_latency::total    14893470232                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           42                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        81875                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              81917                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        21668                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            21668                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           79                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               79                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           42                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        81954                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               81996                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           42                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        81954                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              81996                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.976190                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.351560                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.351881                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.976190                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.351221                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.351542                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.976190                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.351221                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.351542                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1193088.707317                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 515722.401160                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 516685.871015                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1193088.707317                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 515722.401160                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 516685.871015                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1193088.707317                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 515722.401160                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 516685.871015                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                5255                       # number of writebacks
system.l25.writebacks::total                     5255                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        28784                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           28825                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        28784                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            28825                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        28784                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           28825                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     45972837                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  12777104537                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  12823077374                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     45972837                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  12777104537                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  12823077374                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     45972837                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  12777104537                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  12823077374                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.351560                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.351881                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.976190                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.351221                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.351542                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.976190                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.351221                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.351542                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1121288.707317                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 443896.072019                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 444859.579324                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1121288.707317                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 443896.072019                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 444859.579324                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1121288.707317                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 443896.072019                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 444859.579324                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         28808                       # number of replacements
system.l26.tagsinuse                      4095.911447                       # Cycle average of tags in use
system.l26.total_refs                          391164                       # Total number of references to valid blocks.
system.l26.sampled_refs                         32904                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.888038                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.247422                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.674434                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3339.522699                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           741.466892                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002502                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001141                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.815313                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.181022                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        53088                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  53089                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           21712                       # number of Writeback hits
system.l26.Writeback_hits::total                21712                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   78                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        53166                       # number of demand (read+write) hits
system.l26.demand_hits::total                   53167                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        53166                       # number of overall hits
system.l26.overall_hits::total                  53167                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        28767                       # number of ReadReq misses
system.l26.ReadReq_misses::total                28808                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        28767                       # number of demand (read+write) misses
system.l26.demand_misses::total                 28808                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        28767                       # number of overall misses
system.l26.overall_misses::total                28808                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     37480224                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  15180760186                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    15218240410                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     37480224                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  15180760186                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     15218240410                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     37480224                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  15180760186                       # number of overall miss cycles
system.l26.overall_miss_latency::total    15218240410                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        81855                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              81897                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        21712                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            21712                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               78                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        81933                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               81975                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        81933                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              81975                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.351439                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.351759                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.351104                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.351424                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.351104                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.351424                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 914151.804878                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 527714.401432                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 528264.385240                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 914151.804878                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 527714.401432                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 528264.385240                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 914151.804878                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 527714.401432                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 528264.385240                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5256                       # number of writebacks
system.l26.writebacks::total                     5256                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        28767                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           28808                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        28767                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            28808                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        28767                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           28808                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     34533947                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  13114012470                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  13148546417                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     34533947                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  13114012470                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  13148546417                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     34533947                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  13114012470                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  13148546417                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.351439                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.351759                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.351104                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.351424                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.351104                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.351424                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 842291.390244                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 455870.006257                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 456419.967266                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 842291.390244                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 455870.006257                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 456419.967266                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 842291.390244                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 455870.006257                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 456419.967266                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8894                       # number of replacements
system.l27.tagsinuse                      4095.370365                       # Cycle average of tags in use
system.l27.total_refs                          304854                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12987                       # Sample count of references to valid blocks.
system.l27.avg_refs                         23.473781                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.610498                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.621165                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2519.968378                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1485.170325                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019192                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002837                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.615227                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.362590                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        34006                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  34008                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10543                       # number of Writeback hits
system.l27.Writeback_hits::total                10543                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          163                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  163                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        34169                       # number of demand (read+write) hits
system.l27.demand_hits::total                   34171                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        34169                       # number of overall hits
system.l27.overall_hits::total                  34171                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8854                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8893                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8854                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8893                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8854                       # number of overall misses
system.l27.overall_misses::total                 8893                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30790767                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3969751354                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     4000542121                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30790767                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3969751354                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      4000542121                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30790767                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3969751354                       # number of overall miss cycles
system.l27.overall_miss_latency::total     4000542121                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        42860                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              42901                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10543                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10543                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          163                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              163                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        43023                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               43064                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        43023                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              43064                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206580                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207291                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205797                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206507                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205797                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206507                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 789506.846154                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448356.827874                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 449852.931632                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 789506.846154                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448356.827874                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 449852.931632                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 789506.846154                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448356.827874                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 449852.931632                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4674                       # number of writebacks
system.l27.writebacks::total                     4674                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8853                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8892                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8853                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8892                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8853                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8892                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27989291                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3333491939                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3361481230                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27989291                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3333491939                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3361481230                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27989291                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3333491939                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3361481230                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206556                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207268                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205774                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206483                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205774                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206483                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 717674.128205                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376538.115780                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 378034.326361                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 717674.128205                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376538.115780                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 378034.326361                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 717674.128205                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376538.115780                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 378034.326361                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.043305                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012378268                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1917383.083333                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.043305                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059364                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.844621                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12370219                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12370219                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12370219                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12370219                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12370219                       # number of overall hits
system.cpu0.icache.overall_hits::total       12370219                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     39535352                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     39535352                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     39535352                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     39535352                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     39535352                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     39535352                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12370273                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12370273                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12370273                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12370273                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12370273                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12370273                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 732136.148148                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 732136.148148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 732136.148148                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     31839228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     31839228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     31839228                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 837874.421053                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180701085                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2468.796418                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.195017                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.804983                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914824                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085176                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8578631                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8578631                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19701                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19701                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15687295                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15687295                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15687295                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15687295                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186434                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186434                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187271                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187271                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187271                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187271                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42765541561                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42765541561                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     72407784                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     72407784                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42837949345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42837949345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42837949345                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42837949345                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8765065                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8765065                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15874566                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15874566                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15874566                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15874566                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021270                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021270                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011797                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011797                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011797                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011797                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229387.030054                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229387.030054                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86508.702509                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86508.702509                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228748.441270                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228748.441270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228748.441270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228748.441270                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14778                       # number of writebacks
system.cpu0.dcache.writebacks::total            14778                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       113634                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       113634                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114333                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114333                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114333                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114333                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72800                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72800                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15961781499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15961781499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9220437                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9220437                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15971001936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15971001936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15971001936                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15971001936                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004595                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004595                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004595                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004595                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219255.240371                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219255.240371                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66814.760870                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66814.760870                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 218966.820258                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 218966.820258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 218966.820258                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 218966.820258                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               559.332947                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926387232                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1651314.139037                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.326674                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.006273                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.053408                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842959                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.896367                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12568685                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12568685                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12568685                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12568685                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12568685                       # number of overall hits
system.cpu1.icache.overall_hits::total       12568685                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     39866622                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     39866622                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     39866622                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     39866622                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     39866622                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     39866622                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12568734                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12568734                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12568734                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12568734                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12568734                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12568734                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 813604.530612                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 813604.530612                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 813604.530612                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 813604.530612                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 813604.530612                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 813604.530612                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28030818                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28030818                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28030818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28030818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28030818                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28030818                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 824435.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 824435.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 824435.823529                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 824435.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 824435.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 824435.823529                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 56487                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               224152864                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 56743                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3950.317466                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   202.005545                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    53.994455                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.789084                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.210916                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18483770                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18483770                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3549995                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3549995                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8383                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8383                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8329                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22033765                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22033765                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22033765                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22033765                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       194623                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       194623                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          362                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          362                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       194985                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        194985                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       194985                       # number of overall misses
system.cpu1.dcache.overall_misses::total       194985                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  46740521094                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  46740521094                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     31621272                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     31621272                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  46772142366                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  46772142366                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  46772142366                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  46772142366                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18678393                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18678393                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3550357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3550357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8329                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8329                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22228750                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22228750                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22228750                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22228750                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010420                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010420                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008772                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008772                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008772                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008772                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 240159.287926                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 240159.287926                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87351.580110                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87351.580110                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 239875.592307                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 239875.592307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 239875.592307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 239875.592307                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7189                       # number of writebacks
system.cpu1.dcache.writebacks::total             7189                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       138211                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       138211                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          287                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          287                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138498                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138498                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138498                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138498                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        56412                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56412                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           75                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        56487                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56487                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        56487                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56487                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9788690275                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9788690275                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4931625                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4931625                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9793621900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9793621900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9793621900                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9793621900                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002541                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173521.418758                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 173521.418758                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        65755                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        65755                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 173378.333068                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 173378.333068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 173378.333068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 173378.333068                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               491.471903                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010350798                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2053558.532520                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.471903                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058449                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.787615                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12988278                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12988278                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12988278                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12988278                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12988278                       # number of overall hits
system.cpu2.icache.overall_hits::total       12988278                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     82891955                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82891955                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     82891955                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82891955                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     82891955                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82891955                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12988328                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12988328                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12988328                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12988328                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12988328                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12988328                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1657839.100000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1657839.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1657839.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1657839.100000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       854226                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       284742                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     53899024                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     53899024                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     53899024                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     53899024                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1456730.378378                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1456730.378378                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 38454                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164458169                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 38710                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4248.467295                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.229280                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.770720                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911052                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088948                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10360042                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10360042                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7696117                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7696117                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19956                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19956                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18718                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18718                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18056159                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18056159                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18056159                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18056159                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        98908                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        98908                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2219                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2219                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       101127                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        101127                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       101127                       # number of overall misses
system.cpu2.dcache.overall_misses::total       101127                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13422184799                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13422184799                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    143487009                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    143487009                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13565671808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13565671808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13565671808                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13565671808                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10458950                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10458950                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7698336                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7698336                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18718                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18718                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18157286                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18157286                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18157286                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18157286                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009457                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009457                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005569                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005569                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005569                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005569                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135703.732752                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135703.732752                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64662.915277                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64662.915277                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 134144.905001                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134144.905001                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 134144.905001                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134144.905001                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10045                       # number of writebacks
system.cpu2.dcache.writebacks::total            10045                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        60673                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        60673                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2000                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2000                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62673                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62673                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62673                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62673                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38235                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38235                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          219                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          219                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        38454                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        38454                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        38454                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        38454                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5095296600                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5095296600                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     16007040                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     16007040                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5111303640                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5111303640                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5111303640                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5111303640                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 133262.628482                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 133262.628482                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73091.506849                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73091.506849                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 132919.946950                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 132919.946950                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 132919.946950                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 132919.946950                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               491.299024                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1010344964                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2053546.674797                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.299024                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058172                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.787338                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12982444                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12982444                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12982444                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12982444                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12982444                       # number of overall hits
system.cpu3.icache.overall_hits::total       12982444                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     71738524                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     71738524                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     71738524                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     71738524                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     71738524                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     71738524                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12982493                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12982493                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12982493                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12982493                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12982493                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12982493                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1464051.510204                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1464051.510204                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1464051.510204                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1464051.510204                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1464051.510204                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1464051.510204                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     47998678                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     47998678                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     47998678                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     47998678                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     47998678                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     47998678                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1297261.567568                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1297261.567568                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1297261.567568                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1297261.567568                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1297261.567568                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1297261.567568                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 38477                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164454434                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 38733                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4245.848088                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.226848                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.773152                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911042                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088958                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10355403                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10355403                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7696994                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7696994                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19981                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19981                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18720                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18720                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18052397                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18052397                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18052397                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18052397                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        98903                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        98903                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2229                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2229                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       101132                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        101132                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       101132                       # number of overall misses
system.cpu3.dcache.overall_misses::total       101132                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  13500432883                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13500432883                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    144105435                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    144105435                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  13644538318                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13644538318                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  13644538318                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13644538318                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10454306                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10454306                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7699223                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7699223                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18720                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18720                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18153529                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18153529                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18153529                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18153529                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009461                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009461                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000290                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005571                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005571                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005571                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005571                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 136501.753061                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136501.753061                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64650.262450                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64650.262450                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 134918.110173                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134918.110173                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 134918.110173                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134918.110173                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        11025                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets  5512.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10051                       # number of writebacks
system.cpu3.dcache.writebacks::total            10051                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        60647                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        60647                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2008                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2008                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        62655                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        62655                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        62655                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        62655                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        38256                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        38256                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          221                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        38477                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        38477                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        38477                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        38477                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5134283754                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5134283754                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     16120093                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     16120093                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5150403847                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5150403847                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5150403847                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5150403847                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002120                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002120                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134208.588300                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 134208.588300                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72941.597285                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72941.597285                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 133856.689633                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 133856.689633                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 133856.689633                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 133856.689633                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               527.143269                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1012379497                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1917385.410985                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.143269                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059524                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.844781                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12371448                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12371448                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12371448                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12371448                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12371448                       # number of overall hits
system.cpu4.icache.overall_hits::total       12371448                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           60                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           60                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           60                       # number of overall misses
system.cpu4.icache.overall_misses::total           60                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     64120941                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     64120941                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     64120941                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     64120941                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     64120941                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     64120941                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12371508                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12371508                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12371508                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12371508                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12371508                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12371508                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1068682.350000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1068682.350000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1068682.350000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1068682.350000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1068682.350000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1068682.350000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           22                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           22                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     37030420                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     37030420                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     37030420                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     37030420                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     37030420                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     37030420                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 974484.736842                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 974484.736842                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 974484.736842                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 974484.736842                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 974484.736842                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 974484.736842                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 72922                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               180688812                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 73178                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2469.168493                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.197448                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.802552                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.914834                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.085166                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8573077                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8573077                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7101749                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7101749                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19912                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19912                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16572                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16572                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15674826                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15674826                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15674826                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15674826                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       186829                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       186829                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          841                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          841                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       187670                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        187670                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       187670                       # number of overall misses
system.cpu4.dcache.overall_misses::total       187670                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  42934519451                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  42934519451                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     72491809                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     72491809                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  43007011260                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  43007011260                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  43007011260                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  43007011260                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8759906                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8759906                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7102590                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7102590                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16572                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16572                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15862496                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15862496                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15862496                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15862496                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021328                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021328                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000118                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011831                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011831                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011831                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011831                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 229806.504617                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 229806.504617                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86197.156956                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86197.156956                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 229162.952310                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 229162.952310                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 229162.952310                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 229162.952310                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        14758                       # number of writebacks
system.cpu4.dcache.writebacks::total            14758                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       114045                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       114045                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          703                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       114748                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       114748                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       114748                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       114748                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        72784                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        72784                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          138                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        72922                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        72922                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        72922                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        72922                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  15978925783                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  15978925783                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9187361                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9187361                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  15988113144                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  15988113144                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  15988113144                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  15988113144                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004597                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004597                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 219538.989105                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 219538.989105                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66575.079710                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66575.079710                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 219249.515153                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 219249.515153                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 219249.515153                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 219249.515153                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     3                       # number of replacements
system.cpu5.icache.tagsinuse               580.703752                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1037072220                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1772773.025641                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    40.528116                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   540.175635                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.064949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.865666                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.930615                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12130894                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12130894                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12130894                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12130894                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12130894                       # number of overall hits
system.cpu5.icache.overall_hits::total       12130894                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     64090082                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     64090082                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     64090082                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     64090082                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     64090082                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     64090082                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12130949                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12130949                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12130949                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12130949                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12130949                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12130949                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1165274.218182                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1165274.218182                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1165274.218182                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1165274.218182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1165274.218182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1165274.218182                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     49352232                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     49352232                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     49352232                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     49352232                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     49352232                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     49352232                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1175053.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1175053.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1175053.142857                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1175053.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1175053.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1175053.142857                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 81954                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               448729155                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 82210                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5458.328123                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.908066                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.091934                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437141                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562859                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     31774898                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31774898                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     17399208                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      17399208                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8512                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8512                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8488                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8488                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     49174106                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        49174106                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     49174106                       # number of overall hits
system.cpu5.dcache.overall_hits::total       49174106                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       294478                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       294478                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          290                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          290                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       294768                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        294768                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       294768                       # number of overall misses
system.cpu5.dcache.overall_misses::total       294768                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  72783222013                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  72783222013                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     28367481                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     28367481                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  72811589494                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  72811589494                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  72811589494                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  72811589494                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     32069376                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     32069376                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     17399498                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     17399498                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8488                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8488                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     49468874                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     49468874                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     49468874                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     49468874                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009183                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009183                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005959                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005959                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005959                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005959                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 247160.134248                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 247160.134248                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 97818.900000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 97818.900000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 247013.208673                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 247013.208673                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 247013.208673                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 247013.208673                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21668                       # number of writebacks
system.cpu5.dcache.writebacks::total            21668                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       212603                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       212603                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          211                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          211                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       212814                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       212814                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       212814                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       212814                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        81875                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        81875                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           79                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        81954                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        81954                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        81954                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        81954                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  18718288305                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  18718288305                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5447961                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5447961                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  18723736266                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  18723736266                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  18723736266                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  18723736266                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001657                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001657                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 228620.315176                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 228620.315176                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68961.531646                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68961.531646                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 228466.411231                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 228466.411231                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 228466.411231                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 228466.411231                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               580.640696                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1037047978                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1772731.586325                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    40.502656                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.138040                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.064908                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.865606                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.930514                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12106652                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12106652                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12106652                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12106652                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12106652                       # number of overall hits
system.cpu6.icache.overall_hits::total       12106652                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           55                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           55                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           55                       # number of overall misses
system.cpu6.icache.overall_misses::total           55                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     48695986                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     48695986                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     48695986                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     48695986                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     48695986                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     48695986                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12106707                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12106707                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12106707                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12106707                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12106707                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12106707                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 885381.563636                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 885381.563636                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 885381.563636                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 885381.563636                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 885381.563636                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 885381.563636                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     37934984                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     37934984                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     37934984                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     37934984                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     37934984                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     37934984                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 903213.904762                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 903213.904762                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 903213.904762                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 903213.904762                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 903213.904762                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 903213.904762                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 81933                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               448689113                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 82189                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5459.235579                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908030                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091970                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437141                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562859                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31747215                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31747215                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17386866                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17386866                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8501                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8501                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8482                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8482                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     49134081                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        49134081                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     49134081                       # number of overall hits
system.cpu6.dcache.overall_hits::total       49134081                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       295117                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       295117                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          279                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          279                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       295396                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        295396                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       295396                       # number of overall misses
system.cpu6.dcache.overall_misses::total       295396                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  74140096859                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  74140096859                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     29209098                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     29209098                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  74169305957                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  74169305957                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  74169305957                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  74169305957                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     32042332                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     32042332                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17387145                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17387145                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49429477                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49429477                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49429477                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49429477                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009210                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009210                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005976                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005976                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005976                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005976                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 251222.724746                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 251222.724746                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 104692.107527                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 104692.107527                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 251084.327333                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 251084.327333                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 251084.327333                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 251084.327333                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21712                       # number of writebacks
system.cpu6.dcache.writebacks::total            21712                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       213262                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       213262                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          201                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          201                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       213463                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       213463                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       213463                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       213463                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81855                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81855                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        81933                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        81933                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        81933                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        81933                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  19055307453                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  19055307453                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5357435                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5357435                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  19060664888                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  19060664888                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  19060664888                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  19060664888                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001658                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001658                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001658                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001658                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 232793.445153                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 232793.445153                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68685.064103                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68685.064103                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 232637.214407                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 232637.214407                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 232637.214407                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 232637.214407                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               514.804183                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1007096194                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1951736.810078                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.804183                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063789                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.825007                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12833092                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12833092                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12833092                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12833092                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12833092                       # number of overall hits
system.cpu7.icache.overall_hits::total       12833092                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     35735003                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35735003                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     35735003                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35735003                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     35735003                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35735003                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12833144                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12833144                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12833144                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12833144                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12833144                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12833144                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 687211.596154                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 687211.596154                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 687211.596154                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 687211.596154                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 687211.596154                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 687211.596154                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31290781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31290781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31290781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31290781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31290781                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31290781                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 763189.780488                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 763189.780488                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 763189.780488                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 763189.780488                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 763189.780488                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 763189.780488                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 43023                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166521729                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 43279                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3847.633471                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.570727                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.429273                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912386                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087614                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8829498                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8829498                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7431919                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7431919                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19532                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19532                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17897                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17897                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     16261417                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        16261417                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     16261417                       # number of overall hits
system.cpu7.dcache.overall_hits::total       16261417                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       137531                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       137531                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          965                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          965                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       138496                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        138496                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       138496                       # number of overall misses
system.cpu7.dcache.overall_misses::total       138496                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  25384739787                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  25384739787                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     81111365                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     81111365                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  25465851152                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  25465851152                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  25465851152                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  25465851152                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8967029                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8967029                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7432884                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7432884                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17897                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17897                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16399913                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16399913                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16399913                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16399913                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015337                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015337                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008445                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008445                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008445                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008445                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 184574.676160                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 184574.676160                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84053.227979                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84053.227979                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 183874.271835                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 183874.271835                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 183874.271835                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 183874.271835                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10543                       # number of writebacks
system.cpu7.dcache.writebacks::total            10543                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        94671                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        94671                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          802                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          802                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        95473                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        95473                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        95473                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        95473                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        42860                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        42860                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        43023                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        43023                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        43023                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        43023                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6259471911                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6259471911                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10513737                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10513737                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6269985648                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6269985648                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6269985648                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6269985648                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004780                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002623                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002623                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146044.608283                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146044.608283                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64501.453988                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64501.453988                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145735.668085                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145735.668085                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145735.668085                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145735.668085                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
