Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 13 Nov 2018 15:24:30 -0000
Received: from icoremail.net (unknown [209.85.215.177])
	by mail-app2 (Coremail) with SMTP id by_KCgC3f0FSzupbyGWGAQ--.40066S3;
	Tue, 13 Nov 2018 21:15:09 +0800 (CST)
Received: from mail-pg1-f177.google.com (unknown [209.85.215.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAnBkJRzupbxYM4AA--.7835S3;
	Tue, 13 Nov 2018 21:14:57 +0800 (CST)
Received: by mail-pg1-f177.google.com with SMTP id w7so5668378pgp.13
        for <xuliker@zju.edu.cn>; Tue, 13 Nov 2018 05:14:57 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:in-reply-to:references:sender
         :precedence:list-id;
        bh=AZmJvOtZU3MZJIgqoGvrmg8/D3G6P03ge5GVA1C0YYk=;
        b=U18WoMaIP5q07YyISH7/OqXNP1Ma7eddZhTQEihlhJU9DnFMefiYECzMuntN+4rSJD
         kx86kZ3hSwO7jeX13UcGhTw7Z0lYPN0yiC0MUJBAzDTNej46VFoR76YnkyL9ouZQQ4Bj
         qrZOXPAeHpG1vdrMmWeeqKkiX8Wi9T9j6WH0DB2GnD2cA45NAS+dF8grN13tIKOJuA/b
         2t9Yk9ELBrA1rXUxofXhwieu+JV1uBW9nKNY045RRq63lRJA7Z97WdO44wAqUKn4o+ZJ
         E+96+wQl+Z2Dyj641l2oO3eFBjFHl1m7Te8KdW7Rh9h5KnUiETFb850aZrS00Ijz0Kgu
         k3qQ==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gL9gVUoFX1hY6N6xSDir6YLvIskPFuPFnYMHdTlzGr9XkFqWPue
	/epHtI5lOdSpzfBOlQ4g5Muchuk0/22BbM3U8Y/NG1VkBS/VyQcdtQ==
X-Received: by 2002:a63:bc02:: with SMTP id q2mr4768841pge.116.1542114897349;
        Tue, 13 Nov 2018 05:14:57 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp4450763pjt;
        Tue, 13 Nov 2018 05:14:56 -0800 (PST)
X-Google-Smtp-Source: AJdET5eF6C8PdBgS4L1LgIr6khcu3LoKOGOAmlp0ShZ8cfaKpFjJ42i0+DzjITKKqgZf9z3aycKz
X-Received: by 2002:a65:58ca:: with SMTP id e10mr4298775pgu.99.1542114896012;
        Tue, 13 Nov 2018 05:14:56 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542114895; cv=none;
        d=google.com; s=arc-20160816;
        b=v4hM+A0CPWncOdM018bxFf8hlB67Mbs8o6j3OTMyKo+k+tD5RHyBiK2yMozjnkq7TQ
         atfpOZvNJ50KKJnXI7AR4hkbYJ4jTTz5wTMBGuLYSesLO6336AuImrILzDruQvJFE9ny
         5By35Jf1VTWMszEfUKqRChx56B30Q5QR5MCjWdrNmTemRiguOU8lwDvoVn1Xs0qPmLd8
         2WVL2mxnx6aQTp5YhhmWngj7O/6sSitRMT+GMBJKsWoBdZ6PQbgdWZOS42rUK/dGoNox
         PbEZJhmI7I+FhN+ZUdm7hJNUXC95FtloHpWMWUpkFYMF310YoNcBuQws21sTqro86t0F
         StNA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from;
        bh=AZmJvOtZU3MZJIgqoGvrmg8/D3G6P03ge5GVA1C0YYk=;
        b=BpvCw3tyiau94nLKqtIjxiElJxziKnqbSUuCZ9n/KMUvzF1uPK+wjhlAtfehDyL0Lz
         JaBwRVpwJvO/wtVouDp8KRh/CUbQsIVtb0HgKAWQSYwGbqxrvjkVXCC8xm8Kb/CXhPKw
         EuJdY5NhW++QmttjACwmvaOA2NzYJZq3RFDWbjTgvIAqkjBiG7Ziwzw+WDVj/SPu4QeV
         Tstlto9HC4kKTjvQOP7vn/L6hkqqP2az3Mma9zsAJLm/Y8AHfeF9u3BTDAre/o653oEg
         aKd+UuXe59hNpb66c0oB9LcWnLCAYvKi9GQ9r7EnyYqIg668Au6vCVK2ZjLBohomISku
         1Sjg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id b34-v6si21199604pld.276.2018.11.13.05.14.40;
        Tue, 13 Nov 2018 05:14:55 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2387432AbeKMXMj (ORCPT <rfc822;vincent.riesop@gmail.com>
        + 99 others); Tue, 13 Nov 2018 18:12:39 -0500
Received: from relmlor1.renesas.com ([210.160.252.171]:37381 "EHLO
        relmlie5.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL)
        by vger.kernel.org with ESMTP id S1732728AbeKMXMj (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 13 Nov 2018 18:12:39 -0500
X-Greylist: delayed 304 seconds by postgrey-1.27 at vger.kernel.org; Tue, 13 Nov 2018 18:12:38 EST
Received: from unknown (HELO relmlir4.idc.renesas.com) ([10.200.68.154])
  by relmlie5.idc.renesas.com with ESMTP; 13 Nov 2018 22:09:29 +0900
Received: from relmlii2.idc.renesas.com (relmlii2.idc.renesas.com [10.200.68.66])
        by relmlir4.idc.renesas.com (Postfix) with ESMTP id 86026B6BC7;
        Tue, 13 Nov 2018 22:09:29 +0900 (JST)
X-IronPort-AV: E=Sophos;i="5.54,499,1534777200"; 
   d="scan'208";a="297422162"
Received: from unknown (HELO vbox.ree.adwin.renesas.com) ([10.226.37.67])
  by relmlii2.idc.renesas.com with ESMTP; 13 Nov 2018 22:09:26 +0900
From: Phil Edworthy <phil.edworthy@renesas.com>
To: Marc Zyngier <marc.zyngier@arm.com>,
        Thomas Gleixner <tglx@linutronix.de>,
        Jason Cooper <jason@lakedaemon.net>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>
Cc: Geert Uytterhoeven <geert@linux-m68k.org>,
        linux-renesas-soc@vger.kernel.org, linux-kernel@vger.kernel.org,
        Phil Edworthy <phil.edworthy@renesas.com>,
        devicetree@vger.kernel.org
Subject: [PATCH v3 1/2] dt-bindings/interrupt-controller: rzn1: Add RZ/N1 gpio irq mux binding
Date: Tue, 13 Nov 2018 13:09:09 +0000
Message-Id: <20181113130910.22130-2-phil.edworthy@renesas.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20181113130910.22130-1-phil.edworthy@renesas.com>
References: <20181113130910.22130-1-phil.edworthy@renesas.com>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAnBkJRzupbxYM4AA--.7835S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxXr43GF15Jr1xGF13JrWUJwb_yoW5tFW7pF
	WUCws3Xr4vqF1Yqa13K3W0vas5Zwn5CF1fC3s2yw4xtrnrKa48ZrsFqFyrZFy3GFZ7Z343
	XF4F9w18G3sxAw7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU92b7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc2IjII80xcxEwVAKI48JMxvI42IY
	6xIIjxv20xvE14v26r4j6ryUMxvI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0x
	vEx4A2jsIE14v26rxl6s0DMxvI42IY6I8E87Iv6xkF7I0E14v26rxl6s0DMxAIw28IcxkI
	7VAKI48JMxAIw28IcVAKzI0EY4vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r
	1j6r4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CE
	b7AF67AKxVWUtVW8ZwCIc40Y0x0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Zr0_Wr1UYx
	BIdaVFxhVjvjDU0xZFpf9x07jJWrAUUUUU=

Add device binding documentation for the Renesas RZ/N1 GPIO interrupt
multiplexer.

Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com>
---
v3:
 - Use 'interrupt-map' DT property correctly.
v2:
 - Use interrupt-map to allow the GPIO controller info to be specified
   as part of the irq.
 - Don't show status in binding examples.
 - Don't show the soc/board split in binding doc.
---
 .../interrupt-controller/renesas,rzn1-mux.txt | 73 +++++++++++++++++++
 1 file changed, 73 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/renesas,rzn1-mux.txt

diff --git a/Documentation/devicetree/bindings/interrupt-controller/renesas,rzn1-mux.txt b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzn1-mux.txt
new file mode 100644
index 000000000000..6515880e25cc
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/renesas,rzn1-mux.txt
@@ -0,0 +1,73 @@
+* Renesas RZ/N1 GPIO Interrupt Multiplexer
+
+On Renesas RZ/N1 devices, there are several GPIO Controllers each with a number
+of interrupt outputs. All of the interrupts from the GPIO Controllers are passed
+to the GPIO Interrupt Multiplexer, which selects a sub-set of the interrupts to
+pass onto the system interrupt controller.
+
+A single node in the device tree is used to describe the GPIO IRQ Muxer.
+
+Required properties:
+- compatible: SoC-specific compatible string "renesas,<soc-specific>-gpioirqmux"
+  followed by "renesas,rzn1-gpioirqmux" as fallback. The SoC-specific compatible
+  strings must be one of:
+	"renesas,r9a06g032-gpioirqmux" for RZ/N1D
+	"renesas,r9a06g033-gpioirqmux" for RZ/N1S
+- reg: Base address and size of GPIO IRQ Muxer registers.
+- interrupts: List of output interrupts.
+- #interrupt-cells: Numder of cells in the input interrupt specifier, must be 1.
+- #address-cells: Must be 0.
+- interrupt-map-mask: must be 127.
+- interrupt-map: Standard property detailing the maps between input irqs and the
+  corresponding output irq. This consist of a list of:
+	<input-irq-spec phandle-to-interrupt-controller output-irq-spec>
+  The input-irq-spec is from 0 to 95, corresponding to the outputs of the GPIO
+  Controllers.
+
+Example:
+
+	The following is an example for the RZ/N1D SoC.
+
+	gpioirqmux: gpioirqmux@51000480 {
+		compatible = "renesas,r9a06g032-gpioirqmux",
+				"renesas,rzn1-gpioirqmux";
+		reg = <0x51000480 0x20>;
+		interrupts =
+			<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
+			<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
+
+		#interrupt-cells = <1>;
+		#address-cells = <0>;
+		interrupt-map-mask = <127>;
+		interrupt-map =
+			/* gpio2a 24, pin 146: ETH Port 1 IRQ */
+			<88 &gic GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
+			/* gpio2a 26, pin 148: TouchSCRN_IRQ */
+			<90 &gic GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
+	};
+
+	gpio2: gpio@5000d000 {
+		compatible = "snps,dw-apb-gpio";
+		reg = <0x5000d000 0x80>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clock-names = "bus";
+		clocks = <&sysctrl R9A06G032_HCLK_GPIO2>;
+
+		gpio2a: gpio-controller@0 {
+			compatible = "snps,dw-apb-gpio-port";
+			bank-name = "gpio2a";
+			gpio-controller;
+			#gpio-cells = <2>;
+			snps,nr-gpios = <32>;
+			reg = <0>;
+
+			interrupt-controller;
+			interrupt-parent = <&gpioirqmux>;
+			interrupts =  < 64 65 66 67 68 69 70 71
+					72 73 74 75 76 77 78 79
+					80 81 82 83 84 85 86 87
+					88 89 90 91 92 93 94 95 >;
+			#interrupt-cells = <2>;
+		};
+	};
-- 
2.17.1
