Analysis & Synthesis report for basicfunctions
Sun Sep 26 10:33:34 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Parameter Settings for User Entity Instance: mux2:inst12|lpm_mux:LPM_MUX_component
 15. Parameter Settings for User Entity Instance: cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component
 16. Parameter Settings for User Entity Instance: cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component
 17. Parameter Settings for User Entity Instance: cnter8Bits:inst|lpm_counter:LPM_COUNTER_component
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Sep 26 10:33:34 2021       ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; basicfunctions                              ;
; Top-level Entity Name       ; basicfunctions                              ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 106                                         ;
; Total pins                  ; 39                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 1 / 1 ( 100 % )                             ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M160ZE64C5        ;                    ;
; Top-level entity name                                            ; basicfunctions     ; basicfunctions     ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; basicfunctions.bdf               ; yes             ; User Block Diagram/Schematic File  ; D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/basicfunctions.bdf             ;         ;
; cnter8Bits.v                     ; yes             ; User Wizard-Generated File         ; D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v                   ;         ;
; osc.v                            ; yes             ; User Wizard-Generated File         ; D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v                          ;         ;
; mux2.v                           ; yes             ; User Wizard-Generated File         ; D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v                         ;         ;
; ad7864Drv.v                      ; yes             ; User Verilog HDL File              ; D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v                    ;         ;
; Parallel2Serial4OneAD7265New.v   ; yes             ; User Verilog HDL File              ; D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v ;         ;
; DelayDrv.v                       ; yes             ; User Verilog HDL File              ; D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/DelayDrv.v                     ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                              ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                           ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                             ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                             ;         ;
; db/mux_i6c.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/mux_i6c.tdf                 ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                          ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                             ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                          ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                               ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                  ;         ;
; db/cntr_p4h.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/cntr_p4h.tdf                ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Total logic elements                        ; 106      ;
;     -- Combinational with no register       ; 57       ;
;     -- Register only                        ; 13       ;
;     -- Combinational with a register        ; 36       ;
;                                             ;          ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 18       ;
;     -- 3 input functions                    ; 25       ;
;     -- 2 input functions                    ; 42       ;
;     -- 1 input functions                    ; 6        ;
;     -- 0 input functions                    ; 2        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 77       ;
;     -- arithmetic mode                      ; 29       ;
;     -- qfbk mode                            ; 0        ;
;     -- register cascade mode                ; 0        ;
;     -- synchronous clear/load mode          ; 0        ;
;     -- asynchronous clear/load mode         ; 0        ;
;                                             ;          ;
; Total registers                             ; 49       ;
; Total logic cells in carry chains           ; 34       ;
; I/O pins                                    ; 39       ;
; UFM blocks                                  ; 1        ;
; Maximum fan-out node                        ; CLOCKPIN ;
; Maximum fan-out                             ; 33       ;
; Total fan-out                               ; 330      ;
; Average fan-out                             ; 2.26     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                              ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                        ; Entity Name                  ; Library Name ;
+---------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------+------------------------------+--------------+
; |basicfunctions                                         ; 106 (0)     ; 49           ; 1          ; 39   ; 0            ; 57 (0)       ; 13 (0)            ; 36 (0)           ; 34 (0)          ; 0 (0)      ; |basicfunctions                                                                            ; basicfunctions               ; work         ;
;    |DelayDrv:inst18|                                    ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |basicfunctions|DelayDrv:inst18                                                            ; DelayDrv                     ; work         ;
;    |Parallel2Serial4OneAD7265New:inst17|                ; 54 (54)     ; 24           ; 0          ; 0    ; 0            ; 30 (30)      ; 13 (13)           ; 11 (11)          ; 4 (4)           ; 0 (0)      ; |basicfunctions|Parallel2Serial4OneAD7265New:inst17                                        ; Parallel2Serial4OneAD7265New ; work         ;
;    |ad7864Drv:inst13|                                   ; 27 (27)     ; 0            ; 0          ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |basicfunctions|ad7864Drv:inst13                                                           ; ad7864Drv                    ; work         ;
;    |cnter8Bits:inst1|                                   ; 8 (0)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |basicfunctions|cnter8Bits:inst1                                                           ; cnter8Bits                   ; work         ;
;       |lpm_counter:LPM_COUNTER_component|               ; 8 (0)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |basicfunctions|cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component                         ; lpm_counter                  ; work         ;
;          |cntr_p4h:auto_generated|                      ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |basicfunctions|cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated ; cntr_p4h                     ; work         ;
;    |cnter8Bits:inst3|                                   ; 7 (0)       ; 7            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; 7 (0)           ; 0 (0)      ; |basicfunctions|cnter8Bits:inst3                                                           ; cnter8Bits                   ; work         ;
;       |lpm_counter:LPM_COUNTER_component|               ; 7 (0)       ; 7            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; 7 (0)           ; 0 (0)      ; |basicfunctions|cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component                         ; lpm_counter                  ; work         ;
;          |cntr_p4h:auto_generated|                      ; 7 (7)       ; 7            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |basicfunctions|cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated ; cntr_p4h                     ; work         ;
;    |cnter8Bits:inst|                                    ; 8 (0)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |basicfunctions|cnter8Bits:inst                                                            ; cnter8Bits                   ; work         ;
;       |lpm_counter:LPM_COUNTER_component|               ; 8 (0)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; 0 (0)      ; |basicfunctions|cnter8Bits:inst|lpm_counter:LPM_COUNTER_component                          ; lpm_counter                  ; work         ;
;          |cntr_p4h:auto_generated|                      ; 8 (8)       ; 8            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |basicfunctions|cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated  ; cntr_p4h                     ; work         ;
;    |osc:inst5|                                          ; 0 (0)       ; 0            ; 1          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |basicfunctions|osc:inst5                                                                  ; osc                          ; work         ;
;       |osc_altufm_osc_7v7:osc_altufm_osc_7v7_component| ; 0 (0)       ; 0            ; 1          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |basicfunctions|osc:inst5|osc_altufm_osc_7v7:osc_altufm_osc_7v7_component                  ; osc_altufm_osc_7v7           ; work         ;
+---------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------+-----------------+
; Altera ; LPM_COUNTER             ; 19.1    ; N/A          ; N/A          ; |basicfunctions|cnter8Bits:inst  ; cnter8Bits.v    ;
; Altera ; LPM_COUNTER             ; 19.1    ; N/A          ; N/A          ; |basicfunctions|cnter8Bits:inst1 ; cnter8Bits.v    ;
; Altera ; LPM_COUNTER             ; 19.1    ; N/A          ; N/A          ; |basicfunctions|cnter8Bits:inst3 ; cnter8Bits.v    ;
; Altera ; MAX II/MAX V oscillator ; 20.1    ; N/A          ; N/A          ; |basicfunctions|osc:inst5        ; osc.v           ;
; Altera ; LPM_MUX                 ; 20.1    ; N/A          ; N/A          ; |basicfunctions|mux2:inst12      ; mux2.v          ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                ;
+-----------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                                                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
; ad7864Drv:inst13|adcen                              ; ad7864Drv:inst13|adcen                                                              ; yes                    ;
; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2]   ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; yes                    ;
; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1]   ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; yes                    ;
; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0]   ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                          ; yes                    ;
; ad7864Drv:inst13|cnter[0]                           ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated|safe_q[2] ; yes                    ;
; ad7864Drv:inst13|cnter[1]                           ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated|safe_q[2] ; yes                    ;
; ad7864Drv:inst13|cnter[2]                           ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated|safe_q[2] ; yes                    ;
; ad7864Drv:inst13|cnter[3]                           ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated|safe_q[2] ; yes                    ;
; ad7864Drv:inst13|cnter[4]                           ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated|safe_q[2] ; yes                    ;
; ad7864Drv:inst13|cnter[5]                           ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated|safe_q[2] ; yes                    ;
; ad7864Drv:inst13|cnter[6]                           ; cnter8Bits:inst|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated|safe_q[2] ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                                                                                     ;                        ;
+-----------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; Parallel2Serial4OneAD7265New:inst17|spi_cs             ;   ;
; Parallel2Serial4OneAD7265New:inst17|cnter~1            ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+--------------------------------------------------------------------------------------+--------------------+
; Register name                                                                        ; Reason for Removal ;
+--------------------------------------------------------------------------------------+--------------------+
; cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated|safe_q[7] ; Lost fanout        ;
; Total Number of Removed Registers = 1                                                ;                    ;
+--------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 49    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 9       ;
; Parallel2Serial4OneAD7265New:inst17|sclk   ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|sel[2] ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|sel[3] ; 4       ;
; Total number of inverted registers = 4     ;         ;
+--------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:inst12|lpm_mux:LPM_MUX_component ;
+------------------------+---------+-------------------------------------------------+
; Parameter Name         ; Value   ; Type                                            ;
+------------------------+---------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 1       ; Signed Integer                                  ;
; LPM_SIZE               ; 2       ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1       ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0       ; Untyped                                         ;
; CBXI_PARAMETER         ; mux_i6c ; Untyped                                         ;
; DEVICE_FAMILY          ; MAX V   ; Untyped                                         ;
+------------------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                     ;
+------------------------+-------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH              ; 8           ; Signed Integer                                           ;
; LPM_DIRECTION          ; UP          ; Untyped                                                  ;
; LPM_MODULUS            ; 0           ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                  ;
; DEVICE_FAMILY          ; MAX V       ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                       ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                       ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                  ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                  ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                  ;
; CBXI_PARAMETER         ; cntr_p4h    ; Untyped                                                  ;
+------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnter8Bits:inst1|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                     ;
+------------------------+-------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                           ;
; LPM_WIDTH              ; 8           ; Signed Integer                                           ;
; LPM_DIRECTION          ; UP          ; Untyped                                                  ;
; LPM_MODULUS            ; 0           ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                  ;
; DEVICE_FAMILY          ; MAX V       ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                       ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                       ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                  ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                  ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                  ;
; CBXI_PARAMETER         ; cntr_p4h    ; Untyped                                                  ;
+------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnter8Bits:inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+---------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                    ;
+------------------------+-------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 8           ; Signed Integer                                          ;
; LPM_DIRECTION          ; UP          ; Untyped                                                 ;
; LPM_MODULUS            ; 0           ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                 ;
; DEVICE_FAMILY          ; MAX V       ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                      ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                      ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                 ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                 ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                 ;
; CBXI_PARAMETER         ; cntr_p4h    ; Untyped                                                 ;
+------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Sep 26 10:33:23 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off basicfunctions -c basicfunctions
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file basicfunctions.bdf
    Info (12023): Found entity 1: basicfunctions
Info (12021): Found 1 design units, including 1 entities, in source file cnter.v
    Info (12023): Found entity 1: cnter File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file basicfunctionstest.bdf
    Info (12023): Found entity 1: basicfunctionstest
Info (12021): Found 1 design units, including 1 entities, in source file cnter8bits.v
    Info (12023): Found entity 1: cnter8Bits File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file osc.v
    Info (12023): Found entity 1: osc_altufm_osc_7v7 File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v Line: 47
    Info (12023): Found entity 2: osc File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v Line: 100
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ad7864drv.v
    Info (12023): Found entity 1: ad7864Drv File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mux4boot.v
    Info (12023): Found entity 1: mux4boot File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux4boot.v Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file bootgpio.v
Info (12021): Found 1 design units, including 1 entities, in source file parallel2serial4onead7265new.v
    Info (12023): Found entity 1: Parallel2Serial4OneAD7265New File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file delaydrv.v
    Info (12023): Found entity 1: DelayDrv File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/DelayDrv.v Line: 5
Info (12127): Elaborating entity "basicfunctions" for the top level hierarchy
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:inst12"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux2:inst12|lpm_mux:LPM_MUX_component" File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v Line: 70
Info (12130): Elaborated megafunction instantiation "mux2:inst12|lpm_mux:LPM_MUX_component" File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v Line: 70
Info (12133): Instantiated megafunction "mux2:inst12|lpm_mux:LPM_MUX_component" with the following parameter: File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v Line: 70
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i6c.tdf
    Info (12023): Found entity 1: mux_i6c File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/mux_i6c.tdf Line: 23
Info (12128): Elaborating entity "mux_i6c" for hierarchy "mux2:inst12|lpm_mux:LPM_MUX_component|mux_i6c:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "osc" for hierarchy "osc:inst5"
Info (12128): Elaborating entity "osc_altufm_osc_7v7" for hierarchy "osc:inst5|osc_altufm_osc_7v7:osc_altufm_osc_7v7_component" File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v Line: 112
Info (12128): Elaborating entity "DelayDrv" for hierarchy "DelayDrv:inst18"
Info (12128): Elaborating entity "cnter8Bits" for hierarchy "cnter8Bits:inst3"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component" File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v Line: 65
Info (12130): Elaborated megafunction instantiation "cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component" File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v Line: 65
Info (12133): Instantiated megafunction "cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component" with the following parameter: File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v Line: 65
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p4h.tdf
    Info (12023): Found entity 1: cntr_p4h File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/db/cntr_p4h.tdf Line: 26
Info (12128): Elaborating entity "cntr_p4h" for hierarchy "cnter8Bits:inst3|lpm_counter:LPM_COUNTER_component|cntr_p4h:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "ad7864Drv" for hierarchy "ad7864Drv:inst13"
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(46): variable "dsp_conv_bar" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(53): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(57): variable "adcen" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(58): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 58
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(64): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 64
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(68): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at ad7864Drv.v(72): variable "cnter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable "cnter", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable "adcen", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable "clken", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Warning (10240): Verilog HDL Always Construct warning at ad7864Drv.v(44): inferring latch(es) for variable "db_rdy", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "db_rdy" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "clken" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "adcen" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[0]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[1]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[2]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[3]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[4]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[5]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (10041): Inferred latch for "cnter[6]" at ad7864Drv.v(44) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 44
Info (12128): Elaborating entity "Parallel2Serial4OneAD7265New" for hierarchy "Parallel2Serial4OneAD7265New:inst17"
Warning (10755): Verilog HDL warning at Parallel2Serial4OneAD7265New.v(60): assignments to enp create a combinational loop File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v Line: 60
Warning (10235): Verilog HDL Always Construct warning at Parallel2Serial4OneAD7265New.v(116): variable "reg_cs_bar" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at Parallel2Serial4OneAD7265New.v(114): inferring latch(es) for variable "reg_cs_bar", which holds its previous value in one or more paths through the always construct File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v Line: 114
Warning (10755): Verilog HDL warning at Parallel2Serial4OneAD7265New.v(129): assignments to spi_cs create a combinational loop File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v Line: 129
Info (10041): Inferred latch for "reg_cs_bar[0]" at Parallel2Serial4OneAD7265New.v(123) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v Line: 123
Info (10041): Inferred latch for "reg_cs_bar[1]" at Parallel2Serial4OneAD7265New.v(123) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v Line: 123
Info (10041): Inferred latch for "reg_cs_bar[2]" at Parallel2Serial4OneAD7265New.v(123) File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial4OneAD7265New.v Line: 123
Warning (13012): Latch ad7864Drv:inst13|adcen has unsafe behavior File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ad7864Drv:inst13|adcen File: D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO0" is stuck at VCC
    Warning (13410): Pin "GPIO1" is stuck at VCC
    Warning (13410): Pin "GPIO2" is stuck at GND
    Warning (13410): Pin "GPIO3" is stuck at GND
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 146 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 106 logic cells
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4709 megabytes
    Info: Processing ended: Sun Sep 26 10:33:34 2021
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


