{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538083807450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538083807460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 18:30:07 2018 " "Processing started: Thu Sep 27 18:30:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538083807460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083807460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083807460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538083808142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538083808142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/fsm_relogio/fsm_relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/fsm_relogio/fsm_relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_relogio-BEHAVIOR " "Found design unit 1: fsm_relogio-BEHAVIOR" {  } { { "../descomp/fsm_relogio/fsm_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/fsm_relogio/fsm_relogio.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825522 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_relogio " "Found entity 1: fsm_relogio" {  } { { "../descomp/fsm_relogio/fsm_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/fsm_relogio/fsm_relogio.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/ula/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/ula/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-comp " "Found design unit 1: comp-comp" {  } { { "../descomp/ula/comp.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/ula/comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825522 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "../descomp/ula/comp.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/ula/comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/descomp/demux/demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/descomp/demux/demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-demux_arch " "Found design unit 1: demux-demux_arch" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825522 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6x1-mux_arch " "Found design unit 1: mux_6x1-mux_arch" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825522 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6x1 " "Found entity 1: mux_6x1" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-Behavioral " "Found design unit 1: relogio-Behavioral" {  } { { "relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825530 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg_arch " "Found design unit 1: registrador-reg_arch" {  } { { "registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825532 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825532 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrama_de_blocos_relogio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diagrama_de_blocos_relogio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 diagrama_de_blocos_relogio " "Found entity 1: diagrama_de_blocos_relogio" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-rtl " "Found design unit 1: single_port_rom-rtl" {  } { { "ROM.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ROM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825532 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "ROM.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ROM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538083825532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "diagrama_de_blocos_relogio " "Elaborating entity \"diagrama_de_blocos_relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538083825582 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registrador DS " "Block or symbol \"registrador\" of instance \"DS\" overlaps another block or symbol" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 368 352 504 480 "DS" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538083825599 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registrador DM " "Block or symbol \"registrador\" of instance \"DM\" overlaps another block or symbol" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 160 352 504 272 "DM" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538083825599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:demux_reg_enable " "Elaborating entity \"demux\" for hierarchy \"demux:demux_reg_enable\"" {  } { { "diagrama_de_blocos_relogio.bdf" "demux_reg_enable" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 80 0 152 224 "demux_reg_enable" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A demux.vhd(15) " "VHDL Process Statement warning at demux.vhd(15): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B demux.vhd(15) " "VHDL Process Statement warning at demux.vhd(15): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C demux.vhd(15) " "VHDL Process Statement warning at demux.vhd(15): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D demux.vhd(15) " "VHDL Process Statement warning at demux.vhd(15): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E demux.vhd(15) " "VHDL Process Statement warning at demux.vhd(15): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F demux.vhd(15) " "VHDL Process Statement warning at demux.vhd(15): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F demux.vhd(15) " "Inferred latch for \"F\" at demux.vhd(15)" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E demux.vhd(15) " "Inferred latch for \"E\" at demux.vhd(15)" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D demux.vhd(15) " "Inferred latch for \"D\" at demux.vhd(15)" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C demux.vhd(15) " "Inferred latch for \"C\" at demux.vhd(15)" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B demux.vhd(15) " "Inferred latch for \"B\" at demux.vhd(15)" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A demux.vhd(15) " "Inferred latch for \"A\" at demux.vhd(15)" {  } { { "../descomp/demux/demux.vhd" "" { Text "C:/Users/user/Documents/GitHub/descomp/demux/demux.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 "|diagrama_de_blocos_relogio|demux:demux_reg_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_relogio fsm_relogio:ROM " "Elaborating entity \"fsm_relogio\" for hierarchy \"fsm_relogio:ROM\"" {  } { { "diagrama_de_blocos_relogio.bdf" "ROM" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 56 -288 -72 328 "ROM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538083825623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp comp:comp_US " "Elaborating entity \"comp\" for hierarchy \"comp:comp_US\"" {  } { { "diagrama_de_blocos_relogio.bdf" "comp_US" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 512 -672 -536 624 "comp_US" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538083825633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:US " "Elaborating entity \"registrador\" for hierarchy \"registrador:US\"" {  } { { "diagrama_de_blocos_relogio.bdf" "US" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 480 352 504 592 "US" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538083825633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst " "Elaborating entity \"ula\" for hierarchy \"ula:inst\"" {  } { { "diagrama_de_blocos_relogio.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 184 952 1120 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538083825633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6x1 mux_6x1:mux_das_constantes " "Elaborating entity \"mux_6x1\" for hierarchy \"mux_6x1:mux_das_constantes\"" {  } { { "diagrama_de_blocos_relogio.bdf" "mux_das_constantes" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 8 792 968 176 "mux_das_constantes" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538083825633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg_US_enable VCC " "Pin \"reg_US_enable\" is stuck at VCC" {  } { { "diagrama_de_blocos_relogio.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.bdf" { { 536 -48 152 552 "reg_US_enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538083826579 "|diagrama_de_blocos_relogio|reg_US_enable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538083826579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538083826718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538083827236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538083827236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538083827320 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538083827320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538083827320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538083827320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5089 " "Peak virtual memory: 5089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538083827399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 18:30:27 2018 " "Processing ended: Thu Sep 27 18:30:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538083827399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538083827399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538083827399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538083827399 ""}
