ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"I2C_INT.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.I2C_ISR,"ax",%progbits
  20              		.align	2
  21              		.global	I2C_ISR
  22              		.thumb
  23              		.thumb_func
  24              		.type	I2C_ISR, %function
  25              	I2C_ISR:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\I2C_INT.c"
   1:Generated_Source\PSoC5/I2C_INT.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/I2C_INT.c **** * File Name: I2C_INT.c
   3:Generated_Source\PSoC5/I2C_INT.c **** * Version 3.50
   4:Generated_Source\PSoC5/I2C_INT.c **** *
   5:Generated_Source\PSoC5/I2C_INT.c **** * Description:
   6:Generated_Source\PSoC5/I2C_INT.c **** *  This file provides the source code of Interrupt Service Routine (ISR)
   7:Generated_Source\PSoC5/I2C_INT.c **** *  for the I2C component.
   8:Generated_Source\PSoC5/I2C_INT.c **** *
   9:Generated_Source\PSoC5/I2C_INT.c **** ********************************************************************************
  10:Generated_Source\PSoC5/I2C_INT.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC5/I2C_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC5/I2C_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC5/I2C_INT.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC5/I2C_INT.c **** *******************************************************************************/
  15:Generated_Source\PSoC5/I2C_INT.c **** 
  16:Generated_Source\PSoC5/I2C_INT.c **** #include "I2C_PVT.h"
  17:Generated_Source\PSoC5/I2C_INT.c **** #include "cyapicallbacks.h"
  18:Generated_Source\PSoC5/I2C_INT.c **** 
  19:Generated_Source\PSoC5/I2C_INT.c **** 
  20:Generated_Source\PSoC5/I2C_INT.c **** /*******************************************************************************
  21:Generated_Source\PSoC5/I2C_INT.c **** *  Place your includes, defines and code here.
  22:Generated_Source\PSoC5/I2C_INT.c **** ********************************************************************************/
  23:Generated_Source\PSoC5/I2C_INT.c **** /* `#START I2C_ISR_intc` */
  24:Generated_Source\PSoC5/I2C_INT.c **** 
  25:Generated_Source\PSoC5/I2C_INT.c **** /* `#END` */
  26:Generated_Source\PSoC5/I2C_INT.c **** 
  27:Generated_Source\PSoC5/I2C_INT.c **** 
  28:Generated_Source\PSoC5/I2C_INT.c **** /*******************************************************************************
  29:Generated_Source\PSoC5/I2C_INT.c **** * Function Name: I2C_ISR
  30:Generated_Source\PSoC5/I2C_INT.c **** ********************************************************************************
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 2


  31:Generated_Source\PSoC5/I2C_INT.c **** *
  32:Generated_Source\PSoC5/I2C_INT.c **** * Summary:
  33:Generated_Source\PSoC5/I2C_INT.c **** *  The handler for the I2C interrupt. The slave and master operations are
  34:Generated_Source\PSoC5/I2C_INT.c **** *  handled here.
  35:Generated_Source\PSoC5/I2C_INT.c **** *
  36:Generated_Source\PSoC5/I2C_INT.c **** * Parameters:
  37:Generated_Source\PSoC5/I2C_INT.c **** *  None.
  38:Generated_Source\PSoC5/I2C_INT.c **** *
  39:Generated_Source\PSoC5/I2C_INT.c **** * Return:
  40:Generated_Source\PSoC5/I2C_INT.c **** *  None.
  41:Generated_Source\PSoC5/I2C_INT.c **** *
  42:Generated_Source\PSoC5/I2C_INT.c **** * Reentrant:
  43:Generated_Source\PSoC5/I2C_INT.c **** *  No.
  44:Generated_Source\PSoC5/I2C_INT.c **** *
  45:Generated_Source\PSoC5/I2C_INT.c **** *******************************************************************************/
  46:Generated_Source\PSoC5/I2C_INT.c **** CY_ISR(I2C_ISR)
  47:Generated_Source\PSoC5/I2C_INT.c **** {
  28              		.loc 1 47 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 3, -24
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  48:Generated_Source\PSoC5/I2C_INT.c **** #if (I2C_MODE_SLAVE_ENABLED)
  49:Generated_Source\PSoC5/I2C_INT.c ****    uint8  tmp8;
  50:Generated_Source\PSoC5/I2C_INT.c **** #endif  /* (I2C_MODE_SLAVE_ENABLED) */
  51:Generated_Source\PSoC5/I2C_INT.c **** 
  52:Generated_Source\PSoC5/I2C_INT.c ****     uint8  tmpCsr;
  53:Generated_Source\PSoC5/I2C_INT.c ****     
  54:Generated_Source\PSoC5/I2C_INT.c **** #ifdef I2C_ISR_ENTRY_CALLBACK
  55:Generated_Source\PSoC5/I2C_INT.c ****     I2C_ISR_EntryCallback();
  56:Generated_Source\PSoC5/I2C_INT.c **** #endif /* I2C_ISR_ENTRY_CALLBACK */
  57:Generated_Source\PSoC5/I2C_INT.c ****     
  58:Generated_Source\PSoC5/I2C_INT.c **** 
  59:Generated_Source\PSoC5/I2C_INT.c **** #if(I2C_TIMEOUT_FF_ENABLED)
  60:Generated_Source\PSoC5/I2C_INT.c ****     if(0u != I2C_TimeoutGetStatus())
  61:Generated_Source\PSoC5/I2C_INT.c ****     {
  62:Generated_Source\PSoC5/I2C_INT.c ****         I2C_TimeoutReset();
  63:Generated_Source\PSoC5/I2C_INT.c ****         I2C_state = I2C_SM_EXIT_IDLE;
  64:Generated_Source\PSoC5/I2C_INT.c ****         /* I2C_CSR_REG should be cleared after reset */
  65:Generated_Source\PSoC5/I2C_INT.c ****     }
  66:Generated_Source\PSoC5/I2C_INT.c **** #endif /* (I2C_TIMEOUT_FF_ENABLED) */
  67:Generated_Source\PSoC5/I2C_INT.c **** 
  68:Generated_Source\PSoC5/I2C_INT.c **** 
  69:Generated_Source\PSoC5/I2C_INT.c ****     tmpCsr = I2C_CSR_REG;      /* Make copy as interrupts clear */
  40              		.loc 1 69 0
  41 0002 824B     		ldr	r3, .L37
  70:Generated_Source\PSoC5/I2C_INT.c **** 
  71:Generated_Source\PSoC5/I2C_INT.c **** #if(I2C_MODE_MULTI_MASTER_SLAVE_ENABLED)
  72:Generated_Source\PSoC5/I2C_INT.c ****     if(I2C_CHECK_START_GEN(I2C_MCSR_REG))
  73:Generated_Source\PSoC5/I2C_INT.c ****     {
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 3


  74:Generated_Source\PSoC5/I2C_INT.c ****         I2C_CLEAR_START_GEN;
  75:Generated_Source\PSoC5/I2C_INT.c **** 
  76:Generated_Source\PSoC5/I2C_INT.c ****         /* Set transfer complete and error flags */
  77:Generated_Source\PSoC5/I2C_INT.c ****         I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER |
  78:Generated_Source\PSoC5/I2C_INT.c ****                                         I2C_GET_MSTAT_CMPLT);
  79:Generated_Source\PSoC5/I2C_INT.c **** 
  80:Generated_Source\PSoC5/I2C_INT.c ****         /* Slave was addressed */
  81:Generated_Source\PSoC5/I2C_INT.c ****         I2C_state = I2C_SM_SLAVE;
  82:Generated_Source\PSoC5/I2C_INT.c ****     }
  83:Generated_Source\PSoC5/I2C_INT.c **** #endif /* (I2C_MODE_MULTI_MASTER_SLAVE_ENABLED) */
  84:Generated_Source\PSoC5/I2C_INT.c **** 
  85:Generated_Source\PSoC5/I2C_INT.c **** 
  86:Generated_Source\PSoC5/I2C_INT.c **** #if(I2C_MODE_MULTI_MASTER_ENABLED)
  87:Generated_Source\PSoC5/I2C_INT.c ****     if(I2C_CHECK_LOST_ARB(tmpCsr))
  88:Generated_Source\PSoC5/I2C_INT.c ****     {
  89:Generated_Source\PSoC5/I2C_INT.c ****         /* Set errors */
  90:Generated_Source\PSoC5/I2C_INT.c ****         I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER     |
  91:Generated_Source\PSoC5/I2C_INT.c ****                                         I2C_MSTAT_ERR_ARB_LOST |
  92:Generated_Source\PSoC5/I2C_INT.c ****                                         I2C_GET_MSTAT_CMPLT);
  93:Generated_Source\PSoC5/I2C_INT.c **** 
  94:Generated_Source\PSoC5/I2C_INT.c ****         I2C_DISABLE_INT_ON_STOP; /* Interrupt on Stop is enabled by write */
  95:Generated_Source\PSoC5/I2C_INT.c **** 
  96:Generated_Source\PSoC5/I2C_INT.c ****         #if(I2C_MODE_MULTI_MASTER_SLAVE_ENABLED)
  97:Generated_Source\PSoC5/I2C_INT.c ****             if(I2C_CHECK_ADDRESS_STS(tmpCsr))
  98:Generated_Source\PSoC5/I2C_INT.c ****             {
  99:Generated_Source\PSoC5/I2C_INT.c ****                 /* Slave was addressed */
 100:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_state = I2C_SM_SLAVE;
 101:Generated_Source\PSoC5/I2C_INT.c ****             }
 102:Generated_Source\PSoC5/I2C_INT.c ****             else
 103:Generated_Source\PSoC5/I2C_INT.c ****             {
 104:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_BUS_RELEASE;
 105:Generated_Source\PSoC5/I2C_INT.c **** 
 106:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_state = I2C_SM_EXIT_IDLE;
 107:Generated_Source\PSoC5/I2C_INT.c ****             }
 108:Generated_Source\PSoC5/I2C_INT.c ****         #else
 109:Generated_Source\PSoC5/I2C_INT.c ****             I2C_BUS_RELEASE;
 110:Generated_Source\PSoC5/I2C_INT.c **** 
 111:Generated_Source\PSoC5/I2C_INT.c ****             I2C_state = I2C_SM_EXIT_IDLE;
 112:Generated_Source\PSoC5/I2C_INT.c **** 
 113:Generated_Source\PSoC5/I2C_INT.c ****         #endif /* (I2C_MODE_MULTI_MASTER_SLAVE_ENABLED) */
 114:Generated_Source\PSoC5/I2C_INT.c ****     }
 115:Generated_Source\PSoC5/I2C_INT.c **** #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 116:Generated_Source\PSoC5/I2C_INT.c **** 
 117:Generated_Source\PSoC5/I2C_INT.c ****     /* Check for master operation mode */
 118:Generated_Source\PSoC5/I2C_INT.c ****     if(I2C_CHECK_SM_MASTER)
  42              		.loc 1 118 0
  43 0004 824D     		ldr	r5, .L37+4
  69:Generated_Source\PSoC5/I2C_INT.c **** 
  44              		.loc 1 69 0
  45 0006 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
  46              		.loc 1 118 0
  47 0008 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
  48              	.LVL0:
  49 000a 5906     		lsls	r1, r3, #25
  50 000c 41D5     		bpl	.L2
  51 000e E4B2     		uxtb	r4, r4
 119:Generated_Source\PSoC5/I2C_INT.c ****     {
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 4


 120:Generated_Source\PSoC5/I2C_INT.c ****     #if(I2C_MODE_MASTER_ENABLED)
 121:Generated_Source\PSoC5/I2C_INT.c ****         if(I2C_CHECK_BYTE_COMPLETE(tmpCsr))
  52              		.loc 1 121 0
  53 0010 E207     		lsls	r2, r4, #31
  54 0012 2AD5     		bpl	.L3
 122:Generated_Source\PSoC5/I2C_INT.c ****         {
 123:Generated_Source\PSoC5/I2C_INT.c ****             switch (I2C_state)
  55              		.loc 1 123 0
  56 0014 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
  57 0016 453B     		subs	r3, r3, #69
  58 0018 052B     		cmp	r3, #5
  59 001a 7ED8     		bhi	.L4
  60 001c DFE803F0 		tbb	[pc, r3]
  61              	.L6:
  62 0020 03       		.byte	(.L5-.L6)/2
  63 0021 65       		.byte	(.L7-.L6)/2
  64 0022 7D       		.byte	(.L4-.L6)/2
  65 0023 7D       		.byte	(.L4-.L6)/2
  66 0024 03       		.byte	(.L5-.L6)/2
  67 0025 3F       		.byte	(.L8-.L6)/2
  68              		.p2align 1
  69              	.L5:
 124:Generated_Source\PSoC5/I2C_INT.c ****             {
 125:Generated_Source\PSoC5/I2C_INT.c ****             case I2C_SM_MSTR_WR_ADDR:  /* After address is sent, write data */
 126:Generated_Source\PSoC5/I2C_INT.c ****             case I2C_SM_MSTR_RD_ADDR:  /* After address is sent, read data */
 127:Generated_Source\PSoC5/I2C_INT.c **** 
 128:Generated_Source\PSoC5/I2C_INT.c ****                 tmpCsr &= ((uint8) ~I2C_CSR_STOP_STATUS); /* Clear Stop bit history on address phas
 129:Generated_Source\PSoC5/I2C_INT.c **** 
 130:Generated_Source\PSoC5/I2C_INT.c ****                 if(I2C_CHECK_ADDR_ACK(tmpCsr))
  70              		.loc 1 130 0
  71 0026 04F00A03 		and	r3, r4, #10
  72 002a 082B     		cmp	r3, #8
 128:Generated_Source\PSoC5/I2C_INT.c **** 
  73              		.loc 1 128 0
  74 002c 04F0DF04 		and	r4, r4, #223
  75              	.LVL1:
  76              		.loc 1 130 0
  77 0030 00F08B80 		beq	.L34
 131:Generated_Source\PSoC5/I2C_INT.c ****                 {
 132:Generated_Source\PSoC5/I2C_INT.c ****                     /* Setup for transmit or receive of data */
 133:Generated_Source\PSoC5/I2C_INT.c ****                     if(I2C_state == I2C_SM_MSTR_WR_ADDR)   /* TRANSMIT data */
 134:Generated_Source\PSoC5/I2C_INT.c ****                     {
 135:Generated_Source\PSoC5/I2C_INT.c ****                         /* Check if at least one byte to transfer */
 136:Generated_Source\PSoC5/I2C_INT.c ****                         if(I2C_mstrWrBufSize > 0u)
 137:Generated_Source\PSoC5/I2C_INT.c ****                         {
 138:Generated_Source\PSoC5/I2C_INT.c ****                             /* Load the 1st data byte */
 139:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_DATA_REG = I2C_mstrWrBufPtr[0u];
 140:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_TRANSMIT_DATA;
 141:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_mstrWrBufIndex = 1u;   /* Set index to 2nd element */
 142:Generated_Source\PSoC5/I2C_INT.c **** 
 143:Generated_Source\PSoC5/I2C_INT.c ****                             /* Set transmit state until done */
 144:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_state = I2C_SM_MSTR_WR_DATA;
 145:Generated_Source\PSoC5/I2C_INT.c ****                         }
 146:Generated_Source\PSoC5/I2C_INT.c ****                         /* End of buffer: complete writing */
 147:Generated_Source\PSoC5/I2C_INT.c ****                         else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 148:Generated_Source\PSoC5/I2C_INT.c ****                         {
 149:Generated_Source\PSoC5/I2C_INT.c ****                             /* Set write complete and master halted */
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 5


 150:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 151:Generated_Source\PSoC5/I2C_INT.c ****                                                             I2C_MSTAT_WR_CMPLT);
 152:Generated_Source\PSoC5/I2C_INT.c **** 
 153:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_state = I2C_SM_MSTR_HALT; /* Expect ReStart */
 154:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_DisableInt();
 155:Generated_Source\PSoC5/I2C_INT.c ****                         }
 156:Generated_Source\PSoC5/I2C_INT.c ****                         else
 157:Generated_Source\PSoC5/I2C_INT.c ****                         {
 158:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_ENABLE_INT_ON_STOP; /* Enable interrupt on Stop, to catch it */
 159:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_GENERATE_STOP;
 160:Generated_Source\PSoC5/I2C_INT.c ****                         }
 161:Generated_Source\PSoC5/I2C_INT.c ****                     }
 162:Generated_Source\PSoC5/I2C_INT.c ****                     else  /* Master receive data */
 163:Generated_Source\PSoC5/I2C_INT.c ****                     {
 164:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_READY_TO_READ; /* Release bus to read data */
 165:Generated_Source\PSoC5/I2C_INT.c **** 
 166:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_state  = I2C_SM_MSTR_RD_DATA;
 167:Generated_Source\PSoC5/I2C_INT.c ****                     }
 168:Generated_Source\PSoC5/I2C_INT.c ****                 }
 169:Generated_Source\PSoC5/I2C_INT.c ****                 /* Address is NACKed */
 170:Generated_Source\PSoC5/I2C_INT.c ****                 else if(I2C_CHECK_ADDR_NAK(tmpCsr))
  78              		.loc 1 170 0
  79 0034 0A2B     		cmp	r3, #10
  80 0036 70D1     		bne	.L4
 171:Generated_Source\PSoC5/I2C_INT.c ****                 {
 172:Generated_Source\PSoC5/I2C_INT.c ****                     /* Set Address NAK error */
 173:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER |
  81              		.loc 1 173 0
  82 0038 764A     		ldr	r2, .L37+8
 174:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_ERR_ADDR_NAK);
 175:Generated_Source\PSoC5/I2C_INT.c **** 
 176:Generated_Source\PSoC5/I2C_INT.c ****                     if(I2C_CHECK_NO_STOP(I2C_mstrControl))
  83              		.loc 1 176 0
  84 003a 7749     		ldr	r1, .L37+12
 173:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_ERR_ADDR_NAK);
  85              		.loc 1 173 0
  86 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  87 003e 43F0A003 		orr	r3, r3, #160
  88 0042 1370     		strb	r3, [r2]
  89              		.loc 1 176 0
  90 0044 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
  91 0046 9F07     		lsls	r7, r3, #30
  92 0048 40F18980 		bpl	.L18
 177:Generated_Source\PSoC5/I2C_INT.c ****                     {
 178:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 179:Generated_Source\PSoC5/I2C_INT.c ****                                                         I2C_GET_MSTAT_CMPLT);
  93              		.loc 1 179 0
  94 004c 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 178:Generated_Source\PSoC5/I2C_INT.c ****                                                         I2C_GET_MSTAT_CMPLT);
  95              		.loc 1 178 0
  96 004e 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
  97 0050 13F0080F 		tst	r3, #8
  98 0054 0CBF     		ite	eq
  99 0056 0A23     		moveq	r3, #10
 100 0058 0923     		movne	r3, #9
 180:Generated_Source\PSoC5/I2C_INT.c **** 
 181:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_state = I2C_SM_MSTR_HALT; /* Expect RESTART */
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 6


 182:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DisableInt();
 101              		.loc 1 182 0
 102 005a 7049     		ldr	r1, .L37+16
 178:Generated_Source\PSoC5/I2C_INT.c ****                                                         I2C_GET_MSTAT_CMPLT);
 103              		.loc 1 178 0
 104 005c 0343     		orrs	r3, r3, r0
 181:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DisableInt();
 105              		.loc 1 181 0
 106 005e 6026     		movs	r6, #96
 107              		.loc 1 182 0
 108 0060 4FF40040 		mov	r0, #32768
 178:Generated_Source\PSoC5/I2C_INT.c ****                                                         I2C_GET_MSTAT_CMPLT);
 109              		.loc 1 178 0
 110 0064 1370     		strb	r3, [r2]
 181:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DisableInt();
 111              		.loc 1 181 0
 112 0066 2E70     		strb	r6, [r5]
 113              		.loc 1 182 0
 114 0068 0860     		str	r0, [r1]
 115              	.LVL2:
 116              	.L3:
 183:Generated_Source\PSoC5/I2C_INT.c ****                     }
 184:Generated_Source\PSoC5/I2C_INT.c ****                     else  /* Do normal Stop */
 185:Generated_Source\PSoC5/I2C_INT.c ****                     {
 186:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_ENABLE_INT_ON_STOP; /* Enable interrupt on Stop, to catch it */
 187:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_GENERATE_STOP;
 188:Generated_Source\PSoC5/I2C_INT.c ****                     }
 189:Generated_Source\PSoC5/I2C_INT.c ****                 }
 190:Generated_Source\PSoC5/I2C_INT.c ****                 else
 191:Generated_Source\PSoC5/I2C_INT.c ****                 {
 192:Generated_Source\PSoC5/I2C_INT.c ****                     /* Address phase is not set for some reason: error */
 193:Generated_Source\PSoC5/I2C_INT.c ****                     #if(I2C_TIMEOUT_ENABLED)
 194:Generated_Source\PSoC5/I2C_INT.c ****                         /* Exit interrupt to take chance for timeout timer to handle this case */
 195:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DisableInt();
 196:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_ClearPendingInt();
 197:Generated_Source\PSoC5/I2C_INT.c ****                     #else
 198:Generated_Source\PSoC5/I2C_INT.c ****                         /* Block execution flow: unexpected condition */
 199:Generated_Source\PSoC5/I2C_INT.c ****                         CYASSERT(0u != 0u);
 200:Generated_Source\PSoC5/I2C_INT.c ****                     #endif /* (I2C_TIMEOUT_ENABLED) */
 201:Generated_Source\PSoC5/I2C_INT.c ****                 }
 202:Generated_Source\PSoC5/I2C_INT.c ****                 break;
 203:Generated_Source\PSoC5/I2C_INT.c **** 
 204:Generated_Source\PSoC5/I2C_INT.c ****             case I2C_SM_MSTR_WR_DATA:
 205:Generated_Source\PSoC5/I2C_INT.c **** 
 206:Generated_Source\PSoC5/I2C_INT.c ****                 if(I2C_CHECK_DATA_ACK(tmpCsr))
 207:Generated_Source\PSoC5/I2C_INT.c ****                 {
 208:Generated_Source\PSoC5/I2C_INT.c ****                     /* Check if end of buffer */
 209:Generated_Source\PSoC5/I2C_INT.c ****                     if(I2C_mstrWrBufIndex  < I2C_mstrWrBufSize)
 210:Generated_Source\PSoC5/I2C_INT.c ****                     {
 211:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DATA_REG =
 212:Generated_Source\PSoC5/I2C_INT.c ****                                                  I2C_mstrWrBufPtr[I2C_mstrWrBufIndex];
 213:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 214:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_mstrWrBufIndex++;
 215:Generated_Source\PSoC5/I2C_INT.c ****                     }
 216:Generated_Source\PSoC5/I2C_INT.c ****                     /* End of buffer: complete writing */
 217:Generated_Source\PSoC5/I2C_INT.c ****                     else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 218:Generated_Source\PSoC5/I2C_INT.c ****                     {
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 7


 219:Generated_Source\PSoC5/I2C_INT.c ****                         /* Set write complete and master halted */
 220:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 221:Generated_Source\PSoC5/I2C_INT.c ****                                                         I2C_MSTAT_WR_CMPLT);
 222:Generated_Source\PSoC5/I2C_INT.c **** 
 223:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_state = I2C_SM_MSTR_HALT;    /* Expect restart */
 224:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DisableInt();
 225:Generated_Source\PSoC5/I2C_INT.c ****                     }
 226:Generated_Source\PSoC5/I2C_INT.c ****                     else  /* Do normal Stop */
 227:Generated_Source\PSoC5/I2C_INT.c ****                     {
 228:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_ENABLE_INT_ON_STOP;    /* Enable interrupt on Stop, to catch it */
 229:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_GENERATE_STOP;
 230:Generated_Source\PSoC5/I2C_INT.c ****                     }
 231:Generated_Source\PSoC5/I2C_INT.c ****                 }
 232:Generated_Source\PSoC5/I2C_INT.c ****                 /* Last byte NAKed: end writing */
 233:Generated_Source\PSoC5/I2C_INT.c ****                 else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 234:Generated_Source\PSoC5/I2C_INT.c ****                 {
 235:Generated_Source\PSoC5/I2C_INT.c ****                     /* Set write complete, short transfer and master halted */
 236:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER       |
 237:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_ERR_SHORT_XFER |
 238:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_XFER_HALT      |
 239:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_WR_CMPLT);
 240:Generated_Source\PSoC5/I2C_INT.c **** 
 241:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_state = I2C_SM_MSTR_HALT;    /* Expect ReStart */
 242:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_DisableInt();
 243:Generated_Source\PSoC5/I2C_INT.c ****                 }
 244:Generated_Source\PSoC5/I2C_INT.c ****                 else  /* Do normal Stop */
 245:Generated_Source\PSoC5/I2C_INT.c ****                 {
 246:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_ENABLE_INT_ON_STOP;    /* Enable interrupt on Stop, to catch it */
 247:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_GENERATE_STOP;
 248:Generated_Source\PSoC5/I2C_INT.c **** 
 249:Generated_Source\PSoC5/I2C_INT.c ****                     /* Set short transfer and error flag */
 250:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_ERR_SHORT_XFER |
 251:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_ERR_XFER);
 252:Generated_Source\PSoC5/I2C_INT.c ****                 }
 253:Generated_Source\PSoC5/I2C_INT.c **** 
 254:Generated_Source\PSoC5/I2C_INT.c ****                 break;
 255:Generated_Source\PSoC5/I2C_INT.c **** 
 256:Generated_Source\PSoC5/I2C_INT.c ****             case I2C_SM_MSTR_RD_DATA:
 257:Generated_Source\PSoC5/I2C_INT.c **** 
 258:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_mstrRdBufPtr[I2C_mstrRdBufIndex] = I2C_DATA_REG;
 259:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_mstrRdBufIndex++;
 260:Generated_Source\PSoC5/I2C_INT.c **** 
 261:Generated_Source\PSoC5/I2C_INT.c ****                 /* Check if end of buffer */
 262:Generated_Source\PSoC5/I2C_INT.c ****                 if(I2C_mstrRdBufIndex < I2C_mstrRdBufSize)
 263:Generated_Source\PSoC5/I2C_INT.c ****                 {
 264:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_ACK_AND_RECEIVE;       /* ACK and receive byte */
 265:Generated_Source\PSoC5/I2C_INT.c ****                 }
 266:Generated_Source\PSoC5/I2C_INT.c ****                 /* End of buffer: complete reading */
 267:Generated_Source\PSoC5/I2C_INT.c ****                 else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 268:Generated_Source\PSoC5/I2C_INT.c ****                 {
 269:Generated_Source\PSoC5/I2C_INT.c ****                     /* Set read complete and master halted */
 270:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 271:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_RD_CMPLT);
 272:Generated_Source\PSoC5/I2C_INT.c **** 
 273:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_state = I2C_SM_MSTR_HALT;    /* Expect ReStart */
 274:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_DisableInt();
 275:Generated_Source\PSoC5/I2C_INT.c ****                 }
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 8


 276:Generated_Source\PSoC5/I2C_INT.c ****                 else
 277:Generated_Source\PSoC5/I2C_INT.c ****                 {
 278:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_ENABLE_INT_ON_STOP;
 279:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;       /* NACK and TRY to generate Stop */
 280:Generated_Source\PSoC5/I2C_INT.c ****                 }
 281:Generated_Source\PSoC5/I2C_INT.c ****                 break;
 282:Generated_Source\PSoC5/I2C_INT.c **** 
 283:Generated_Source\PSoC5/I2C_INT.c ****             default: /* This is an invalid state and should not occur */
 284:Generated_Source\PSoC5/I2C_INT.c **** 
 285:Generated_Source\PSoC5/I2C_INT.c ****             #if(I2C_TIMEOUT_ENABLED)
 286:Generated_Source\PSoC5/I2C_INT.c ****                 /* Exit interrupt to take chance for timeout timer to handles this case */
 287:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_DisableInt();
 288:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_ClearPendingInt();
 289:Generated_Source\PSoC5/I2C_INT.c ****             #else
 290:Generated_Source\PSoC5/I2C_INT.c ****                 /* Block execution flow: unexpected condition */
 291:Generated_Source\PSoC5/I2C_INT.c ****                 CYASSERT(0u != 0u);
 292:Generated_Source\PSoC5/I2C_INT.c ****             #endif /* (I2C_TIMEOUT_ENABLED) */
 293:Generated_Source\PSoC5/I2C_INT.c **** 
 294:Generated_Source\PSoC5/I2C_INT.c ****                 break;
 295:Generated_Source\PSoC5/I2C_INT.c ****             }
 296:Generated_Source\PSoC5/I2C_INT.c ****         }
 297:Generated_Source\PSoC5/I2C_INT.c **** 
 298:Generated_Source\PSoC5/I2C_INT.c ****         /* Catches Stop: end of transaction */
 299:Generated_Source\PSoC5/I2C_INT.c ****         if(I2C_CHECK_STOP_STS(tmpCsr))
 117              		.loc 1 299 0
 118 006a A206     		lsls	r2, r4, #26
 119 006c 16D5     		bpl	.L1
 300:Generated_Source\PSoC5/I2C_INT.c ****         {
 301:Generated_Source\PSoC5/I2C_INT.c ****             I2C_mstrStatus |= I2C_GET_MSTAT_CMPLT;
 120              		.loc 1 301 0
 121 006e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 122 0070 6849     		ldr	r1, .L37+8
 123 0072 13F0080F 		tst	r3, #8
 124 0076 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 125 0078 0CBF     		ite	eq
 126 007a 0223     		moveq	r3, #2
 127 007c 0123     		movne	r3, #1
 302:Generated_Source\PSoC5/I2C_INT.c **** 
 303:Generated_Source\PSoC5/I2C_INT.c ****             I2C_DISABLE_INT_ON_STOP;
 128              		.loc 1 303 0
 129 007e 684A     		ldr	r2, .L37+20
 301:Generated_Source\PSoC5/I2C_INT.c **** 
 130              		.loc 1 301 0
 131 0080 0343     		orrs	r3, r3, r0
 132 0082 0B70     		strb	r3, [r1]
 133              		.loc 1 303 0
 134 0084 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 304:Generated_Source\PSoC5/I2C_INT.c ****             I2C_state = I2C_SM_IDLE;
 135              		.loc 1 304 0
 136 0086 1021     		movs	r1, #16
 303:Generated_Source\PSoC5/I2C_INT.c ****             I2C_state = I2C_SM_IDLE;
 137              		.loc 1 303 0
 138 0088 03F0EF03 		and	r3, r3, #239
 139 008c 1370     		strb	r3, [r2]
 140              		.loc 1 304 0
 141 008e 2970     		strb	r1, [r5]
 142 0090 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 9


 143              	.LVL3:
 144              	.L2:
 305:Generated_Source\PSoC5/I2C_INT.c ****         }
 306:Generated_Source\PSoC5/I2C_INT.c ****     #endif /* (I2C_MODE_MASTER_ENABLED) */
 307:Generated_Source\PSoC5/I2C_INT.c ****     }
 308:Generated_Source\PSoC5/I2C_INT.c ****     else if(I2C_CHECK_SM_SLAVE)
 145              		.loc 1 308 0
 146 0092 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 147 0094 DB06     		lsls	r3, r3, #27
 309:Generated_Source\PSoC5/I2C_INT.c ****     {
 310:Generated_Source\PSoC5/I2C_INT.c ****     #if(I2C_MODE_SLAVE_ENABLED)
 311:Generated_Source\PSoC5/I2C_INT.c **** 
 312:Generated_Source\PSoC5/I2C_INT.c ****         if((I2C_CHECK_STOP_STS(tmpCsr)) || /* Stop || Restart */
 313:Generated_Source\PSoC5/I2C_INT.c ****            (I2C_CHECK_BYTE_COMPLETE(tmpCsr) && I2C_CHECK_ADDRESS_STS(tmpCsr)))
 314:Generated_Source\PSoC5/I2C_INT.c ****         {
 315:Generated_Source\PSoC5/I2C_INT.c ****             /* Catch end of master write transaction: use interrupt on Stop */
 316:Generated_Source\PSoC5/I2C_INT.c ****             /* The Stop bit history on address phase does not have correct state */
 317:Generated_Source\PSoC5/I2C_INT.c ****             if(I2C_SM_SL_WR_DATA == I2C_state)
 318:Generated_Source\PSoC5/I2C_INT.c ****             {
 319:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_DISABLE_INT_ON_STOP;
 320:Generated_Source\PSoC5/I2C_INT.c **** 
 321:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_slStatus &= ((uint8) ~I2C_SSTAT_WR_BUSY);
 322:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_slStatus |= ((uint8)  I2C_SSTAT_WR_CMPLT);
 323:Generated_Source\PSoC5/I2C_INT.c **** 
 324:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_state = I2C_SM_IDLE;
 325:Generated_Source\PSoC5/I2C_INT.c ****             }
 326:Generated_Source\PSoC5/I2C_INT.c ****         }
 327:Generated_Source\PSoC5/I2C_INT.c **** 
 328:Generated_Source\PSoC5/I2C_INT.c ****         if(I2C_CHECK_BYTE_COMPLETE(tmpCsr))
 329:Generated_Source\PSoC5/I2C_INT.c ****         {
 330:Generated_Source\PSoC5/I2C_INT.c ****             /* The address only issued after Start or ReStart: so check the address
 331:Generated_Source\PSoC5/I2C_INT.c ****                to catch these events:
 332:Generated_Source\PSoC5/I2C_INT.c ****                 FF : sets an address phase with a byte_complete interrupt trigger.
 333:Generated_Source\PSoC5/I2C_INT.c ****                 UDB: sets an address phase immediately after Start or ReStart. */
 334:Generated_Source\PSoC5/I2C_INT.c ****             if(I2C_CHECK_ADDRESS_STS(tmpCsr))
 335:Generated_Source\PSoC5/I2C_INT.c ****             {
 336:Generated_Source\PSoC5/I2C_INT.c ****             /* Check for software address detection */
 337:Generated_Source\PSoC5/I2C_INT.c ****             #if(I2C_SW_ADRR_DECODE)
 338:Generated_Source\PSoC5/I2C_INT.c ****                 tmp8 = I2C_GET_SLAVE_ADDR(I2C_DATA_REG);
 339:Generated_Source\PSoC5/I2C_INT.c **** 
 340:Generated_Source\PSoC5/I2C_INT.c ****                 if(tmp8 == I2C_slAddress)   /* Check for address match */
 341:Generated_Source\PSoC5/I2C_INT.c ****                 {
 342:Generated_Source\PSoC5/I2C_INT.c ****                     if(0u != (I2C_DATA_REG & I2C_READ_FLAG))
 343:Generated_Source\PSoC5/I2C_INT.c ****                     {
 344:Generated_Source\PSoC5/I2C_INT.c ****                         /* Place code to prepare read buffer here                  */
 345:Generated_Source\PSoC5/I2C_INT.c ****                         /* `#START I2C_SW_PREPARE_READ_BUF_interrupt` */
 346:Generated_Source\PSoC5/I2C_INT.c **** 
 347:Generated_Source\PSoC5/I2C_INT.c ****                         /* `#END` */
 348:Generated_Source\PSoC5/I2C_INT.c **** 
 349:Generated_Source\PSoC5/I2C_INT.c ****                     #ifdef I2C_SW_PREPARE_READ_BUF_CALLBACK
 350:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_SwPrepareReadBuf_Callback();
 351:Generated_Source\PSoC5/I2C_INT.c ****                     #endif /* I2C_SW_PREPARE_READ_BUF_CALLBACK */
 352:Generated_Source\PSoC5/I2C_INT.c ****                         
 353:Generated_Source\PSoC5/I2C_INT.c ****                         /* Prepare next operation to read, get data and place in data register */
 354:Generated_Source\PSoC5/I2C_INT.c ****                         if(I2C_slRdBufIndex < I2C_slRdBufSize)
 355:Generated_Source\PSoC5/I2C_INT.c ****                         {
 356:Generated_Source\PSoC5/I2C_INT.c ****                             /* Load first data byte from array */
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 10


 357:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_DATA_REG = I2C_slRdBufPtr[I2C_slRdBufIndex];
 358:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_ACK_AND_TRANSMIT;
 359:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_slRdBufIndex++;
 360:Generated_Source\PSoC5/I2C_INT.c **** 
 361:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_slStatus |= I2C_SSTAT_RD_BUSY;
 362:Generated_Source\PSoC5/I2C_INT.c ****                         }
 363:Generated_Source\PSoC5/I2C_INT.c ****                         else    /* Overflow: provide 0xFF on bus */
 364:Generated_Source\PSoC5/I2C_INT.c ****                         {
 365:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 366:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_ACK_AND_TRANSMIT;
 367:Generated_Source\PSoC5/I2C_INT.c **** 
 368:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_slStatus  |= (I2C_SSTAT_RD_BUSY |
 369:Generated_Source\PSoC5/I2C_INT.c ****                                                            I2C_SSTAT_RD_ERR_OVFL);
 370:Generated_Source\PSoC5/I2C_INT.c ****                         }
 371:Generated_Source\PSoC5/I2C_INT.c **** 
 372:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_state = I2C_SM_SL_RD_DATA;
 373:Generated_Source\PSoC5/I2C_INT.c ****                     }
 374:Generated_Source\PSoC5/I2C_INT.c ****                     else  /* Write transaction: receive 1st byte */
 375:Generated_Source\PSoC5/I2C_INT.c ****                     {
 376:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_ACK_AND_RECEIVE;
 377:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_state = I2C_SM_SL_WR_DATA;
 378:Generated_Source\PSoC5/I2C_INT.c **** 
 379:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_slStatus |= I2C_SSTAT_WR_BUSY;
 380:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_ENABLE_INT_ON_STOP;
 381:Generated_Source\PSoC5/I2C_INT.c ****                     }
 382:Generated_Source\PSoC5/I2C_INT.c ****                 }
 383:Generated_Source\PSoC5/I2C_INT.c ****                 else
 384:Generated_Source\PSoC5/I2C_INT.c ****                 {
 385:Generated_Source\PSoC5/I2C_INT.c ****                     /*     Place code to compare for additional address here    */
 386:Generated_Source\PSoC5/I2C_INT.c ****                     /* `#START I2C_SW_ADDR_COMPARE_interruptStart` */
 387:Generated_Source\PSoC5/I2C_INT.c **** 
 388:Generated_Source\PSoC5/I2C_INT.c ****                     /* `#END` */
 389:Generated_Source\PSoC5/I2C_INT.c **** 
 390:Generated_Source\PSoC5/I2C_INT.c ****                 #ifdef I2C_SW_ADDR_COMPARE_ENTRY_CALLBACK
 391:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_SwAddrCompare_EntryCallback();
 392:Generated_Source\PSoC5/I2C_INT.c ****                 #endif /* I2C_SW_ADDR_COMPARE_ENTRY_CALLBACK */
 393:Generated_Source\PSoC5/I2C_INT.c ****                     
 394:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;   /* NACK address */
 395:Generated_Source\PSoC5/I2C_INT.c **** 
 396:Generated_Source\PSoC5/I2C_INT.c ****                     /* Place code to end of condition for NACK generation here */
 397:Generated_Source\PSoC5/I2C_INT.c ****                     /* `#START I2C_SW_ADDR_COMPARE_interruptEnd`  */
 398:Generated_Source\PSoC5/I2C_INT.c **** 
 399:Generated_Source\PSoC5/I2C_INT.c ****                     /* `#END` */
 400:Generated_Source\PSoC5/I2C_INT.c **** 
 401:Generated_Source\PSoC5/I2C_INT.c ****                 #ifdef I2C_SW_ADDR_COMPARE_EXIT_CALLBACK
 402:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_SwAddrCompare_ExitCallback();
 403:Generated_Source\PSoC5/I2C_INT.c ****                 #endif /* I2C_SW_ADDR_COMPARE_EXIT_CALLBACK */
 404:Generated_Source\PSoC5/I2C_INT.c ****                 }
 405:Generated_Source\PSoC5/I2C_INT.c **** 
 406:Generated_Source\PSoC5/I2C_INT.c ****             #else /* (I2C_HW_ADRR_DECODE) */
 407:Generated_Source\PSoC5/I2C_INT.c **** 
 408:Generated_Source\PSoC5/I2C_INT.c ****                 if(0u != (I2C_DATA_REG & I2C_READ_FLAG))
 409:Generated_Source\PSoC5/I2C_INT.c ****                 {
 410:Generated_Source\PSoC5/I2C_INT.c ****                     /* Place code to prepare read buffer here                  */
 411:Generated_Source\PSoC5/I2C_INT.c ****                     /* `#START I2C_HW_PREPARE_READ_BUF_interrupt` */
 412:Generated_Source\PSoC5/I2C_INT.c **** 
 413:Generated_Source\PSoC5/I2C_INT.c ****                     /* `#END` */
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 11


 414:Generated_Source\PSoC5/I2C_INT.c ****                     
 415:Generated_Source\PSoC5/I2C_INT.c ****                 #ifdef I2C_HW_PREPARE_READ_BUF_CALLBACK
 416:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_HwPrepareReadBuf_Callback();
 417:Generated_Source\PSoC5/I2C_INT.c ****                 #endif /* I2C_HW_PREPARE_READ_BUF_CALLBACK */
 418:Generated_Source\PSoC5/I2C_INT.c **** 
 419:Generated_Source\PSoC5/I2C_INT.c ****                     /* Prepare next operation to read, get data and place in data register */
 420:Generated_Source\PSoC5/I2C_INT.c ****                     if(I2C_slRdBufIndex < I2C_slRdBufSize)
 421:Generated_Source\PSoC5/I2C_INT.c ****                     {
 422:Generated_Source\PSoC5/I2C_INT.c ****                         /* Load first data byte from array */
 423:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DATA_REG = I2C_slRdBufPtr[I2C_slRdBufIndex];
 424:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_ACK_AND_TRANSMIT;
 425:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_slRdBufIndex++;
 426:Generated_Source\PSoC5/I2C_INT.c **** 
 427:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_slStatus |= I2C_SSTAT_RD_BUSY;
 428:Generated_Source\PSoC5/I2C_INT.c ****                     }
 429:Generated_Source\PSoC5/I2C_INT.c ****                     else    /* Overflow: provide 0xFF on bus */
 430:Generated_Source\PSoC5/I2C_INT.c ****                     {
 431:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 432:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_ACK_AND_TRANSMIT;
 433:Generated_Source\PSoC5/I2C_INT.c **** 
 434:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_slStatus  |= (I2C_SSTAT_RD_BUSY |
 435:Generated_Source\PSoC5/I2C_INT.c ****                                                        I2C_SSTAT_RD_ERR_OVFL);
 436:Generated_Source\PSoC5/I2C_INT.c ****                     }
 437:Generated_Source\PSoC5/I2C_INT.c **** 
 438:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_state = I2C_SM_SL_RD_DATA;
 439:Generated_Source\PSoC5/I2C_INT.c ****                 }
 440:Generated_Source\PSoC5/I2C_INT.c ****                 else  /* Write transaction: receive 1st byte */
 441:Generated_Source\PSoC5/I2C_INT.c ****                 {
 442:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_ACK_AND_RECEIVE;
 443:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_state = I2C_SM_SL_WR_DATA;
 444:Generated_Source\PSoC5/I2C_INT.c **** 
 445:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_slStatus |= I2C_SSTAT_WR_BUSY;
 446:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_ENABLE_INT_ON_STOP;
 447:Generated_Source\PSoC5/I2C_INT.c ****                 }
 448:Generated_Source\PSoC5/I2C_INT.c **** 
 449:Generated_Source\PSoC5/I2C_INT.c ****             #endif /* (I2C_SW_ADRR_DECODE) */
 450:Generated_Source\PSoC5/I2C_INT.c ****             }
 451:Generated_Source\PSoC5/I2C_INT.c ****             /* Data states */
 452:Generated_Source\PSoC5/I2C_INT.c ****             /* Data master writes into slave */
 453:Generated_Source\PSoC5/I2C_INT.c ****             else if(I2C_state == I2C_SM_SL_WR_DATA)
 454:Generated_Source\PSoC5/I2C_INT.c ****             {
 455:Generated_Source\PSoC5/I2C_INT.c ****                 if(I2C_slWrBufIndex < I2C_slWrBufSize)
 456:Generated_Source\PSoC5/I2C_INT.c ****                 {
 457:Generated_Source\PSoC5/I2C_INT.c ****                     tmp8 = I2C_DATA_REG;
 458:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_ACK_AND_RECEIVE;
 459:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_slWrBufPtr[I2C_slWrBufIndex] = tmp8;
 460:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_slWrBufIndex++;
 461:Generated_Source\PSoC5/I2C_INT.c ****                 }
 462:Generated_Source\PSoC5/I2C_INT.c ****                 else  /* of array: complete write, send NACK */
 463:Generated_Source\PSoC5/I2C_INT.c ****                 {
 464:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;
 465:Generated_Source\PSoC5/I2C_INT.c **** 
 466:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_slStatus |= I2C_SSTAT_WR_ERR_OVFL;
 467:Generated_Source\PSoC5/I2C_INT.c ****                 }
 468:Generated_Source\PSoC5/I2C_INT.c ****             }
 469:Generated_Source\PSoC5/I2C_INT.c ****             /* Data master reads from slave */
 470:Generated_Source\PSoC5/I2C_INT.c ****             else if(I2C_state == I2C_SM_SL_RD_DATA)
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 12


 471:Generated_Source\PSoC5/I2C_INT.c ****             {
 472:Generated_Source\PSoC5/I2C_INT.c ****                 if(I2C_CHECK_DATA_ACK(tmpCsr))
 473:Generated_Source\PSoC5/I2C_INT.c ****                 {
 474:Generated_Source\PSoC5/I2C_INT.c ****                     if(I2C_slRdBufIndex < I2C_slRdBufSize)
 475:Generated_Source\PSoC5/I2C_INT.c ****                     {
 476:Generated_Source\PSoC5/I2C_INT.c ****                          /* Get data from array */
 477:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DATA_REG = I2C_slRdBufPtr[I2C_slRdBufIndex];
 478:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 479:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_slRdBufIndex++;
 480:Generated_Source\PSoC5/I2C_INT.c ****                     }
 481:Generated_Source\PSoC5/I2C_INT.c ****                     else   /* Overflow: provide 0xFF on bus */
 482:Generated_Source\PSoC5/I2C_INT.c ****                     {
 483:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 484:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 485:Generated_Source\PSoC5/I2C_INT.c **** 
 486:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_slStatus |= I2C_SSTAT_RD_ERR_OVFL;
 487:Generated_Source\PSoC5/I2C_INT.c ****                     }
 488:Generated_Source\PSoC5/I2C_INT.c ****                 }
 489:Generated_Source\PSoC5/I2C_INT.c ****                 else  /* Last byte was NACKed: read complete */
 490:Generated_Source\PSoC5/I2C_INT.c ****                 {
 491:Generated_Source\PSoC5/I2C_INT.c ****                     /* Only NACK appears on bus */
 492:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 493:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_NAK_AND_TRANSMIT;
 494:Generated_Source\PSoC5/I2C_INT.c **** 
 495:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_slStatus &= ((uint8) ~I2C_SSTAT_RD_BUSY);
 496:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_slStatus |= ((uint8)  I2C_SSTAT_RD_CMPLT);
 497:Generated_Source\PSoC5/I2C_INT.c **** 
 498:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_state = I2C_SM_IDLE;
 499:Generated_Source\PSoC5/I2C_INT.c ****                 }
 500:Generated_Source\PSoC5/I2C_INT.c ****             }
 501:Generated_Source\PSoC5/I2C_INT.c ****             else
 502:Generated_Source\PSoC5/I2C_INT.c ****             {
 503:Generated_Source\PSoC5/I2C_INT.c ****             #if(I2C_TIMEOUT_ENABLED)
 504:Generated_Source\PSoC5/I2C_INT.c ****                 /* Exit interrupt to take chance for timeout timer to handle this case */
 505:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_DisableInt();
 506:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_ClearPendingInt();
 507:Generated_Source\PSoC5/I2C_INT.c ****             #else
 508:Generated_Source\PSoC5/I2C_INT.c ****                 /* Block execution flow: unexpected condition */
 509:Generated_Source\PSoC5/I2C_INT.c ****                 CYASSERT(0u != 0u);
 510:Generated_Source\PSoC5/I2C_INT.c ****             #endif /* (I2C_TIMEOUT_ENABLED) */
 511:Generated_Source\PSoC5/I2C_INT.c ****             }
 512:Generated_Source\PSoC5/I2C_INT.c ****         }
 513:Generated_Source\PSoC5/I2C_INT.c ****     #endif /* (I2C_MODE_SLAVE_ENABLED) */
 514:Generated_Source\PSoC5/I2C_INT.c ****     }
 515:Generated_Source\PSoC5/I2C_INT.c ****     else
 516:Generated_Source\PSoC5/I2C_INT.c ****     {
 517:Generated_Source\PSoC5/I2C_INT.c ****         /* The FSM skips master and slave processing: return to IDLE */
 518:Generated_Source\PSoC5/I2C_INT.c ****         I2C_state = I2C_SM_IDLE;
 148              		.loc 1 518 0
 149 0096 5CBF     		itt	pl
 150 0098 1023     		movpl	r3, #16
 151 009a 2B70     		strbpl	r3, [r5]
 152              	.LVL4:
 153              	.L1:
 154 009c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 155              	.LVL5:
 156              	.L8:
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 13


 258:Generated_Source\PSoC5/I2C_INT.c ****                 I2C_mstrRdBufIndex++;
 157              		.loc 1 258 0
 158 009e 614A     		ldr	r2, .L37+24
 159 00a0 6149     		ldr	r1, .L37+28
 160 00a2 6248     		ldr	r0, .L37+32
 161 00a4 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 162 00a6 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 163 00a8 0068     		ldr	r0, [r0]
 164 00aa DBB2     		uxtb	r3, r3
 165 00ac C9B2     		uxtb	r1, r1
 166 00ae C154     		strb	r1, [r0, r3]
 259:Generated_Source\PSoC5/I2C_INT.c **** 
 167              		.loc 1 259 0
 168 00b0 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 262:Generated_Source\PSoC5/I2C_INT.c ****                 {
 169              		.loc 1 262 0
 170 00b2 5F49     		ldr	r1, .L37+36
 259:Generated_Source\PSoC5/I2C_INT.c **** 
 171              		.loc 1 259 0
 172 00b4 0133     		adds	r3, r3, #1
 173 00b6 DBB2     		uxtb	r3, r3
 174 00b8 1370     		strb	r3, [r2]
 262:Generated_Source\PSoC5/I2C_INT.c ****                 {
 175              		.loc 1 262 0
 176 00ba 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 177 00bc 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 178 00be 9A42     		cmp	r2, r3
 179 00c0 3FD3     		bcc	.L35
 267:Generated_Source\PSoC5/I2C_INT.c ****                 {
 180              		.loc 1 267 0
 181 00c2 554B     		ldr	r3, .L37+12
 182 00c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 183 00c6 03F00203 		and	r3, r3, #2
 184 00ca 03F0FF02 		and	r2, r3, #255
 185 00ce 002B     		cmp	r3, #0
 186 00d0 72D0     		beq	.L21
 270:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_RD_CMPLT);
 187              		.loc 1 270 0
 188 00d2 504A     		ldr	r2, .L37+8
 274:Generated_Source\PSoC5/I2C_INT.c ****                 }
 189              		.loc 1 274 0
 190 00d4 5149     		ldr	r1, .L37+16
 270:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_RD_CMPLT);
 191              		.loc 1 270 0
 192 00d6 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 273:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_DisableInt();
 193              		.loc 1 273 0
 194 00d8 6026     		movs	r6, #96
 270:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_RD_CMPLT);
 195              		.loc 1 270 0
 196 00da 43F00903 		orr	r3, r3, #9
 274:Generated_Source\PSoC5/I2C_INT.c ****                 }
 197              		.loc 1 274 0
 198 00de 4FF40040 		mov	r0, #32768
 270:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_RD_CMPLT);
 199              		.loc 1 270 0
 200 00e2 1370     		strb	r3, [r2]
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 14


 273:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_DisableInt();
 201              		.loc 1 273 0
 202 00e4 2E70     		strb	r6, [r5]
 274:Generated_Source\PSoC5/I2C_INT.c ****                 }
 203              		.loc 1 274 0
 204 00e6 0860     		str	r0, [r1]
 205 00e8 BFE7     		b	.L3
 206              	.L7:
 206:Generated_Source\PSoC5/I2C_INT.c ****                 {
 207              		.loc 1 206 0
 208 00ea A607     		lsls	r6, r4, #30
 209 00ec 19D4     		bmi	.L16
 209:Generated_Source\PSoC5/I2C_INT.c ****                     {
 210              		.loc 1 209 0
 211 00ee 514B     		ldr	r3, .L37+40
 212 00f0 514A     		ldr	r2, .L37+44
 213 00f2 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 214 00f4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 215 00f6 9142     		cmp	r1, r2
 216 00f8 4ED2     		bcs	.L17
 212:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 217              		.loc 1 212 0
 218 00fa 5049     		ldr	r1, .L37+48
 219 00fc 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 220 00fe 0968     		ldr	r1, [r1]
 221 0100 D2B2     		uxtb	r2, r2
 222 0102 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 211:Generated_Source\PSoC5/I2C_INT.c ****                                                  I2C_mstrWrBufPtr[I2C_mstrWrBufIndex];
 223              		.loc 1 211 0
 224 0104 484E     		ldr	r6, .L37+28
 213:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_mstrWrBufIndex++;
 225              		.loc 1 213 0
 226 0106 4149     		ldr	r1, .L37
 212:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 227              		.loc 1 212 0
 228 0108 D2B2     		uxtb	r2, r2
 213:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_mstrWrBufIndex++;
 229              		.loc 1 213 0
 230 010a 0420     		movs	r0, #4
 211:Generated_Source\PSoC5/I2C_INT.c ****                                                  I2C_mstrWrBufPtr[I2C_mstrWrBufIndex];
 231              		.loc 1 211 0
 232 010c 3270     		strb	r2, [r6]
 213:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_mstrWrBufIndex++;
 233              		.loc 1 213 0
 234 010e 0870     		strb	r0, [r1]
 214:Generated_Source\PSoC5/I2C_INT.c ****                     }
 235              		.loc 1 214 0
 236 0110 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 237 0112 0132     		adds	r2, r2, #1
 238 0114 D2B2     		uxtb	r2, r2
 239 0116 1A70     		strb	r2, [r3]
 240 0118 A7E7     		b	.L3
 241              	.LVL6:
 242              	.L4:
 291:Generated_Source\PSoC5/I2C_INT.c ****             #endif /* (I2C_TIMEOUT_ENABLED) */
 243              		.loc 1 291 0 discriminator 1
 244 011a 0020     		movs	r0, #0
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 15


 245 011c FFF7FEFF 		bl	CyHalt
 246              	.LVL7:
 294:Generated_Source\PSoC5/I2C_INT.c ****             }
 247              		.loc 1 294 0 discriminator 1
 248 0120 A3E7     		b	.L3
 249              	.LVL8:
 250              	.L16:
 233:Generated_Source\PSoC5/I2C_INT.c ****                 {
 251              		.loc 1 233 0
 252 0122 3D4B     		ldr	r3, .L37+12
 253 0124 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 254 0126 9907     		lsls	r1, r3, #30
 255 0128 25D5     		bpl	.L19
 236:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_ERR_SHORT_XFER |
 256              		.loc 1 236 0
 257 012a 3A4A     		ldr	r2, .L37+8
 242:Generated_Source\PSoC5/I2C_INT.c ****                 }
 258              		.loc 1 242 0
 259 012c 3B49     		ldr	r1, .L37+16
 236:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_ERR_SHORT_XFER |
 260              		.loc 1 236 0
 261 012e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 241:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_DisableInt();
 262              		.loc 1 241 0
 263 0130 6026     		movs	r6, #96
 236:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_ERR_SHORT_XFER |
 264              		.loc 1 236 0
 265 0132 43F09A03 		orr	r3, r3, #154
 242:Generated_Source\PSoC5/I2C_INT.c ****                 }
 266              		.loc 1 242 0
 267 0136 4FF40040 		mov	r0, #32768
 236:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_ERR_SHORT_XFER |
 268              		.loc 1 236 0
 269 013a 1370     		strb	r3, [r2]
 241:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_DisableInt();
 270              		.loc 1 241 0
 271 013c 2E70     		strb	r6, [r5]
 242:Generated_Source\PSoC5/I2C_INT.c ****                 }
 272              		.loc 1 242 0
 273 013e 0860     		str	r0, [r1]
 274 0140 93E7     		b	.L3
 275              	.L35:
 264:Generated_Source\PSoC5/I2C_INT.c ****                 }
 276              		.loc 1 264 0
 277 0142 324B     		ldr	r3, .L37
 278 0144 1022     		movs	r2, #16
 279 0146 1A70     		strb	r2, [r3]
 280 0148 8FE7     		b	.L3
 281              	.L34:
 133:Generated_Source\PSoC5/I2C_INT.c ****                     {
 282              		.loc 1 133 0
 283 014a 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 284 014c 304A     		ldr	r2, .L37+4
 285 014e 452B     		cmp	r3, #69
 286 0150 3AD0     		beq	.L36
 164:Generated_Source\PSoC5/I2C_INT.c **** 
 287              		.loc 1 164 0
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 16


 288 0152 2E49     		ldr	r1, .L37
 289 0154 0020     		movs	r0, #0
 166:Generated_Source\PSoC5/I2C_INT.c ****                     }
 290              		.loc 1 166 0
 291 0156 4A23     		movs	r3, #74
 164:Generated_Source\PSoC5/I2C_INT.c **** 
 292              		.loc 1 164 0
 293 0158 0870     		strb	r0, [r1]
 166:Generated_Source\PSoC5/I2C_INT.c ****                     }
 294              		.loc 1 166 0
 295 015a 1370     		strb	r3, [r2]
 296 015c 85E7     		b	.L3
 297              	.LVL9:
 298              	.L18:
 228:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_GENERATE_STOP;
 299              		.loc 1 228 0
 300 015e 304A     		ldr	r2, .L37+20
 229:Generated_Source\PSoC5/I2C_INT.c ****                     }
 301              		.loc 1 229 0
 302 0160 374E     		ldr	r6, .L37+52
 228:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_GENERATE_STOP;
 303              		.loc 1 228 0
 304 0162 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 229:Generated_Source\PSoC5/I2C_INT.c ****                     }
 305              		.loc 1 229 0
 306 0164 2949     		ldr	r1, .L37
 228:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_GENERATE_STOP;
 307              		.loc 1 228 0
 308 0166 43F01003 		orr	r3, r3, #16
 229:Generated_Source\PSoC5/I2C_INT.c ****                     }
 309              		.loc 1 229 0
 310 016a 1027     		movs	r7, #16
 311 016c 0420     		movs	r0, #4
 228:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_GENERATE_STOP;
 312              		.loc 1 228 0
 313 016e 1370     		strb	r3, [r2]
 229:Generated_Source\PSoC5/I2C_INT.c ****                     }
 314              		.loc 1 229 0
 315 0170 3770     		strb	r7, [r6]
 316 0172 0870     		strb	r0, [r1]
 317 0174 79E7     		b	.L3
 318              	.LVL10:
 319              	.L19:
 246:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_GENERATE_STOP;
 320              		.loc 1 246 0
 321 0176 2A4A     		ldr	r2, .L37+20
 247:Generated_Source\PSoC5/I2C_INT.c **** 
 322              		.loc 1 247 0
 323 0178 314E     		ldr	r6, .L37+52
 246:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_GENERATE_STOP;
 324              		.loc 1 246 0
 325 017a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 247:Generated_Source\PSoC5/I2C_INT.c **** 
 326              		.loc 1 247 0
 327 017c 2349     		ldr	r1, .L37
 246:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_GENERATE_STOP;
 328              		.loc 1 246 0
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 17


 329 017e 43F01003 		orr	r3, r3, #16
 330 0182 1370     		strb	r3, [r2]
 247:Generated_Source\PSoC5/I2C_INT.c **** 
 331              		.loc 1 247 0
 332 0184 1027     		movs	r7, #16
 250:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_ERR_XFER);
 333              		.loc 1 250 0
 334 0186 234A     		ldr	r2, .L37+8
 247:Generated_Source\PSoC5/I2C_INT.c **** 
 335              		.loc 1 247 0
 336 0188 0420     		movs	r0, #4
 337 018a 3770     		strb	r7, [r6]
 338 018c 0870     		strb	r0, [r1]
 250:Generated_Source\PSoC5/I2C_INT.c ****                                                     I2C_MSTAT_ERR_XFER);
 339              		.loc 1 250 0
 340 018e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 341 0190 43F09003 		orr	r3, r3, #144
 342 0194 1370     		strb	r3, [r2]
 343 0196 68E7     		b	.L3
 344              	.L17:
 217:Generated_Source\PSoC5/I2C_INT.c ****                     {
 345              		.loc 1 217 0
 346 0198 1F4B     		ldr	r3, .L37+12
 347 019a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 348 019c 9807     		lsls	r0, r3, #30
 349 019e DED5     		bpl	.L18
 220:Generated_Source\PSoC5/I2C_INT.c ****                                                         I2C_MSTAT_WR_CMPLT);
 350              		.loc 1 220 0
 351 01a0 1C4A     		ldr	r2, .L37+8
 224:Generated_Source\PSoC5/I2C_INT.c ****                     }
 352              		.loc 1 224 0
 353 01a2 1E49     		ldr	r1, .L37+16
 220:Generated_Source\PSoC5/I2C_INT.c ****                                                         I2C_MSTAT_WR_CMPLT);
 354              		.loc 1 220 0
 355 01a4 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 223:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DisableInt();
 356              		.loc 1 223 0
 357 01a6 6026     		movs	r6, #96
 220:Generated_Source\PSoC5/I2C_INT.c ****                                                         I2C_MSTAT_WR_CMPLT);
 358              		.loc 1 220 0
 359 01a8 43F00A03 		orr	r3, r3, #10
 224:Generated_Source\PSoC5/I2C_INT.c ****                     }
 360              		.loc 1 224 0
 361 01ac 4FF40040 		mov	r0, #32768
 220:Generated_Source\PSoC5/I2C_INT.c ****                                                         I2C_MSTAT_WR_CMPLT);
 362              		.loc 1 220 0
 363 01b0 1370     		strb	r3, [r2]
 223:Generated_Source\PSoC5/I2C_INT.c ****                         I2C_DisableInt();
 364              		.loc 1 223 0
 365 01b2 2E70     		strb	r6, [r5]
 224:Generated_Source\PSoC5/I2C_INT.c ****                     }
 366              		.loc 1 224 0
 367 01b4 0860     		str	r0, [r1]
 368 01b6 58E7     		b	.L3
 369              	.L21:
 278:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;       /* NACK and TRY to generate Stop */
 370              		.loc 1 278 0
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 18


 371 01b8 1949     		ldr	r1, .L37+20
 279:Generated_Source\PSoC5/I2C_INT.c ****                 }
 372              		.loc 1 279 0
 373 01ba 1448     		ldr	r0, .L37
 278:Generated_Source\PSoC5/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;       /* NACK and TRY to generate Stop */
 374              		.loc 1 278 0
 375 01bc 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 376 01be 43F01003 		orr	r3, r3, #16
 377 01c2 0B70     		strb	r3, [r1]
 279:Generated_Source\PSoC5/I2C_INT.c ****                 }
 378              		.loc 1 279 0
 379 01c4 0270     		strb	r2, [r0]
 380 01c6 50E7     		b	.L3
 381              	.L36:
 136:Generated_Source\PSoC5/I2C_INT.c ****                         {
 382              		.loc 1 136 0
 383 01c8 1B4B     		ldr	r3, .L37+44
 384 01ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 385 01cc 73B1     		cbz	r3, .L11
 139:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_TRANSMIT_DATA;
 386              		.loc 1 139 0
 387 01ce 1B4B     		ldr	r3, .L37+48
 388 01d0 1548     		ldr	r0, .L37+28
 389 01d2 1B68     		ldr	r3, [r3]
 140:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_mstrWrBufIndex = 1u;   /* Set index to 2nd element */
 390              		.loc 1 140 0
 391 01d4 0D4E     		ldr	r6, .L37
 139:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_TRANSMIT_DATA;
 392              		.loc 1 139 0
 393 01d6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 141:Generated_Source\PSoC5/I2C_INT.c **** 
 394              		.loc 1 141 0
 395 01d8 1649     		ldr	r1, .L37+40
 139:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_TRANSMIT_DATA;
 396              		.loc 1 139 0
 397 01da DBB2     		uxtb	r3, r3
 398 01dc 0370     		strb	r3, [r0]
 140:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_mstrWrBufIndex = 1u;   /* Set index to 2nd element */
 399              		.loc 1 140 0
 400 01de 0427     		movs	r7, #4
 141:Generated_Source\PSoC5/I2C_INT.c **** 
 401              		.loc 1 141 0
 402 01e0 0120     		movs	r0, #1
 144:Generated_Source\PSoC5/I2C_INT.c ****                         }
 403              		.loc 1 144 0
 404 01e2 4623     		movs	r3, #70
 140:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_mstrWrBufIndex = 1u;   /* Set index to 2nd element */
 405              		.loc 1 140 0
 406 01e4 3770     		strb	r7, [r6]
 141:Generated_Source\PSoC5/I2C_INT.c **** 
 407              		.loc 1 141 0
 408 01e6 0870     		strb	r0, [r1]
 144:Generated_Source\PSoC5/I2C_INT.c ****                         }
 409              		.loc 1 144 0
 410 01e8 1370     		strb	r3, [r2]
 411 01ea 3EE7     		b	.L3
 412              	.L11:
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 19


 147:Generated_Source\PSoC5/I2C_INT.c ****                         {
 413              		.loc 1 147 0
 414 01ec 0A4B     		ldr	r3, .L37+12
 415 01ee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 416 01f0 9B07     		lsls	r3, r3, #30
 417 01f2 B4D5     		bpl	.L18
 150:Generated_Source\PSoC5/I2C_INT.c ****                                                             I2C_MSTAT_WR_CMPLT);
 418              		.loc 1 150 0
 419 01f4 0749     		ldr	r1, .L37+8
 154:Generated_Source\PSoC5/I2C_INT.c ****                         }
 420              		.loc 1 154 0
 421 01f6 0948     		ldr	r0, .L37+16
 150:Generated_Source\PSoC5/I2C_INT.c ****                                                             I2C_MSTAT_WR_CMPLT);
 422              		.loc 1 150 0
 423 01f8 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 153:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_DisableInt();
 424              		.loc 1 153 0
 425 01fa 6027     		movs	r7, #96
 150:Generated_Source\PSoC5/I2C_INT.c ****                                                             I2C_MSTAT_WR_CMPLT);
 426              		.loc 1 150 0
 427 01fc 43F00A03 		orr	r3, r3, #10
 154:Generated_Source\PSoC5/I2C_INT.c ****                         }
 428              		.loc 1 154 0
 429 0200 4FF40046 		mov	r6, #32768
 150:Generated_Source\PSoC5/I2C_INT.c ****                                                             I2C_MSTAT_WR_CMPLT);
 430              		.loc 1 150 0
 431 0204 0B70     		strb	r3, [r1]
 153:Generated_Source\PSoC5/I2C_INT.c ****                             I2C_DisableInt();
 432              		.loc 1 153 0
 433 0206 1770     		strb	r7, [r2]
 154:Generated_Source\PSoC5/I2C_INT.c ****                         }
 434              		.loc 1 154 0
 435 0208 0660     		str	r6, [r0]
 436 020a 2EE7     		b	.L3
 437              	.L38:
 438              		.align	2
 439              	.L37:
 440 020c D7490040 		.word	1073760727
 441 0210 00000000 		.word	I2C_state
 442 0214 00000000 		.word	I2C_mstrStatus
 443 0218 00000000 		.word	I2C_mstrControl
 444 021c 80E100E0 		.word	-536813184
 445 0220 D6490040 		.word	1073760726
 446 0224 00000000 		.word	I2C_mstrRdBufIndex
 447 0228 D8490040 		.word	1073760728
 448 022c 00000000 		.word	I2C_mstrRdBufPtr
 449 0230 00000000 		.word	I2C_mstrRdBufSize
 450 0234 00000000 		.word	I2C_mstrWrBufIndex
 451 0238 00000000 		.word	I2C_mstrWrBufSize
 452 023c 00000000 		.word	I2C_mstrWrBufPtr
 453 0240 D9490040 		.word	1073760729
 454              		.cfi_endproc
 455              	.LFE0:
 456              		.size	I2C_ISR, .-I2C_ISR
 457              		.text
 458              	.Letext0:
 459              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 20


 460              		.file 3 "Generated_Source\\PSoC5\\I2C_PVT.h"
 461              		.file 4 "Generated_Source\\PSoC5\\CyLib.h"
 462              		.section	.debug_info,"",%progbits
 463              	.Ldebug_info0:
 464 0000 6D010000 		.4byte	0x16d
 465 0004 0400     		.2byte	0x4
 466 0006 00000000 		.4byte	.Ldebug_abbrev0
 467 000a 04       		.byte	0x4
 468 000b 01       		.uleb128 0x1
 469 000c 1E000000 		.4byte	.LASF27
 470 0010 0C       		.byte	0xc
 471 0011 3F020000 		.4byte	.LASF28
 472 0015 26010000 		.4byte	.LASF29
 473 0019 00000000 		.4byte	.Ldebug_ranges0+0
 474 001d 00000000 		.4byte	0
 475 0021 00000000 		.4byte	.Ldebug_line0
 476 0025 02       		.uleb128 0x2
 477 0026 01       		.byte	0x1
 478 0027 06       		.byte	0x6
 479 0028 D8000000 		.4byte	.LASF0
 480 002c 02       		.uleb128 0x2
 481 002d 01       		.byte	0x1
 482 002e 08       		.byte	0x8
 483 002f E4000000 		.4byte	.LASF1
 484 0033 02       		.uleb128 0x2
 485 0034 02       		.byte	0x2
 486 0035 05       		.byte	0x5
 487 0036 04020000 		.4byte	.LASF2
 488 003a 02       		.uleb128 0x2
 489 003b 02       		.byte	0x2
 490 003c 07       		.byte	0x7
 491 003d AC000000 		.4byte	.LASF3
 492 0041 02       		.uleb128 0x2
 493 0042 04       		.byte	0x4
 494 0043 05       		.byte	0x5
 495 0044 36020000 		.4byte	.LASF4
 496 0048 02       		.uleb128 0x2
 497 0049 04       		.byte	0x4
 498 004a 07       		.byte	0x7
 499 004b 07010000 		.4byte	.LASF5
 500 004f 02       		.uleb128 0x2
 501 0050 08       		.byte	0x8
 502 0051 05       		.byte	0x5
 503 0052 F1010000 		.4byte	.LASF6
 504 0056 02       		.uleb128 0x2
 505 0057 08       		.byte	0x8
 506 0058 07       		.byte	0x7
 507 0059 CA010000 		.4byte	.LASF7
 508 005d 03       		.uleb128 0x3
 509 005e 04       		.byte	0x4
 510 005f 05       		.byte	0x5
 511 0060 696E7400 		.ascii	"int\000"
 512 0064 02       		.uleb128 0x2
 513 0065 04       		.byte	0x4
 514 0066 07       		.byte	0x7
 515 0067 BD010000 		.4byte	.LASF8
 516 006b 04       		.uleb128 0x4
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 21


 517 006c 19010000 		.4byte	.LASF9
 518 0070 02       		.byte	0x2
 519 0071 E401     		.2byte	0x1e4
 520 0073 2C000000 		.4byte	0x2c
 521 0077 04       		.uleb128 0x4
 522 0078 A4010000 		.4byte	.LASF10
 523 007c 02       		.byte	0x2
 524 007d E601     		.2byte	0x1e6
 525 007f 48000000 		.4byte	0x48
 526 0083 02       		.uleb128 0x2
 527 0084 04       		.byte	0x4
 528 0085 04       		.byte	0x4
 529 0086 D2000000 		.4byte	.LASF11
 530 008a 02       		.uleb128 0x2
 531 008b 08       		.byte	0x8
 532 008c 04       		.byte	0x4
 533 008d 1F010000 		.4byte	.LASF12
 534 0091 02       		.uleb128 0x2
 535 0092 01       		.byte	0x1
 536 0093 08       		.byte	0x8
 537 0094 FF010000 		.4byte	.LASF13
 538 0098 04       		.uleb128 0x4
 539 0099 F2000000 		.4byte	.LASF14
 540 009d 02       		.byte	0x2
 541 009e 8E02     		.2byte	0x28e
 542 00a0 A4000000 		.4byte	0xa4
 543 00a4 05       		.uleb128 0x5
 544 00a5 6B000000 		.4byte	0x6b
 545 00a9 04       		.uleb128 0x4
 546 00aa 07000000 		.4byte	.LASF15
 547 00ae 02       		.byte	0x2
 548 00af 9002     		.2byte	0x290
 549 00b1 B5000000 		.4byte	0xb5
 550 00b5 05       		.uleb128 0x5
 551 00b6 77000000 		.4byte	0x77
 552 00ba 02       		.uleb128 0x2
 553 00bb 08       		.byte	0x8
 554 00bc 04       		.byte	0x4
 555 00bd 60020000 		.4byte	.LASF16
 556 00c1 02       		.uleb128 0x2
 557 00c2 04       		.byte	0x4
 558 00c3 07       		.byte	0x7
 559 00c4 E8010000 		.4byte	.LASF17
 560 00c8 06       		.uleb128 0x6
 561 00c9 0E020000 		.4byte	.LASF30
 562 00cd 01       		.byte	0x1
 563 00ce 2E       		.byte	0x2e
 564 00cf 00000000 		.4byte	.LFB0
 565 00d3 44020000 		.4byte	.LFE0-.LFB0
 566 00d7 01       		.uleb128 0x1
 567 00d8 9C       		.byte	0x9c
 568 00d9 FC000000 		.4byte	0xfc
 569 00dd 07       		.uleb128 0x7
 570 00de 00000000 		.4byte	.LASF31
 571 00e2 01       		.byte	0x1
 572 00e3 34       		.byte	0x34
 573 00e4 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 22


 574 00e8 00000000 		.4byte	.LLST0
 575 00ec 08       		.uleb128 0x8
 576 00ed 20010000 		.4byte	.LVL7
 577 00f1 65010000 		.4byte	0x165
 578 00f5 09       		.uleb128 0x9
 579 00f6 01       		.uleb128 0x1
 580 00f7 50       		.byte	0x50
 581 00f8 01       		.uleb128 0x1
 582 00f9 30       		.byte	0x30
 583 00fa 00       		.byte	0
 584 00fb 00       		.byte	0
 585 00fc 0A       		.uleb128 0xa
 586 00fd 6C020000 		.4byte	.LASF18
 587 0101 03       		.byte	0x3
 588 0102 23       		.byte	0x23
 589 0103 A4000000 		.4byte	0xa4
 590 0107 0A       		.uleb128 0xa
 591 0108 16020000 		.4byte	.LASF19
 592 010c 03       		.byte	0x3
 593 010d 27       		.byte	0x27
 594 010e A4000000 		.4byte	0xa4
 595 0112 0A       		.uleb128 0xa
 596 0113 F7000000 		.4byte	.LASF20
 597 0117 03       		.byte	0x3
 598 0118 28       		.byte	0x28
 599 0119 A4000000 		.4byte	0xa4
 600 011d 0A       		.uleb128 0xa
 601 011e 25020000 		.4byte	.LASF21
 602 0122 03       		.byte	0x3
 603 0123 2B       		.byte	0x2b
 604 0124 28010000 		.4byte	0x128
 605 0128 0B       		.uleb128 0xb
 606 0129 04       		.byte	0x4
 607 012a A4000000 		.4byte	0xa4
 608 012e 0A       		.uleb128 0xa
 609 012f AB010000 		.4byte	.LASF22
 610 0133 03       		.byte	0x3
 611 0134 2C       		.byte	0x2c
 612 0135 A4000000 		.4byte	0xa4
 613 0139 0A       		.uleb128 0xa
 614 013a BF000000 		.4byte	.LASF23
 615 013e 03       		.byte	0x3
 616 013f 2D       		.byte	0x2d
 617 0140 A4000000 		.4byte	0xa4
 618 0144 0A       		.uleb128 0xa
 619 0145 0D000000 		.4byte	.LASF24
 620 0149 03       		.byte	0x3
 621 014a 30       		.byte	0x30
 622 014b 28010000 		.4byte	0x128
 623 014f 0A       		.uleb128 0xa
 624 0150 89020000 		.4byte	.LASF25
 625 0154 03       		.byte	0x3
 626 0155 31       		.byte	0x31
 627 0156 A4000000 		.4byte	0xa4
 628 015a 0A       		.uleb128 0xa
 629 015b 76020000 		.4byte	.LASF26
 630 015f 03       		.byte	0x3
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 23


 631 0160 32       		.byte	0x32
 632 0161 A4000000 		.4byte	0xa4
 633 0165 0C       		.uleb128 0xc
 634 0166 E1010000 		.4byte	.LASF32
 635 016a E1010000 		.4byte	.LASF32
 636 016e 04       		.byte	0x4
 637 016f 7F       		.byte	0x7f
 638 0170 00       		.byte	0
 639              		.section	.debug_abbrev,"",%progbits
 640              	.Ldebug_abbrev0:
 641 0000 01       		.uleb128 0x1
 642 0001 11       		.uleb128 0x11
 643 0002 01       		.byte	0x1
 644 0003 25       		.uleb128 0x25
 645 0004 0E       		.uleb128 0xe
 646 0005 13       		.uleb128 0x13
 647 0006 0B       		.uleb128 0xb
 648 0007 03       		.uleb128 0x3
 649 0008 0E       		.uleb128 0xe
 650 0009 1B       		.uleb128 0x1b
 651 000a 0E       		.uleb128 0xe
 652 000b 55       		.uleb128 0x55
 653 000c 17       		.uleb128 0x17
 654 000d 11       		.uleb128 0x11
 655 000e 01       		.uleb128 0x1
 656 000f 10       		.uleb128 0x10
 657 0010 17       		.uleb128 0x17
 658 0011 00       		.byte	0
 659 0012 00       		.byte	0
 660 0013 02       		.uleb128 0x2
 661 0014 24       		.uleb128 0x24
 662 0015 00       		.byte	0
 663 0016 0B       		.uleb128 0xb
 664 0017 0B       		.uleb128 0xb
 665 0018 3E       		.uleb128 0x3e
 666 0019 0B       		.uleb128 0xb
 667 001a 03       		.uleb128 0x3
 668 001b 0E       		.uleb128 0xe
 669 001c 00       		.byte	0
 670 001d 00       		.byte	0
 671 001e 03       		.uleb128 0x3
 672 001f 24       		.uleb128 0x24
 673 0020 00       		.byte	0
 674 0021 0B       		.uleb128 0xb
 675 0022 0B       		.uleb128 0xb
 676 0023 3E       		.uleb128 0x3e
 677 0024 0B       		.uleb128 0xb
 678 0025 03       		.uleb128 0x3
 679 0026 08       		.uleb128 0x8
 680 0027 00       		.byte	0
 681 0028 00       		.byte	0
 682 0029 04       		.uleb128 0x4
 683 002a 16       		.uleb128 0x16
 684 002b 00       		.byte	0
 685 002c 03       		.uleb128 0x3
 686 002d 0E       		.uleb128 0xe
 687 002e 3A       		.uleb128 0x3a
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 24


 688 002f 0B       		.uleb128 0xb
 689 0030 3B       		.uleb128 0x3b
 690 0031 05       		.uleb128 0x5
 691 0032 49       		.uleb128 0x49
 692 0033 13       		.uleb128 0x13
 693 0034 00       		.byte	0
 694 0035 00       		.byte	0
 695 0036 05       		.uleb128 0x5
 696 0037 35       		.uleb128 0x35
 697 0038 00       		.byte	0
 698 0039 49       		.uleb128 0x49
 699 003a 13       		.uleb128 0x13
 700 003b 00       		.byte	0
 701 003c 00       		.byte	0
 702 003d 06       		.uleb128 0x6
 703 003e 2E       		.uleb128 0x2e
 704 003f 01       		.byte	0x1
 705 0040 3F       		.uleb128 0x3f
 706 0041 19       		.uleb128 0x19
 707 0042 03       		.uleb128 0x3
 708 0043 0E       		.uleb128 0xe
 709 0044 3A       		.uleb128 0x3a
 710 0045 0B       		.uleb128 0xb
 711 0046 3B       		.uleb128 0x3b
 712 0047 0B       		.uleb128 0xb
 713 0048 27       		.uleb128 0x27
 714 0049 19       		.uleb128 0x19
 715 004a 11       		.uleb128 0x11
 716 004b 01       		.uleb128 0x1
 717 004c 12       		.uleb128 0x12
 718 004d 06       		.uleb128 0x6
 719 004e 40       		.uleb128 0x40
 720 004f 18       		.uleb128 0x18
 721 0050 9742     		.uleb128 0x2117
 722 0052 19       		.uleb128 0x19
 723 0053 01       		.uleb128 0x1
 724 0054 13       		.uleb128 0x13
 725 0055 00       		.byte	0
 726 0056 00       		.byte	0
 727 0057 07       		.uleb128 0x7
 728 0058 34       		.uleb128 0x34
 729 0059 00       		.byte	0
 730 005a 03       		.uleb128 0x3
 731 005b 0E       		.uleb128 0xe
 732 005c 3A       		.uleb128 0x3a
 733 005d 0B       		.uleb128 0xb
 734 005e 3B       		.uleb128 0x3b
 735 005f 0B       		.uleb128 0xb
 736 0060 49       		.uleb128 0x49
 737 0061 13       		.uleb128 0x13
 738 0062 02       		.uleb128 0x2
 739 0063 17       		.uleb128 0x17
 740 0064 00       		.byte	0
 741 0065 00       		.byte	0
 742 0066 08       		.uleb128 0x8
 743 0067 898201   		.uleb128 0x4109
 744 006a 01       		.byte	0x1
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 25


 745 006b 11       		.uleb128 0x11
 746 006c 01       		.uleb128 0x1
 747 006d 31       		.uleb128 0x31
 748 006e 13       		.uleb128 0x13
 749 006f 00       		.byte	0
 750 0070 00       		.byte	0
 751 0071 09       		.uleb128 0x9
 752 0072 8A8201   		.uleb128 0x410a
 753 0075 00       		.byte	0
 754 0076 02       		.uleb128 0x2
 755 0077 18       		.uleb128 0x18
 756 0078 9142     		.uleb128 0x2111
 757 007a 18       		.uleb128 0x18
 758 007b 00       		.byte	0
 759 007c 00       		.byte	0
 760 007d 0A       		.uleb128 0xa
 761 007e 34       		.uleb128 0x34
 762 007f 00       		.byte	0
 763 0080 03       		.uleb128 0x3
 764 0081 0E       		.uleb128 0xe
 765 0082 3A       		.uleb128 0x3a
 766 0083 0B       		.uleb128 0xb
 767 0084 3B       		.uleb128 0x3b
 768 0085 0B       		.uleb128 0xb
 769 0086 49       		.uleb128 0x49
 770 0087 13       		.uleb128 0x13
 771 0088 3F       		.uleb128 0x3f
 772 0089 19       		.uleb128 0x19
 773 008a 3C       		.uleb128 0x3c
 774 008b 19       		.uleb128 0x19
 775 008c 00       		.byte	0
 776 008d 00       		.byte	0
 777 008e 0B       		.uleb128 0xb
 778 008f 0F       		.uleb128 0xf
 779 0090 00       		.byte	0
 780 0091 0B       		.uleb128 0xb
 781 0092 0B       		.uleb128 0xb
 782 0093 49       		.uleb128 0x49
 783 0094 13       		.uleb128 0x13
 784 0095 00       		.byte	0
 785 0096 00       		.byte	0
 786 0097 0C       		.uleb128 0xc
 787 0098 2E       		.uleb128 0x2e
 788 0099 00       		.byte	0
 789 009a 3F       		.uleb128 0x3f
 790 009b 19       		.uleb128 0x19
 791 009c 3C       		.uleb128 0x3c
 792 009d 19       		.uleb128 0x19
 793 009e 6E       		.uleb128 0x6e
 794 009f 0E       		.uleb128 0xe
 795 00a0 03       		.uleb128 0x3
 796 00a1 0E       		.uleb128 0xe
 797 00a2 3A       		.uleb128 0x3a
 798 00a3 0B       		.uleb128 0xb
 799 00a4 3B       		.uleb128 0x3b
 800 00a5 0B       		.uleb128 0xb
 801 00a6 00       		.byte	0
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 26


 802 00a7 00       		.byte	0
 803 00a8 00       		.byte	0
 804              		.section	.debug_loc,"",%progbits
 805              	.Ldebug_loc0:
 806              	.LLST0:
 807 0000 0A000000 		.4byte	.LVL0
 808 0004 9C000000 		.4byte	.LVL4
 809 0008 0100     		.2byte	0x1
 810 000a 54       		.byte	0x54
 811 000b 9E000000 		.4byte	.LVL5
 812 000f 1A010000 		.4byte	.LVL6
 813 0013 0100     		.2byte	0x1
 814 0015 54       		.byte	0x54
 815 0016 22010000 		.4byte	.LVL8
 816 001a 5E010000 		.4byte	.LVL9
 817 001e 0100     		.2byte	0x1
 818 0020 54       		.byte	0x54
 819 0021 76010000 		.4byte	.LVL10
 820 0025 44020000 		.4byte	.LFE0
 821 0029 0100     		.2byte	0x1
 822 002b 54       		.byte	0x54
 823 002c 00000000 		.4byte	0
 824 0030 00000000 		.4byte	0
 825              		.section	.debug_aranges,"",%progbits
 826 0000 1C000000 		.4byte	0x1c
 827 0004 0200     		.2byte	0x2
 828 0006 00000000 		.4byte	.Ldebug_info0
 829 000a 04       		.byte	0x4
 830 000b 00       		.byte	0
 831 000c 0000     		.2byte	0
 832 000e 0000     		.2byte	0
 833 0010 00000000 		.4byte	.LFB0
 834 0014 44020000 		.4byte	.LFE0-.LFB0
 835 0018 00000000 		.4byte	0
 836 001c 00000000 		.4byte	0
 837              		.section	.debug_ranges,"",%progbits
 838              	.Ldebug_ranges0:
 839 0000 00000000 		.4byte	.LFB0
 840 0004 44020000 		.4byte	.LFE0
 841 0008 00000000 		.4byte	0
 842 000c 00000000 		.4byte	0
 843              		.section	.debug_line,"",%progbits
 844              	.Ldebug_line0:
 845 0000 2B010000 		.section	.debug_str,"MS",%progbits,1
 845      02005C00 
 845      00000201 
 845      FB0E0D00 
 845      01010101 
 846              	.LASF31:
 847 0000 746D7043 		.ascii	"tmpCsr\000"
 847      737200
 848              	.LASF15:
 849 0007 72656733 		.ascii	"reg32\000"
 849      3200
 850              	.LASF24:
 851 000d 4932435F 		.ascii	"I2C_mstrWrBufPtr\000"
 851      6D737472 
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 27


 851      57724275 
 851      66507472 
 851      00
 852              	.LASF27:
 853 001e 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 853      43313120 
 853      352E342E 
 853      31203230 
 853      31363036 
 854 0051 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 854      20726576 
 854      6973696F 
 854      6E203233 
 854      37373135 
 855 0084 33202D66 		.ascii	"3 -ffunction-sections -ffat-lto-objects\000"
 855      66756E63 
 855      74696F6E 
 855      2D736563 
 855      74696F6E 
 856              	.LASF3:
 857 00ac 73686F72 		.ascii	"short unsigned int\000"
 857      7420756E 
 857      7369676E 
 857      65642069 
 857      6E7400
 858              	.LASF23:
 859 00bf 4932435F 		.ascii	"I2C_mstrRdBufIndex\000"
 859      6D737472 
 859      52644275 
 859      66496E64 
 859      657800
 860              	.LASF11:
 861 00d2 666C6F61 		.ascii	"float\000"
 861      7400
 862              	.LASF0:
 863 00d8 7369676E 		.ascii	"signed char\000"
 863      65642063 
 863      68617200 
 864              	.LASF1:
 865 00e4 756E7369 		.ascii	"unsigned char\000"
 865      676E6564 
 865      20636861 
 865      7200
 866              	.LASF14:
 867 00f2 72656738 		.ascii	"reg8\000"
 867      00
 868              	.LASF20:
 869 00f7 4932435F 		.ascii	"I2C_mstrControl\000"
 869      6D737472 
 869      436F6E74 
 869      726F6C00 
 870              	.LASF5:
 871 0107 6C6F6E67 		.ascii	"long unsigned int\000"
 871      20756E73 
 871      69676E65 
 871      6420696E 
 871      7400
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 28


 872              	.LASF9:
 873 0119 75696E74 		.ascii	"uint8\000"
 873      3800
 874              	.LASF12:
 875 011f 646F7562 		.ascii	"double\000"
 875      6C6500
 876              	.LASF29:
 877 0126 433A5C55 		.ascii	"C:\\Users\\legoc\\Documents\\School\\Senior Year\\S"
 877      73657273 
 877      5C6C6567 
 877      6F635C44 
 877      6F63756D 
 878 0153 656E696F 		.ascii	"enior Project\\Senior Project Integrated\\Senior Pr"
 878      72205072 
 878      6F6A6563 
 878      745C5365 
 878      6E696F72 
 879 0184 6F6A6563 		.ascii	"oject Integrated\\Design01.cydsn\000"
 879      7420496E 
 879      74656772 
 879      61746564 
 879      5C446573 
 880              	.LASF10:
 881 01a4 75696E74 		.ascii	"uint32\000"
 881      333200
 882              	.LASF22:
 883 01ab 4932435F 		.ascii	"I2C_mstrRdBufSize\000"
 883      6D737472 
 883      52644275 
 883      6653697A 
 883      6500
 884              	.LASF8:
 885 01bd 756E7369 		.ascii	"unsigned int\000"
 885      676E6564 
 885      20696E74 
 885      00
 886              	.LASF7:
 887 01ca 6C6F6E67 		.ascii	"long long unsigned int\000"
 887      206C6F6E 
 887      6720756E 
 887      7369676E 
 887      65642069 
 888              	.LASF32:
 889 01e1 43794861 		.ascii	"CyHalt\000"
 889      6C7400
 890              	.LASF17:
 891 01e8 73697A65 		.ascii	"sizetype\000"
 891      74797065 
 891      00
 892              	.LASF6:
 893 01f1 6C6F6E67 		.ascii	"long long int\000"
 893      206C6F6E 
 893      6720696E 
 893      7400
 894              	.LASF13:
 895 01ff 63686172 		.ascii	"char\000"
 895      00
ARM GAS  C:\Users\legoc\AppData\Local\Temp\cchxrz5c.s 			page 29


 896              	.LASF2:
 897 0204 73686F72 		.ascii	"short int\000"
 897      7420696E 
 897      7400
 898              	.LASF30:
 899 020e 4932435F 		.ascii	"I2C_ISR\000"
 899      49535200 
 900              	.LASF19:
 901 0216 4932435F 		.ascii	"I2C_mstrStatus\000"
 901      6D737472 
 901      53746174 
 901      757300
 902              	.LASF21:
 903 0225 4932435F 		.ascii	"I2C_mstrRdBufPtr\000"
 903      6D737472 
 903      52644275 
 903      66507472 
 903      00
 904              	.LASF4:
 905 0236 6C6F6E67 		.ascii	"long int\000"
 905      20696E74 
 905      00
 906              	.LASF28:
 907 023f 47656E65 		.ascii	"Generated_Source\\PSoC5\\I2C_INT.c\000"
 907      72617465 
 907      645F536F 
 907      75726365 
 907      5C50536F 
 908              	.LASF16:
 909 0260 6C6F6E67 		.ascii	"long double\000"
 909      20646F75 
 909      626C6500 
 910              	.LASF18:
 911 026c 4932435F 		.ascii	"I2C_state\000"
 911      73746174 
 911      6500
 912              	.LASF26:
 913 0276 4932435F 		.ascii	"I2C_mstrWrBufIndex\000"
 913      6D737472 
 913      57724275 
 913      66496E64 
 913      657800
 914              	.LASF25:
 915 0289 4932435F 		.ascii	"I2C_mstrWrBufSize\000"
 915      6D737472 
 915      57724275 
 915      6653697A 
 915      6500
 916              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
