#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 30 10:43:57 2024
# Process ID: 4348
# Current directory: D:/220110630/proj_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10584 D:\220110630\proj_pipeline\proj_pipeline.xpr
# Log file: D:/220110630/proj_pipeline/vivado.log
# Journal file: D:/220110630/proj_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/220110630/proj_pipeline/proj_pipeline.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/220110630/proj_pipeline/hex.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/220110630/comp2012/onboard_trace/data_ram.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/220110630/comp2012/onboard_trace/inst_rom.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/220110630/comp2012/onboard_trace/data_ram.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/220110630/comp2012/onboard_trace/inst_rom.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/220110630/proj_pipeline/hex.coe] -no_script -reset -force -quiet
remove_files  {D:/220110630/comp2012/onboard_trace/data_ram.coe D:/220110630/comp2012/onboard_trace/inst_rom.coe D:/220110630/proj_pipeline/hex.coe}
set_property -dict [list CONFIG.coefficient_file {D:/220110630/proj_pipeline/hex3.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/220110630/proj_pipeline/hex3.coe' provided. It will be converted relative to IP Instance files '../../../../hex3.coe'
generate_target all [get_files  D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 8 IROM_synth_1
[Tue Jul 30 10:44:33 2024] Launched IROM_synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1

reset_run DRAM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/220110630/proj_pipeline/proj_pipeline.runs/DRAM_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2018.3/data/ip/xilinx/dist_mem_gen_v8_0/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'DRAM'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'DRAM'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
set_property -dict [list CONFIG.coefficient_file {D:/220110630/comp2012/onboard_trace/data_ram.coe}] [get_ips DRAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/220110630/comp2012/onboard_trace/data_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../comp2012/onboard_trace/data_ram.coe'
generate_target all [get_files  D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DRAM'...
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
launch_runs -jobs 16 DRAM_synth_1
[Tue Jul 30 10:52:22 2024] Launched DRAM_synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/DRAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 30 10:58:36 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 30 10:58:36 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 30 11:08:42 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 30 11:08:42 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 30 11:32:34 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 30 11:32:34 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {D:/220110630/proj_single_cycle/hex1.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/220110630/proj_single_cycle/hex1.coe' provided. It will be converted relative to IP Instance files '../../../../../proj_single_cycle/hex1.coe'
generate_target all [get_files  D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 16 IROM_synth_1
[Tue Jul 30 11:45:39 2024] Launched IROM_synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 30 12:05:04 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 30 12:05:04 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {D:/220110630/proj_pipeline/hex3.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/220110630/proj_pipeline/hex3.coe' provided. It will be converted relative to IP Instance files '../../../../hex3.coe'
generate_target all [get_files  D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 16 IROM_synth_1
[Tue Jul 30 12:22:21 2024] Launched IROM_synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 30 12:30:15 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 30 12:30:15 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 30 12:37:37 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 30 12:38:51 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 30 12:44:52 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {d:/220110630/proj_pipeline/hex32.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/220110630/proj_pipeline/hex32.coe' provided. It will be converted relative to IP Instance files '../../../../hex32.coe'
generate_target all [get_files  D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 16 IROM_synth_1
[Tue Jul 30 12:47:55 2024] Launched IROM_synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 30 12:58:28 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 30 12:58:28 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {d:/220110630/proj_pipeline/hex33.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/220110630/proj_pipeline/hex33.coe' provided. It will be converted relative to IP Instance files '../../../../hex33.coe'
generate_target all [get_files  D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 16 IROM_synth_1
[Tue Jul 30 13:20:41 2024] Launched IROM_synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 30 13:31:13 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Tue Jul 30 13:31:13 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/Branch_Detection.v w ]
add_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/Branch_Detection.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 16:36:59 2024...
