<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  
  <title>verilog实例 | 窗外临街</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="description" content="模块（module）是Verilog 的基本描述单位，用于描述某个设计的功能或结构及与其他模块通信的外部端口。
模块在概念上可等同一个器件就如我们调用通用器件（与门、三态门等）或通用宏单元（计数器、ALU、CPU）等，因此，一个模块可在另一个模块中调用。
一个电路设计可由多个模块组合而成，因此一个模块的设计只是一个系统设计中的某个层次设计，模块设计可采用多种建模方式。">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog实例">
<meta property="og:url" content="http://peihao.space/2016/03/23/verilog_instance/index.html">
<meta property="og:site_name" content="窗外临街">
<meta property="og:description" content="模块（module）是Verilog 的基本描述单位，用于描述某个设计的功能或结构及与其他模块通信的外部端口。
模块在概念上可等同一个器件就如我们调用通用器件（与门、三态门等）或通用宏单元（计数器、ALU、CPU）等，因此，一个模块可在另一个模块中调用。
一个电路设计可由多个模块组合而成，因此一个模块的设计只是一个系统设计中的某个层次设计，模块设计可采用多种建模方式。">
<meta property="og:image" content="http://7xowaa.com1.z0.glb.clouddn.com/verilog_hdl.png">
<meta property="og:image" content="http://7xowaa.com1.z0.glb.clouddn.com/2bitFA.png">
<meta property="og:updated_time" content="2016-03-24T08:24:58.586Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="verilog实例">
<meta name="twitter:description" content="模块（module）是Verilog 的基本描述单位，用于描述某个设计的功能或结构及与其他模块通信的外部端口。
模块在概念上可等同一个器件就如我们调用通用器件（与门、三态门等）或通用宏单元（计数器、ALU、CPU）等，因此，一个模块可在另一个模块中调用。
一个电路设计可由多个模块组合而成，因此一个模块的设计只是一个系统设计中的某个层次设计，模块设计可采用多种建模方式。">
  
    <link rel="alternative" href="/atom.xml" title="窗外临街" type="application/atom+xml">
  

  
    <link rel="icon" href="/favicon.ico">
  
  <link rel="stylesheet" href="/css/style.css" type="text/css">
<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "//hm.baidu.com/hm.js?07ad8ea412265d4e0ce713ba2e3cd40a";
  var s = document.getElementsByTagName("script")[0]; 
  s.parentNode.insertBefore(hm, s);
})();
</script>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "//hm.baidu.com/hm.js?a706fa9fd732d608b9ad7e589d371545";
  var s = document.getElementsByTagName("script")[0]; 
  s.parentNode.insertBefore(hm, s);
})();
</script>



<script>
(function(){
    var bp = document.createElement('script');
    bp.src = '//push.zhanzhang.baidu.com/push.js';
    var s = document.getElementsByTagName("script")[0];
    s.parentNode.insertBefore(bp, s);
})();
</script>
</head>
<body>
  <div id="container">
    <div class="left-col">
    <div class="baidu_js_push">
	<script>
(function(){
    var bp = document.createElement('script');
    bp.src = '//push.zhanzhang.baidu.com/push.js';
    var s = document.getElementsByTagName("script")[0];
    s.parentNode.insertBefore(bp, s);
})();
</script>
</div>
<div class="overlay"> 
<script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js">
</script>
<div align="left" style="margin-top:6px;">
<p style="color:#cccc99;font-size:90%">您好，培豪的第<span id="busuanzi_value_site_pv"></span>个小伙伴</p>
</div>
</div>
<div class="intrude-less">
	<header id="header" class="inner">
		<a href="/" class="profilepic">
			
			<img lazy-src="/img/avatar.jpg" class="js-avatar">
			
		</a>

		<hgroup>
		  <h1 class="header-author"><a href="/">培豪</a></h1>
		</hgroup>

		

		
			<div class="switch-btn">
				<div class="icon">
					<div class="icon-ctn">
						<div class="icon-wrap icon-house" data-idx="0">
							<div class="birdhouse"></div>
							<div class="birdhouse_holes"></div>
						</div>
						<div class="icon-wrap icon-ribbon hide" data-idx="1">
							<div class="ribbon"></div>
						</div>
						
						<div class="icon-wrap icon-link hide" data-idx="2">
							<div class="loopback_l"></div>
							<div class="loopback_r"></div>
						</div>
						
						
						<div class="icon-wrap icon-me hide" data-idx="3">
							<div class="user"></div>
							<div class="shoulder"></div>
						</div>
						
					</div>
					
				</div>
				<div class="tips-box hide">
					<div class="tips-arrow"></div>
					<ul class="tips-inner">
						<li>菜单</li>
						<li>标签</li>
						
						<li>友情链接</li>
						
						
						<li>关于我</li>
						
					</ul>
				</div>
			</div>
		

		<div class="switch-area">
			<div class="switch-wrap">
				<section class="switch-part switch-part1">
					<nav class="header-menu">
						<ul>
						
							<li><a href="/">主页</a></li>
				        
							<li><a href="/archives">所有文章</a></li>
				        
							<li><a href="/tags/随笔">随笔</a></li>
				        
							<li><a href="/album">相册</a></li>
				        
							<li><a href="/atom.xml">Rss</a></li>
				        
						</ul>
					</nav>
					<nav class="header-nav">
						<div class="social">
							
								<a class="github" target="_blank" href="https://github.com/chuangwailinjie" title="github">github</a>
					        
								<a class="weibo" target="_blank" href="http://weibo.com/chuangwailinjie" title="weibo">weibo</a>
					        
						</div>
					</nav>
				</section>
				
				
				<section class="switch-part switch-part2">
					<div class="widget tagcloud" id="js-tagcloud">
						<a href="/tags/Android/" style="font-size: 10px;">Android</a> <a href="/tags/BeautifulSoup/" style="font-size: 10px;">BeautifulSoup</a> <a href="/tags/C/" style="font-size: 10px;">C++</a> <a href="/tags/CSS/" style="font-size: 10px;">CSS</a> <a href="/tags/FTP/" style="font-size: 11.25px;">FTP</a> <a href="/tags/Front-End/" style="font-size: 12.5px;">Front End</a> <a href="/tags/Git/" style="font-size: 10px;">Git</a> <a href="/tags/Gulp/" style="font-size: 10px;">Gulp</a> <a href="/tags/Hexo/" style="font-size: 10px;">Hexo</a> <a href="/tags/ISE/" style="font-size: 10px;">ISE</a> <a href="/tags/JQuery/" style="font-size: 11.25px;">JQuery</a> <a href="/tags/NoC/" style="font-size: 13.75px;">NoC</a> <a href="/tags/Numpy/" style="font-size: 10px;">Numpy</a> <a href="/tags/Python/" style="font-size: 18.75px;">Python</a> <a href="/tags/Requests/" style="font-size: 12.5px;">Requests</a> <a href="/tags/Router/" style="font-size: 12.5px;">Router</a> <a href="/tags/Scrapy/" style="font-size: 10px;">Scrapy</a> <a href="/tags/Verilog/" style="font-size: 17.5px;">Verilog</a> <a href="/tags/Verilog-HDL/" style="font-size: 15px;">Verilog HDL</a> <a href="/tags/algorithm/" style="font-size: 10px;">algorithm</a> <a href="/tags/cgi/" style="font-size: 10px;">cgi</a> <a href="/tags/front-end/" style="font-size: 10px;">front end</a> <a href="/tags/hexo优化/" style="font-size: 11.25px;">hexo优化</a> <a href="/tags/lambda/" style="font-size: 10px;">lambda</a> <a href="/tags/lxml/" style="font-size: 10px;">lxml</a> <a href="/tags/matplotlib/" style="font-size: 11.25px;">matplotlib</a> <a href="/tags/noc/" style="font-size: 11.25px;">noc</a> <a href="/tags/pyquery/" style="font-size: 10px;">pyquery</a> <a href="/tags/python/" style="font-size: 20px;">python</a> <a href="/tags/re/" style="font-size: 11.25px;">re</a> <a href="/tags/router/" style="font-size: 12.5px;">router</a> <a href="/tags/torrent/" style="font-size: 11.25px;">torrent</a> <a href="/tags/urllib/" style="font-size: 10px;">urllib</a> <a href="/tags/xpath/" style="font-size: 10px;">xpath</a> <a href="/tags/二维码/" style="font-size: 10px;">二维码</a> <a href="/tags/仿真/" style="font-size: 12.5px;">仿真</a> <a href="/tags/基础知识/" style="font-size: 10px;">基础知识</a> <a href="/tags/实用/" style="font-size: 10px;">实用</a> <a href="/tags/微信/" style="font-size: 10px;">微信</a> <a href="/tags/正则表达式/" style="font-size: 10px;">正则表达式</a> <a href="/tags/爬虫/" style="font-size: 10px;">爬虫</a> <a href="/tags/算法/" style="font-size: 10px;">算法</a> <a href="/tags/编码/" style="font-size: 12.5px;">编码</a> <a href="/tags/网络/" style="font-size: 10px;">网络</a> <a href="/tags/贝叶斯/" style="font-size: 10px;">贝叶斯</a> <a href="/tags/随感/" style="font-size: 11.25px;">随感</a> <a href="/tags/随笔/" style="font-size: 16.25px;">随笔</a> <a href="/tags/音乐/" style="font-size: 11.25px;">音乐</a>
					</div>
				</section>
				
				
				
				<section class="switch-part switch-part3">
					<div id="js-friends">
					
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">奥巴马的博客</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">卡卡的美丽传说</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">本泽马的博客</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">吉格斯的博客</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">习大大大不同</a>
			        
			          <a target="_blank" class="main-nav-link switch-friends-link" href="http://localhost:4000/">托蒂的博客</a>
			        
			        </div>
				</section>
				

				
				
				<section class="switch-part switch-part4">
				
					<div id="js-aboutme">衣服晒干风在穿，我一个人，很简单，自己放纵自己管…</div>
				</section>
				
			</div>
		</div>
	</header>				
</div>
    </div>
    <div class="mid-col">
      <nav id="mobile-nav">
  	<div class="overlay">
  		<div class="slider-trigger"></div>
  		<h1 class="header-author js-mobile-header hide">培豪</h1>
  	</div>
	<div class="intrude-less">
		<header id="header" class="inner">
			<div class="profilepic">
				<img lazy-src="/img/avatar.jpg" class="js-avatar">
			</div>
			<hgroup>
			  <h1 class="header-author">培豪</h1>
			</hgroup>
			
			<nav class="header-menu">
				<ul>
				
					<li><a href="/">主页</a></li>
		        
					<li><a href="/archives">所有文章</a></li>
		        
					<li><a href="/tags/随笔">随笔</a></li>
		        
					<li><a href="/album">相册</a></li>
		        
					<li><a href="/atom.xml">Rss</a></li>
		        
		        <div class="clearfix"></div>
				</ul>
			</nav>
			<nav class="header-nav">
				<div class="social">
					
						<a class="github" target="_blank" href="https://github.com/chuangwailinjie" title="github">github</a>
			        
						<a class="weibo" target="_blank" href="http://weibo.com/chuangwailinjie" title="weibo">weibo</a>
			        
				</div>
			</nav>
		</header>				
	</div>
</nav>
      <div class="body-wrap"><article id="post-verilog_instance" class="article article-type-post" itemscope itemprop="blogPost">
  
    <div class="article-meta">
      <a href="/2016/03/23/verilog_instance/" class="article-date">
  	<time datetime="2016-03-23T07:23:35.000Z" itemprop="datePublished">2016-03-23</time>
</a>
    </div>
  
  <div class="article-inner">
    
      <input type="hidden" class="isFancy" />
    
    
      <header class="article-header">
        
  
    <h1 class="article-title" itemprop="name">
      verilog实例
    </h1>
  

      </header>
      
      <div class="article-info article-info-post">
        
	<div class="article-tag tagcloud">
		<ul class="article-tag-list"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Verilog-HDL/">Verilog HDL</a></li></ul>
	</div>

        
	<div class="article-category tagcloud">
	<a class="article-category-link" href="/categories/Verilog/">Verilog</a>
	</div>



		
		<div class="bookicon"></div>
		<div class="article-hit">
		<span id="busuanzi_container_page_pv">
  热度 <span id="busuanzi_value_page_pv"></span>℃</span>
	</div>
	

        <div class="clearfix"></div>
      </div>
      
    
    <div class="article-entry" itemprop="articleBody">
      
	      	<!-- Table of Contents -->
			
			  <div id="toc" class="toc-article">
			    <strong class="toc-title">文章目录</strong>
			    <ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#小程序"><span class="toc-number">1.</span> <span class="toc-text">小程序</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#加法器"><span class="toc-number">1.1.</span> <span class="toc-text">加法器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#比较器"><span class="toc-number">1.2.</span> <span class="toc-text">比较器</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#三态驱动器"><span class="toc-number">2.</span> <span class="toc-text">三态驱动器</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#模块结构"><span class="toc-number">3.</span> <span class="toc-text">模块结构</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#全加器"><span class="toc-number">4.</span> <span class="toc-text">全加器</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#一位全加器"><span class="toc-number">4.1.</span> <span class="toc-text">一位全加器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#两位全加器"><span class="toc-number">4.2.</span> <span class="toc-text">两位全加器</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Verilog建模"><span class="toc-number">5.</span> <span class="toc-text">Verilog建模</span></a></li></ol>
			  </div>
			
        <p>模块（module）是Verilog 的基本描述单位，用于描述某个设计的功能或结构及与其他模块通信的外部端口。</p>
<p>模块在概念上可等同一个器件就如我们调用通用器件（与门、三态门等）或通用宏单元（计数器、ALU、CPU）等，因此，一个模块可在另一个模块中调用。</p>
<p>一个电路设计可由多个模块组合而成，因此一个模块的设计只是一个系统设计中的某个层次设计，模块设计可采用多种建模方式。</p>
<a id="more"></a>
<h1 id="小程序">小程序</h1><h2 id="加法器">加法器</h2><figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="function">module <span class="title">addr</span><span class="params">(a,b,<span class="built_in">cin</span>,count,sum)</span></span>;</span><br><span class="line">	input [<span class="number">2</span>,<span class="number">0</span>]a;</span><br><span class="line">	input [<span class="number">2</span>,<span class="number">0</span>]b;</span><br><span class="line">	input <span class="built_in">cin</span>;</span><br><span class="line">	output count;</span><br><span class="line">	output [<span class="number">2</span>,<span class="number">0</span>]sum;</span><br><span class="line">	assign &#123;count,sum&#125;=a+b+<span class="built_in">cin</span></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<p>上面的程序描述的是一个3位加法器，可以看出来，程序从module开始，以endmodule结束。</p>
<ul>
<li><code>input [2,0]a</code></li>
</ul>
<p>表示声明一个3bit的输入变量，命名为a</p>
<ul>
<li><code>assign {count，sum}=a+b+cin</code></li>
</ul>
<p>表明为线网类型赋值，<code>{}</code>是连接符号，count是1bit，sum是3bit，所以连接之后是4bit，最高位是count。等式右边是2个3bit相加，再加上一个1bit的，实现的全加器。</p>
<h2 id="比较器">比较器</h2><figure class="highlight cpp"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">module compare （equal，a，b）；</span><br><span class="line">input [<span class="number">1</span>:<span class="number">0</span>] a,b; <span class="comment">// declare the input signal ;</span></span><br><span class="line">output equare ; <span class="comment">// declare the output signal;</span></span><br><span class="line">assign equare = (a == b) ? <span class="number">1</span>:<span class="number">0</span> ;</span><br><span class="line">/ * <span class="keyword">if</span> a = b , output <span class="number">1</span>, otherwise <span class="number">0</span>；*/</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<p>逻辑部分是一个三目运算符号，有C语言基础的都可以看懂。</p>
<h1 id="三态驱动器">三态驱动器</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mytri (din, d_en, d_out);</span><br><span class="line">	<span class="keyword">input</span> din;</span><br><span class="line">	<span class="keyword">input</span> d_en;</span><br><span class="line">	<span class="keyword">output</span> d_out;</span><br><span class="line">	<span class="comment">// -- Enter your statements here -- //</span></span><br><span class="line">	<span class="keyword">assign</span> d_out <span class="keyword">=</span> d_en ? din <span class="keyword">:</span>'bz;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> trist (din, d_en, d_out);</span><br><span class="line">	<span class="keyword">input</span> din;</span><br><span class="line">	<span class="keyword">input</span> d_en;</span><br><span class="line">	<span class="keyword">output</span> d_out;</span><br><span class="line">	<span class="comment">// --statements here -- //</span></span><br><span class="line">	mytri u_mytri(din,d_en,d_out);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>该例描述了一个三态驱动器。其中三态驱动门在模块 mytri 中描述，而在模块trist 中调用了模 mytri 。模块mytri 对trist 而言相当于一个已存在的器件，在trist 模块中对该器件进行实例化，实例化名 u_mytri 。</p>
<h1 id="模块结构">模块结构</h1><ul>
<li><p>模块内容是嵌在module 和endmodule两个语句之间。每个模块实现特定的功能，模块可进行层次的 套，因此可以将大型的数字电路设计分割成大小不一的小模块来实现特定的功能，最后通过由顶层模块调用子模块来实现整体功能，这就是Top-Down的设计思想.</p>
</li>
<li><p>模块包括接口描述部分和逻辑功能描述部分。这可以把模块与器件相类比。</p>
</li>
</ul>
<p>模块的端口定义部分：</p>
<p>如上例： module addr (a, b, cin, count, sum); 其中module 是模块的保留字，addr 是模块的名字，相当于器件名。（）内是该模块的端口声明，定义了该模块的管脚名，是该模块与其他模块<br>通讯的<code>外部接口</code>，相当于器件的pin 。<br>模块的内容，包括I/O说明，内部信号、调用模块等的声明语句和功能定义语句。<br>I/O说明语句如： input [2:0] a; input [2:0] b; input cin; output count; 其中input 、<br>output、inout 是保留字，定义了管脚信号的流向，[n:0]表示该信号的<code>位宽</code>（总线或单根信号线）。</p>
<p>逻辑功能描述部分如： assign d_out = d_en ? din :’bz;<br>mytri u_mytri(din,d_en,d_out);</p>
<p>功能描述用来产生各种逻辑（主要是组合逻辑和时序逻辑，可用多种方法进行描述），还可用来实例化一个器件，该器件可以是厂家的器件库也可以是我们自己用HDL设计的模块（相当于在原理图输入时调用一个库元件）。在逻辑功能描述中，主要用到assign 和always 两个语句。</p>
<ul>
<li><p>对每个模块都要进行端口定义，并说明输入、输出口，然后对模块的功能进行逻辑描述，当然，对测试模块，可以没有输入输出口。</p>
</li>
<li><p>Verilog HDL 的书写格式自由，一行可以写几个语句，也可以一个语句分几行写。具体由代码书写规范约束。</p>
</li>
<li><p>除endmodule 语句外，每个语句后面需有分号表示该语句结束。</p>
</li>
</ul>
<h1 id="全加器">全加器</h1><h2 id="一位全加器">一位全加器</h2><p><img src="http://7xowaa.com1.z0.glb.clouddn.com/verilog_hdl.png" alt=""></p>
<p>如上图是一位全加器</p>
<p>这里先说明下什么是全加器，并说下全加器半加器的区别：</p>
<ul>
<li><p>半加器不考虑低位过来的进位，只计算2个一位二进制数相加。产生一个本位和，还有一个向高位的进位信号。</p>
</li>
<li><p>全加器考虑低位过来的进位，计算2个一位二进制数相加。产生一个本位和，还有一个向高位的进位信号。</p>
</li>
<li><p>即半加器有二个输入，二个输出。全加器有三个输入，2个输出。</p>
</li>
</ul>
<figure class="highlight dns"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">module FA_struct (<span class="keyword">A</span>, B, Cin, Sum, Count)<span class="comment">;</span></span><br><span class="line">	input <span class="keyword">A</span><span class="comment">;</span></span><br><span class="line">	input B<span class="comment">;</span></span><br><span class="line">	input Cin<span class="comment">;</span></span><br><span class="line">	output Sum<span class="comment">;</span></span><br><span class="line">	output Count<span class="comment">;</span></span><br><span class="line">	wire S1, T1, T2, T3<span class="comment">;</span></span><br><span class="line">	// -- statements -- //</span><br><span class="line">	xor x1 (S1, <span class="keyword">A</span>, B)<span class="comment">;</span></span><br><span class="line">	xor x2 (Sum, S1, Cin)<span class="comment">;</span></span><br><span class="line">	and A1 (T3, <span class="keyword">A</span>, B )<span class="comment">;</span></span><br><span class="line">	and A2 (T2, B, Cin)<span class="comment">;</span></span><br><span class="line">	and A3 (T1, <span class="keyword">A</span>, Cin)<span class="comment">;</span></span><br><span class="line">	or O1 (Cout, T1, T2, T3 )<span class="comment">;</span></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<p>该实例显示了一个全加器由两个异或门、三个与门、一个或门构成。S1、T1、T2、T3则是门与门之间的连线。代码显示了用纯结构的建模方式，其中xor 、and、or 是Verilog HDL 内置的器件。以 xor x1 (S1, A, B) 该例化语句为例：<br>xor 表明调用一个内置的异或门，器件名称xor ，代码实例化名x1（类似原理图输入方式）。括号内的S1，A，B 表明该器件管脚的实际连接线（信号）的名称，其中 A、B是输入，S1是输出。其他同。</p>
<h2 id="两位全加器">两位全加器</h2><p>两位的全加器可通过调用两个一位的全加器来实现。该设计的设计层次示意图和结构图如下：</p>
<p><img src="http://7xowaa.com1.z0.glb.clouddn.com/2bitFA.png" alt=""></p>
<figure class="highlight dns"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line">module Four_bit_FA (FA, FB, FCin, FSum, FCout ) <span class="comment">;</span></span><br><span class="line">	parameter SIZE = 2<span class="comment">;</span></span><br><span class="line">	input [SIZE:1] FA<span class="comment">;</span></span><br><span class="line">	input [SIZE:1] FB<span class="comment">;</span></span><br><span class="line">	input FCin<span class="comment">;</span></span><br><span class="line">	output [SIZE:1] FSum<span class="comment">;</span></span><br><span class="line">	output FCout<span class="comment">;</span></span><br><span class="line">	wire FTemp<span class="comment">;</span></span><br><span class="line">	FA_struct FA1(</span><br><span class="line">		.<span class="keyword">A</span> (FA[1]),</span><br><span class="line">		.B (FB[1]),</span><br><span class="line">		.Cin (FCin) ,</span><br><span class="line">		.Sum (FSum[1]),</span><br><span class="line">		.Cout (Ftemp)</span><br><span class="line">	)<span class="comment">;</span></span><br><span class="line">	FA_struct FA2(</span><br><span class="line">		.<span class="keyword">A</span> (FA[2]),</span><br><span class="line">		.B (FB[2]),</span><br><span class="line">		.Cin (FTemp) ,</span><br><span class="line">		.Sum (FSum[2]),</span><br><span class="line">		.Cout (FCount )</span><br><span class="line">	)<span class="comment">;</span></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<p>除了低位的进位Fcin，输入FA与FB都是两位，将输入的两位分别放到两个一位全加器上面，就好像我们在做两位数加法时，也是将个位、十位分别相加，再加上进位。</p>
<p>该实例用结构化建模方式进行一个两位的全加器的设计，顶层模块Four_bit_FA 调用了两个一位的全加器 FA_struct 。在这里，以前的设计模块FA_struct 对顶层而言是一个现成的器件，顶层模块只要进行例化就可以了。注意这里的例化中，端口映射（管脚的连线）采用名字关联，如 .A （FA[2]） ，其中.A 表示 调用器件的管脚A，括号中的信号表示接到该管脚A的电路中的具体信号。wire 保留字表明信号Ftemp 是属线网类型（下面有具体描述）。</p>
<h1 id="Verilog建模">Verilog建模</h1><p>Verilog有三种建模方式，分别是</p>
<ul>
<li><p>结构化描述方式</p>
</li>
<li><p>数据流描述方式</p>
</li>
<li><p>行为描述方式</p>
</li>
</ul>
<p>其中数据流描述方式经常使用连续赋值语句，某个值被赋给某个网线变量。</p>
<p><code>assign [delay] net_name = expression;</code></p>
<p>注意在各assign 语句之间，是并行执行的，即各语句的执行与语句之间的顺序无关。</p>
<p>行为描述方式经常使用always、initial语句赋值。使用reg进行寄存器的声明。always是指一直在重复运行，由always后面括号的变量变化时触发。在always以及end之间是串行顺序执行的。</p>
<p>数据流型描述是一种描述组合逻辑功能的方法，用assign连续赋值语句来实现。</p>

      
      
	<! -- 添加捐赠图标 -->
<div class ="post-donate">
    <div id="donate_board" class="donate_bar center">
        <a id="btn_donate" class="btn_donate" href="javascript:;" title="打赏"></a>
        <span class="donate_txt">
           &weierp;&weierp;&weierp;<br>
		   得到的是侥幸，失去的是人生
        </span>
        <br>
      </div>  
	<div id="donate_guide" class="donate_bar center hidden" >
		<!-- 支付宝打赏图案 -->
		<img src="/img/zhifubao.jpg" alt="支付宝打赏"> 
		<!-- 微信打赏图案 -->
		<img src="/img/wx.jpg" alt="微信打赏">  
    </div>
	<script type="text/javascript">
		document.getElementById('btn_donate').onclick = function(){
			$('#donate_board').addClass('hidden');
			$('#donate_guide').removeClass('hidden');
		}
	</script>
</div>
<! -- 添加捐赠图标 -->


	
			<! -- 添加版权信息 -->
<div class="article-footer-copyright">
<p>本文由<b><a href="/index.html" target="_blank" title="培豪">培豪</a></b>创作和发表于&nbsp<a href="http://peihao.space">培豪的博客</a>&nbsp,采用<a href="http://creativecommons.org/licenses/by-nc-nd/3.0/deed.zh">署名-非商业性使用-禁止演绎 3.0</a>进行许可。</p>

<p>非商业转载请注明作者及出处。商业转载请联系作者本人。</p>
 
 <p>本文标题为: <a href="http://peihao.space/2016/03/23/verilog_instance/">verilog实例</a> </p>
 
 <p>本文链接为：<a href="http://peihao.space/2016/03/23/verilog_instance/">http://peihao.space/2016/03/23/verilog_instance/</a></p>
</div>
<! -- 添加版权信息 -->
		
    </div>
    
  </div>

  
    
<nav id="article-nav">
  
    <a href="/2016/03/24/verilog_date/" id="article-nav-newer" class="article-nav-link-wrap">
      <strong class="article-nav-caption"><</strong>
      <div class="article-nav-title">
        
          verilog笔记
        
      </div>
    </a>
  
  
    <a href="/2016/03/17/numpy/" id="article-nav-older" class="article-nav-link-wrap">
      <div class="article-nav-title">Python中的numpy</div>
      <strong class="article-nav-caption">></strong>
    </a>
  
</nav>

  
  
		
</article>


<div class="share">
	<!-- JiaThis Button BEGIN -->
	<div class="jiathis_style">
		<span class="jiathis_txt">分享到：</span>
		<a class="jiathis_button_tsina"></a>
		<a class="jiathis_button_cqq"></a>
		<a class="jiathis_button_douban"></a>
		<a class="jiathis_button_weixin"></a>
		<a class="jiathis_button_tumblr"></a>
		<a href="http://www.jiathis.com/share" class="jiathis jiathis_txt jtico jtico_jiathis" target="_blank"></a>
	</div>
	<script type="text/javascript" src="http://v3.jiathis.com/code/jia.js?uid=1405949716054953" charset="utf-8"></script>
	<!-- JiaThis Button END -->
</div>



<div class="duoshuo">
	<!-- 多说评论框 start -->
	<div class="ds-thread" data-thread-key="verilog_instance" data-title="verilog实例" data-url="http://peihao.space/2016/03/23/verilog_instance/"></div>
	<!-- 多说评论框 end -->
	<!-- 多说公共JS代码 start (一个网页只需插入一次) -->
	<script type="text/javascript">
	var duoshuoQuery = {short_name:"chuangwailinjie"};
	(function() {
		var ds = document.createElement('script');
		ds.type = 'text/javascript';ds.async = true;
		ds.src = (document.location.protocol == 'https:' ? 'https:' : 'http:') + '//static.duoshuo.com/embed.js';
		ds.charset = 'UTF-8';
		(document.getElementsByTagName('head')[0] 
		 || document.getElementsByTagName('body')[0]).appendChild(ds);
	})();
	</script>
	<!-- 多说公共JS代码 end -->
</div>



</div>
      <footer id="footer">
  <div class="outer">
    <div id="footer-info">
    	<div class="footer-left">
    		&copy; 2016 培豪
    	</div>
      	<div class="footer-right">
      		<a href="http://hexo.io/" target="_blank">Hexo</a>  Theme <a href="https://github.com/litten/hexo-theme-yilia" target="_blank">Yilia</a> by Litten
      	</div>
    </div>
  </div>
</footer>
    </div>
    
  <link rel="stylesheet" href="/fancybox/jquery.fancybox.css" type="text/css">


<script>
	var yiliaConfig = {
		fancybox: true,
		mathjax: true,
		animate: true,
		isHome: false,
		isPost: true,
		isArchive: false,
		isTag: false,
		isCategory: false,
		open_in_new: false
	}
</script>
<script src="http://7.url.cn/edu/jslib/comb/require-2.1.6,jquery-1.9.1.min.js" type="text/javascript"></script>
<script src="/js/main.js" type="text/javascript"></script>






<script type="text/x-mathjax-config">
MathJax.Hub.Config({
    tex2jax: {
        inlineMath: [ ['$','$'], ["\\(","\\)"]  ],
        processEscapes: true,
        skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
    }
});

MathJax.Hub.Queue(function() {
    var all = MathJax.Hub.getAllJax(), i;
    for(i=0; i < all.length; i += 1) {
        all[i].SourceElement().parentNode.className += ' has-jax';                 
    }       
});
</script>

<script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
</script>



<div id="totop" style="position:fixed;bottom:100px;right:30px;cursor: pointer;">
<a title="返回顶部"><img src="/img/scrollup.png"/></a>
</div>
<script src="/js/totop.js"></script>

  </div>
</body>
</html>