
DevBoard_7Segment.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
<<<<<<< .mine
  0 .text         00001b3c  00000000  00000000  000000b4  2**1
||||||| .r47
  0 .text         00001ae2  00000000  00000000  000000b4  2**1
=======
  0 .text         00001bba  00000000  00000000  000000b4  2**1
>>>>>>> .r50
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
<<<<<<< .mine
  1 .data         000000ca  00800060  00001b3c  00001bf0  2**0
||||||| .r47
  1 .data         000000ca  00800060  00001ae2  00001b96  2**0
=======
  1 .data         000000cc  00800060  00001bba  00001c6e  2**0
>>>>>>> .r50
                  CONTENTS, ALLOC, LOAD, DATA
<<<<<<< .mine
  2 .bss          0000016f  0080012a  0080012a  00001cba  2**0
||||||| .r47
  2 .bss          00000549  0080012a  0080012a  00001c60  2**0
=======
  2 .bss          0000054d  0080012c  0080012c  00001d3a  2**0
>>>>>>> .r50
                  ALLOC
<<<<<<< .mine
  3 .eeprom       00000001  00810000  00810000  00001cba  2**0
||||||| .r47
  3 .eeprom       00000001  00810000  00810000  00001c60  2**0
=======
  3 .eeprom       00000001  00810000  00810000  00001d3a  2**0
>>>>>>> .r50
                  CONTENTS, ALLOC, LOAD, DATA
<<<<<<< .mine
  4 .stab         00000024  00000000  00000000  00001cbc  2**2
||||||| .r47
  4 .stab         00000024  00000000  00000000  00001c64  2**2
=======
  4 .stab         00000024  00000000  00000000  00001d3c  2**2
>>>>>>> .r50
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
  5 .stabstr      0000002a  00000000  00000000  00001ce0  2**0
||||||| .r47
  5 .stabstr      0000002a  00000000  00000000  00001c88  2**0
=======
  5 .stabstr      0000002a  00000000  00000000  00001d60  2**0
>>>>>>> .r50
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
  6 .comment      00000030  00000000  00000000  00001d0a  2**0
||||||| .r47
  6 .comment      00000030  00000000  00000000  00001cb2  2**0
=======
  6 .comment      00000030  00000000  00000000  00001d8a  2**0
>>>>>>> .r50
                  CONTENTS, READONLY
<<<<<<< .mine
  7 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001d3c  2**2
||||||| .r47
  7 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001ce4  2**2
=======
  7 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001dbc  2**2
>>>>>>> .r50
                  CONTENTS, READONLY
<<<<<<< .mine
  8 .debug_aranges 000003e8  00000000  00000000  00001d78  2**3
||||||| .r47
  8 .debug_aranges 000003e0  00000000  00000000  00001d20  2**3
=======
  8 .debug_aranges 00000418  00000000  00000000  00001df8  2**3
>>>>>>> .r50
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
  9 .debug_info   00004838  00000000  00000000  00002160  2**0
||||||| .r47
  9 .debug_info   000046f4  00000000  00000000  00002100  2**0
=======
  9 .debug_info   00004a17  00000000  00000000  00002210  2**0
>>>>>>> .r50
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 10 .debug_abbrev 00001730  00000000  00000000  00006998  2**0
||||||| .r47
 10 .debug_abbrev 0000174f  00000000  00000000  000067f4  2**0
=======
 10 .debug_abbrev 00001860  00000000  00000000  00006c27  2**0
>>>>>>> .r50
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 11 .debug_line   00002662  00000000  00000000  000080c8  2**0
||||||| .r47
 11 .debug_line   000025e3  00000000  00000000  00007f43  2**0
=======
 11 .debug_line   000027d1  00000000  00000000  00008487  2**0
>>>>>>> .r50
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 12 .debug_frame  00000a80  00000000  00000000  0000a72c  2**2
||||||| .r47
 12 .debug_frame  00000a60  00000000  00000000  0000a528  2**2
=======
 12 .debug_frame  00000aa8  00000000  00000000  0000ac58  2**2
>>>>>>> .r50
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 13 .debug_str    00001306  00000000  00000000  0000b1ac  2**0
||||||| .r47
 13 .debug_str    000012c5  00000000  00000000  0000af88  2**0
=======
 13 .debug_str    00001336  00000000  00000000  0000b700  2**0
>>>>>>> .r50
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 14 .debug_loc    000034d8  00000000  00000000  0000c4b2  2**0
||||||| .r47
 14 .debug_loc    00003428  00000000  00000000  0000c24d  2**0
=======
 14 .debug_loc    0000346d  00000000  00000000  0000ca36  2**0
>>>>>>> .r50
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 15 .debug_ranges 00000350  00000000  00000000  0000f98a  2**0
||||||| .r47
 15 .debug_ranges 00000360  00000000  00000000  0000f675  2**0
=======
 15 .debug_ranges 00000370  00000000  00000000  0000fea3  2**0
>>>>>>> .r50
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__ctors_end>
       4:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
       8:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
       c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      10:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      14:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      18:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
<<<<<<< .mine
      1c:	0c 94 98 0a 	jmp	0x1530	; 0x1530 <__vector_7>
||||||| .r47
      1c:	0c 94 57 0a 	jmp	0x14ae	; 0x14ae <__vector_7>
=======
      1c:	0c 94 9e 0a 	jmp	0x153c	; 0x153c <__vector_7>
>>>>>>> .r50
      20:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      24:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      28:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      2c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      30:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
<<<<<<< .mine
      34:	0c 94 2d 05 	jmp	0xa5a	; 0xa5a <__vector_13>
      38:	0c 94 54 05 	jmp	0xaa8	; 0xaa8 <__vector_14>
||||||| .r47
      34:	0c 94 0c 05 	jmp	0xa18	; 0xa18 <__vector_13>
      38:	0c 94 33 05 	jmp	0xa66	; 0xa66 <__vector_14>
=======
      34:	0c 94 08 05 	jmp	0xa10	; 0xa10 <__vector_13>
      38:	0c 94 2f 05 	jmp	0xa5e	; 0xa5e <__vector_14>
>>>>>>> .r50
      3c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      40:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      44:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      48:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      4c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      50:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
      54:	f6 02       	muls	r31, r22
      56:	21 03       	mulsu	r18, r17
      58:	21 03       	mulsu	r18, r17
      5a:	21 03       	mulsu	r18, r17
      5c:	21 03       	mulsu	r18, r17
      5e:	fc 02       	muls	r31, r28
      60:	21 03       	mulsu	r18, r17
      62:	21 03       	mulsu	r18, r17
      64:	21 03       	mulsu	r18, r17
      66:	21 03       	mulsu	r18, r17
      68:	01 03       	mulsu	r16, r17
      6a:	21 03       	mulsu	r18, r17
      6c:	21 03       	mulsu	r18, r17
      6e:	21 03       	mulsu	r18, r17
      70:	21 03       	mulsu	r18, r17
      72:	07 03       	mulsu	r16, r23
      74:	21 03       	mulsu	r18, r17
      76:	21 03       	mulsu	r18, r17
      78:	21 03       	mulsu	r18, r17
      7a:	21 03       	mulsu	r18, r17
      7c:	0c 03       	fmul	r16, r20
      7e:	21 03       	mulsu	r18, r17
      80:	21 03       	mulsu	r18, r17
      82:	21 03       	mulsu	r18, r17
      84:	21 03       	mulsu	r18, r17
      86:	12 03       	mulsu	r17, r18
      88:	21 03       	mulsu	r18, r17
      8a:	21 03       	mulsu	r18, r17
      8c:	21 03       	mulsu	r18, r17
      8e:	21 03       	mulsu	r18, r17
      90:	17 03       	mulsu	r17, r23
      92:	21 03       	mulsu	r18, r17
      94:	21 03       	mulsu	r18, r17
      96:	21 03       	mulsu	r18, r17
      98:	21 03       	mulsu	r18, r17
      9a:	1d 03       	fmul	r17, r21

0000009c <__ctors_end>:
      9c:	11 24       	eor	r1, r1
      9e:	1f be       	out	0x3f, r1	; 63
      a0:	cf e5       	ldi	r28, 0x5F	; 95
      a2:	d8 e0       	ldi	r29, 0x08	; 8
      a4:	de bf       	out	0x3e, r29	; 62
      a6:	cd bf       	out	0x3d, r28	; 61

000000a8 <__do_copy_data>:
      a8:	11 e0       	ldi	r17, 0x01	; 1
      aa:	a0 e6       	ldi	r26, 0x60	; 96
      ac:	b0 e0       	ldi	r27, 0x00	; 0
<<<<<<< .mine
      ae:	ec e3       	ldi	r30, 0x3C	; 60
      b0:	fb e1       	ldi	r31, 0x1B	; 27
||||||| .r47
      ae:	e2 ee       	ldi	r30, 0xE2	; 226
      b0:	fa e1       	ldi	r31, 0x1A	; 26
=======
      ae:	ea eb       	ldi	r30, 0xBA	; 186
      b0:	fb e1       	ldi	r31, 0x1B	; 27
>>>>>>> .r50
      b2:	02 c0       	rjmp	.+4      	; 0xb8 <__do_copy_data+0x10>
      b4:	05 90       	lpm	r0, Z+
      b6:	0d 92       	st	X+, r0
      b8:	ac 32       	cpi	r26, 0x2C	; 44
      ba:	b1 07       	cpc	r27, r17
      bc:	d9 f7       	brne	.-10     	; 0xb4 <__do_copy_data+0xc>

000000be <__do_clear_bss>:
      be:	22 e0       	ldi	r18, 0x02	; 2
      c0:	ac e2       	ldi	r26, 0x2C	; 44
      c2:	b1 e0       	ldi	r27, 0x01	; 1
      c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
      c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
<<<<<<< .mine
      c8:	a9 39       	cpi	r26, 0x99	; 153
||||||| .r47
      c8:	a3 37       	cpi	r26, 0x73	; 115
=======
      c8:	a9 37       	cpi	r26, 0x79	; 121
>>>>>>> .r50
      ca:	b2 07       	cpc	r27, r18
      cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
<<<<<<< .mine
      ce:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <main>
      d2:	0c 94 9c 0d 	jmp	0x1b38	; 0x1b38 <_exit>
||||||| .r47
      ce:	0e 94 bd 08 	call	0x117a	; 0x117a <main>
      d2:	0c 94 6f 0d 	jmp	0x1ade	; 0x1ade <_exit>
=======
      ce:	0e 94 b7 08 	call	0x116e	; 0x116e <main>
      d2:	0c 94 db 0d 	jmp	0x1bb6	; 0x1bb6 <_exit>
>>>>>>> .r50

000000d6 <__bad_interrupt>:
      d6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000da <i2c_delay_T2>:
;*************************************************************************
	.stabs	"",100,0,0,i2c_delay_T2
	.stabs	"i2cmaster.S",100,0,0,i2c_delay_T2
	.func i2c_delay_T2	; delay 5.0 microsec with 4 Mhz crystal	
i2c_delay_T2:        ; 4 cycles
	rjmp 1f      ; 2   "
      da:	00 c0       	rjmp	.+0      	; 0xdc <i2c_delay_T2+0x2>
1:	rjmp 2f      ; 2   "
      dc:	00 c0       	rjmp	.+0      	; 0xde <i2c_delay_T2+0x4>
2:	rjmp 3f      ; 2   "
      de:	00 c0       	rjmp	.+0      	; 0xe0 <i2c_delay_T2+0x6>
3:	rjmp 4f      ; 2   "
      e0:	00 c0       	rjmp	.+0      	; 0xe2 <i2c_delay_T2+0x8>
4:	rjmp 5f      ; 2   "
      e2:	00 c0       	rjmp	.+0      	; 0xe4 <i2c_delay_T2+0xa>
5: 	rjmp 6f      ; 2   "
      e4:	00 c0       	rjmp	.+0      	; 0xe6 <i2c_delay_T2+0xc>
6:	nop          ; 1   "
      e6:	00 00       	nop
	ret          ; 3   "
      e8:	08 95       	ret

000000ea <i2c_init>:
; extern void i2c_init(void)
;*************************************************************************
	.global i2c_init
	.func i2c_init
i2c_init:
	cbi SDA_DDR,SDA		;release SDA
      ea:	a1 98       	cbi	0x14, 1	; 20
	cbi SCL_DDR,SCL		;release SCL
      ec:	a0 98       	cbi	0x14, 0	; 20
	cbi SDA_OUT,SDA
      ee:	a9 98       	cbi	0x15, 1	; 21
	cbi SCL_OUT,SCL
      f0:	a8 98       	cbi	0x15, 0	; 21
	ret
      f2:	08 95       	ret

000000f4 <i2c_start>:
;*************************************************************************

	.global i2c_start
	.func   i2c_start
i2c_start:
	sbi 	SDA_DDR,SDA	;force SDA low
      f4:	a1 9a       	sbi	0x14, 1	; 20
	rcall 	i2c_delay_T2	;delay T/2
      f6:	f1 df       	rcall	.-30     	; 0xda <i2c_delay_T2>
	
	rcall 	i2c_write	;write address
      f8:	1d d0       	rcall	.+58     	; 0x134 <i2c_write>
	ret
      fa:	08 95       	ret

000000fc <i2c_rep_start>:
;*************************************************************************

	.global i2c_rep_start
	.func	i2c_rep_start
i2c_rep_start:
	sbi	SCL_DDR,SCL	;force SCL low
      fc:	a0 9a       	sbi	0x14, 0	; 20
	rcall 	i2c_delay_T2	;delay  T/2
      fe:	ed df       	rcall	.-38     	; 0xda <i2c_delay_T2>
	cbi	SDA_DDR,SDA	;release SDA
     100:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     102:	eb df       	rcall	.-42     	; 0xda <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     104:	a0 98       	cbi	0x14, 0	; 20
	rcall 	i2c_delay_T2	;delay  T/2
     106:	e9 df       	rcall	.-46     	; 0xda <i2c_delay_T2>
	sbi 	SDA_DDR,SDA	;force SDA low
     108:	a1 9a       	sbi	0x14, 1	; 20
	rcall 	i2c_delay_T2	;delay	T/2
     10a:	e7 df       	rcall	.-50     	; 0xda <i2c_delay_T2>
	
	rcall	i2c_write	;write address
     10c:	13 d0       	rcall	.+38     	; 0x134 <i2c_write>
	ret
     10e:	08 95       	ret

00000110 <i2c_start_wait>:
;*************************************************************************

	.global i2c_start_wait
	.func   i2c_start_wait
i2c_start_wait:
	mov	__tmp_reg__,r24
     110:	08 2e       	mov	r0, r24

00000112 <i2c_start_wait1>:
i2c_start_wait1:
	sbi 	SDA_DDR,SDA	;force SDA low
     112:	a1 9a       	sbi	0x14, 1	; 20
	rcall 	i2c_delay_T2	;delay T/2
     114:	e2 df       	rcall	.-60     	; 0xda <i2c_delay_T2>
	mov	r24,__tmp_reg__
     116:	80 2d       	mov	r24, r0
	rcall 	i2c_write	;write address
     118:	0d d0       	rcall	.+26     	; 0x134 <i2c_write>
	tst	r24		;if device not busy -> done
     11a:	88 23       	and	r24, r24
	breq	i2c_start_wait_done
     11c:	11 f0       	breq	.+4      	; 0x122 <i2c_start_wait_done>
	rcall	i2c_stop	;terminate write operation
     11e:	02 d0       	rcall	.+4      	; 0x124 <i2c_stop>
	rjmp	i2c_start_wait1	;device busy, poll ack again
     120:	f8 cf       	rjmp	.-16     	; 0x112 <i2c_start_wait1>

00000122 <i2c_start_wait_done>:
i2c_start_wait_done:
	ret
     122:	08 95       	ret

00000124 <i2c_stop>:
;*************************************************************************

	.global	i2c_stop
	.func	i2c_stop
i2c_stop:
	sbi	SCL_DDR,SCL	;force SCL low
     124:	a0 9a       	sbi	0x14, 0	; 20
	sbi	SDA_DDR,SDA	;force SDA low
     126:	a1 9a       	sbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     128:	d8 df       	rcall	.-80     	; 0xda <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     12a:	a0 98       	cbi	0x14, 0	; 20
	rcall	i2c_delay_T2	;delay T/2
     12c:	d6 df       	rcall	.-84     	; 0xda <i2c_delay_T2>
	cbi	SDA_DDR,SDA	;release SDA
     12e:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     130:	d4 df       	rcall	.-88     	; 0xda <i2c_delay_T2>
	ret
     132:	08 95       	ret

00000134 <i2c_write>:
;	data = r24,  return = r25(=0):r24
;*************************************************************************
	.global i2c_write
	.func	i2c_write
i2c_write:
	sec			;set carry flag
     134:	08 94       	sec
	rol 	r24		;shift in carry and out bit one
     136:	88 1f       	adc	r24, r24
	rjmp	i2c_write_first
     138:	01 c0       	rjmp	.+2      	; 0x13c <i2c_write_first>

0000013a <i2c_write_bit>:
i2c_write_bit:
	lsl	r24		;if transmit register empty
     13a:	88 0f       	add	r24, r24

0000013c <i2c_write_first>:
i2c_write_first:
	breq	i2c_get_ack
     13c:	59 f0       	breq	.+22     	; 0x154 <i2c_get_ack>
	sbi	SCL_DDR,SCL	;force SCL low
     13e:	a0 9a       	sbi	0x14, 0	; 20
	brcc	i2c_write_low
     140:	18 f4       	brcc	.+6      	; 0x148 <i2c_write_low>
	nop
     142:	00 00       	nop
	cbi	SDA_DDR,SDA	;release SDA
     144:	a1 98       	cbi	0x14, 1	; 20
	rjmp	i2c_write_high
     146:	02 c0       	rjmp	.+4      	; 0x14c <i2c_write_high>

00000148 <i2c_write_low>:
i2c_write_low:
	sbi	SDA_DDR,SDA	;force SDA low
     148:	a1 9a       	sbi	0x14, 1	; 20
	rjmp	i2c_write_high
     14a:	00 c0       	rjmp	.+0      	; 0x14c <i2c_write_high>

0000014c <i2c_write_high>:
i2c_write_high:
	rcall 	i2c_delay_T2	;delay T/2
     14c:	c6 df       	rcall	.-116    	; 0xda <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     14e:	a0 98       	cbi	0x14, 0	; 20
	rcall	i2c_delay_T2	;delay T/2
     150:	c4 df       	rcall	.-120    	; 0xda <i2c_delay_T2>
	rjmp	i2c_write_bit
     152:	f3 cf       	rjmp	.-26     	; 0x13a <i2c_write_bit>

00000154 <i2c_get_ack>:
	
i2c_get_ack:
	sbi	SCL_DDR,SCL	;force SCL low
     154:	a0 9a       	sbi	0x14, 0	; 20
	cbi	SDA_DDR,SDA	;release SDA
     156:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     158:	c0 df       	rcall	.-128    	; 0xda <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     15a:	a0 98       	cbi	0x14, 0	; 20

0000015c <i2c_ack_wait>:
i2c_ack_wait:
	sbis	SCL_IN,SCL	;wait SCL high (in case wait states are inserted)
     15c:	98 9b       	sbis	0x13, 0	; 19
	rjmp	i2c_ack_wait
     15e:	fe cf       	rjmp	.-4      	; 0x15c <i2c_ack_wait>
	
	clr	r24		;return 0
     160:	88 27       	eor	r24, r24
	sbic	SDA_IN,SDA	;if SDA high -> return 1
     162:	99 99       	sbic	0x13, 1	; 19
	ldi	r24,1
     164:	81 e0       	ldi	r24, 0x01	; 1
	rcall	i2c_delay_T2	;delay T/2
     166:	b9 df       	rcall	.-142    	; 0xda <i2c_delay_T2>
	clr	r25
     168:	99 27       	eor	r25, r25
	ret
     16a:	08 95       	ret

0000016c <i2c_readNak>:
	.global i2c_readAck
	.global i2c_readNak
	.global i2c_read		
	.func	i2c_read
i2c_readNak:
	clr	r24
     16c:	88 27       	eor	r24, r24
	rjmp	i2c_read
     16e:	01 c0       	rjmp	.+2      	; 0x172 <i2c_read>

00000170 <i2c_readAck>:
i2c_readAck:
	ldi	r24,0x01
     170:	81 e0       	ldi	r24, 0x01	; 1

00000172 <i2c_read>:
i2c_read:
	ldi	r23,0x01	;data = 0x01
     172:	71 e0       	ldi	r23, 0x01	; 1

00000174 <i2c_read_bit>:
i2c_read_bit:
	sbi	SCL_DDR,SCL	;force SCL low
     174:	a0 9a       	sbi	0x14, 0	; 20
	cbi	SDA_DDR,SDA	;release SDA (from previous ACK)
     176:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     178:	b0 df       	rcall	.-160    	; 0xda <i2c_delay_T2>
	
	cbi	SCL_DDR,SCL	;release SCL
     17a:	a0 98       	cbi	0x14, 0	; 20
	rcall	i2c_delay_T2	;delay T/2
     17c:	ae df       	rcall	.-164    	; 0xda <i2c_delay_T2>

0000017e <i2c_read_stretch>:
	
i2c_read_stretch:
    sbis SCL_IN, SCL        ;loop until SCL is high (allow slave to stretch SCL)
     17e:	98 9b       	sbis	0x13, 0	; 19
    rjmp	i2c_read_stretch
     180:	fe cf       	rjmp	.-4      	; 0x17e <i2c_read_stretch>
    	
	clc			;clear carry flag
     182:	88 94       	clc
	sbic	SDA_IN,SDA	;if SDA is high
     184:	99 99       	sbic	0x13, 1	; 19
	sec			;  set carry flag
     186:	08 94       	sec
	
	rol	r23		;store bit
     188:	77 1f       	adc	r23, r23
	brcc	i2c_read_bit	;while receive register not full
     18a:	a0 f7       	brcc	.-24     	; 0x174 <i2c_read_bit>

0000018c <i2c_put_ack>:
	
i2c_put_ack:
	sbi	SCL_DDR,SCL	;force SCL low	
     18c:	a0 9a       	sbi	0x14, 0	; 20
	cpi	r24,1
     18e:	81 30       	cpi	r24, 0x01	; 1
	breq	i2c_put_ack_low	;if (ack=0)
     190:	11 f0       	breq	.+4      	; 0x196 <i2c_put_ack_low>
	cbi	SDA_DDR,SDA	;      release SDA
     192:	a1 98       	cbi	0x14, 1	; 20
	rjmp	i2c_put_ack_high
     194:	01 c0       	rjmp	.+2      	; 0x198 <i2c_put_ack_high>

00000196 <i2c_put_ack_low>:
i2c_put_ack_low:                ;else
	sbi	SDA_DDR,SDA	;      force SDA low
     196:	a1 9a       	sbi	0x14, 1	; 20

00000198 <i2c_put_ack_high>:
i2c_put_ack_high:
	rcall	i2c_delay_T2	;delay T/2
     198:	a0 df       	rcall	.-192    	; 0xda <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     19a:	a0 98       	cbi	0x14, 0	; 20

0000019c <i2c_put_ack_wait>:
i2c_put_ack_wait:
	sbis	SCL_IN,SCL	;wait SCL high
     19c:	98 9b       	sbis	0x13, 0	; 19
	rjmp	i2c_put_ack_wait
     19e:	fe cf       	rjmp	.-4      	; 0x19c <i2c_put_ack_wait>
	rcall	i2c_delay_T2	;delay T/2
     1a0:	9c df       	rcall	.-200    	; 0xda <i2c_delay_T2>
	mov	r24,r23
     1a2:	87 2f       	mov	r24, r23
	clr	r25
     1a4:	99 27       	eor	r25, r25
	ret
     1a6:	08 95       	ret

000001a8 <buildVer>:
	static char build[17];
	
	/*
	*	major and minor version
	*/
	build[0] = verMajor;
     1a8:	ec e2       	ldi	r30, 0x2C	; 44
     1aa:	f1 e0       	ldi	r31, 0x01	; 1
     1ac:	81 e3       	ldi	r24, 0x31	; 49
     1ae:	80 83       	st	Z, r24
	build[1] = '.';
     1b0:	3e e2       	ldi	r19, 0x2E	; 46
     1b2:	31 83       	std	Z+1, r19	; 0x01
	build[2] = ' ';
     1b4:	20 e2       	ldi	r18, 0x20	; 32
     1b6:	22 83       	std	Z+2, r18	; 0x02
	build[3] = verMinor;
     1b8:	90 e3       	ldi	r25, 0x30	; 48
     1ba:	93 83       	std	Z+3, r25	; 0x03
	build[4] = '.';
     1bc:	34 83       	std	Z+4, r19	; 0x04
	build[5] = ' ';
     1be:	25 83       	std	Z+5, r18	; 0x05
		
	/*
	*	time.: hour|min
	*/
	build[6] = __TIME__[0];
     1c0:	96 83       	std	Z+6, r25	; 0x06
	build[7] = __TIME__[1];
     1c2:	46 e3       	ldi	r20, 0x36	; 54
     1c4:	47 83       	std	Z+7, r20	; 0x07
	build[8] = __TIME__[3];
     1c6:	43 e3       	ldi	r20, 0x33	; 51
     1c8:	40 87       	std	Z+8, r20	; 0x08
	build[9] = __TIME__[4];
     1ca:	42 e3       	ldi	r20, 0x32	; 50
     1cc:	41 87       	std	Z+9, r20	; 0x09
	
	build[10] = '.';
     1ce:	32 87       	std	Z+10, r19	; 0x0a
	build[11] = ' ';
     1d0:	23 87       	std	Z+11, r18	; 0x0b
	
	/*
	*	day
	*/
	build[12] = ((__DATE__[4] >= '0') ? (__DATE__[4]) : '0');
     1d2:	84 87       	std	Z+12, r24	; 0x0c
	build[13] = (__DATE__[ 5]);
     1d4:	85 87       	std	Z+13, r24	; 0x0d
	/*
	*	month
	*/
	if(__DATE__[0] == 'J' && __DATE__[1] == 'a')
	{
		build[14] = '0'; // Januar
     1d6:	96 87       	std	Z+14, r25	; 0x0e
		build[15] = '1'; // Januar		
     1d8:	87 87       	std	Z+15, r24	; 0x0f
	{
		build[14] = '1';
		build[15] = '2'; // Dezember
	}

	build[16] = '\0';
     1da:	10 8a       	std	Z+16, r1	; 0x10
	
	return build;
}
     1dc:	cf 01       	movw	r24, r30
     1de:	08 95       	ret

000001e0 <cmdSearchFrame>:
		crc = cmdCrc8CCITTUpdate( crc , ( uint8_t * ) str );
		str++;
	}
	
	return crc;
}
     1e0:	fc 01       	movw	r30, r24
     1e2:	20 81       	ld	r18, Z
     1e4:	2d 32       	cpi	r18, 0x2D	; 45
     1e6:	31 f4       	brne	.+12     	; 0x1f4 <cmdSearchFrame+0x14>
     1e8:	81 81       	ldd	r24, Z+1	; 0x01
     1ea:	8b 32       	cpi	r24, 0x2B	; 43
     1ec:	31 f0       	breq	.+12     	; 0x1fa <cmdSearchFrame+0x1a>
     1ee:	8f ef       	ldi	r24, 0xFF	; 255
     1f0:	9f ef       	ldi	r25, 0xFF	; 255
     1f2:	08 95       	ret
     1f4:	8e ef       	ldi	r24, 0xFE	; 254
     1f6:	9f ef       	ldi	r25, 0xFF	; 255
     1f8:	08 95       	ret
     1fa:	82 e0       	ldi	r24, 0x02	; 2
     1fc:	90 e0       	ldi	r25, 0x00	; 0
     1fe:	08 95       	ret

00000200 <cmdInit>:
     200:	fc 01       	movw	r30, r24
     202:	10 82       	st	Z, r1
     204:	11 82       	std	Z+1, r1	; 0x01
     206:	12 82       	std	Z+2, r1	; 0x02
     208:	13 82       	std	Z+3, r1	; 0x03
     20a:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <MasterFrameCRC>
     20e:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <SlaveFrameCRC>
     212:	15 82       	std	Z+5, r1	; 0x05
     214:	14 82       	std	Z+4, r1	; 0x04
     216:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <FrameStart>
     21a:	08 95       	ret

<<<<<<< .mine
00000224 <cmdParse>:
     224:	0f 93       	push	r16
     226:	1f 93       	push	r17
     228:	cf 93       	push	r28
     22a:	df 93       	push	r29
     22c:	8c 01       	movw	r16, r24
     22e:	eb 01       	movw	r28, r22
     230:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <cmdSearchFrame>
     234:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <FrameStart>
     238:	8f 3f       	cpi	r24, 0xFF	; 255
     23a:	09 f4       	brne	.+2      	; 0x23e <cmdParse+0x1a>
     23c:	6f c0       	rjmp	.+222    	; 0x31c <cmdParse+0xf8>
     23e:	28 2f       	mov	r18, r24
     240:	08 2e       	mov	r0, r24
     242:	00 0c       	add	r0, r0
     244:	33 0b       	sbc	r19, r19
     246:	d8 01       	movw	r26, r16
     248:	a2 0f       	add	r26, r18
     24a:	b3 1f       	adc	r27, r19
     24c:	9c 91       	ld	r25, X
     24e:	95 50       	subi	r25, 0x05	; 5
     250:	98 83       	st	Y, r25
     252:	11 96       	adiw	r26, 0x01	; 1
     254:	4c 91       	ld	r20, X
     256:	11 97       	sbiw	r26, 0x01	; 1
     258:	49 83       	std	Y+1, r20	; 0x01
     25a:	12 96       	adiw	r26, 0x02	; 2
     25c:	4c 91       	ld	r20, X
     25e:	12 97       	sbiw	r26, 0x02	; 2
     260:	4a 83       	std	Y+2, r20	; 0x02
     262:	13 96       	adiw	r26, 0x03	; 3
     264:	4c 91       	ld	r20, X
     266:	13 97       	sbiw	r26, 0x03	; 3
     268:	4b 83       	std	Y+3, r20	; 0x03
     26a:	f9 01       	movw	r30, r18
     26c:	34 96       	adiw	r30, 0x04	; 4
     26e:	e0 0f       	add	r30, r16
     270:	f1 1f       	adc	r31, r17
     272:	60 81       	ld	r22, Z
     274:	60 93 41 01 	sts	0x0141, r22	; 0x800141 <MasterFrameCRC>
     278:	99 23       	and	r25, r25
     27a:	41 f0       	breq	.+16     	; 0x28c <cmdParse+0x68>
     27c:	a9 01       	movw	r20, r18
     27e:	4b 5f       	subi	r20, 0xFB	; 251
     280:	5f 4f       	sbci	r21, 0xFF	; 255
     282:	40 0f       	add	r20, r16
     284:	51 1f       	adc	r21, r17
     286:	5d 83       	std	Y+5, r21	; 0x05
     288:	4c 83       	std	Y+4, r20	; 0x04
     28a:	02 c0       	rjmp	.+4      	; 0x290 <cmdParse+0x6c>
     28c:	1d 82       	std	Y+5, r1	; 0x05
     28e:	1c 82       	std	Y+4, r1	; 0x04
     290:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <SlaveFrameCRC>
     294:	10 82       	st	Z, r1
     296:	e8 2f       	mov	r30, r24
     298:	88 0f       	add	r24, r24
     29a:	ff 0b       	sbc	r31, r31
     29c:	2b 5f       	subi	r18, 0xFB	; 251
     29e:	3f 4f       	sbci	r19, 0xFF	; 255
     2a0:	20 0f       	add	r18, r16
     2a2:	31 1f       	adc	r19, r17
     2a4:	90 e0       	ldi	r25, 0x00	; 0
     2a6:	47 e0       	ldi	r20, 0x07	; 7
     2a8:	8d 91       	ld	r24, X+
     2aa:	98 27       	eor	r25, r24
     2ac:	88 e0       	ldi	r24, 0x08	; 8
     2ae:	99 23       	and	r25, r25
     2b0:	1c f4       	brge	.+6      	; 0x2b8 <cmdParse+0x94>
     2b2:	99 0f       	add	r25, r25
     2b4:	94 27       	eor	r25, r20
     2b6:	01 c0       	rjmp	.+2      	; 0x2ba <cmdParse+0x96>
     2b8:	99 0f       	add	r25, r25
     2ba:	81 50       	subi	r24, 0x01	; 1
     2bc:	c1 f7       	brne	.-16     	; 0x2ae <cmdParse+0x8a>
     2be:	a2 17       	cp	r26, r18
     2c0:	b3 07       	cpc	r27, r19
     2c2:	91 f7       	brne	.-28     	; 0x2a8 <cmdParse+0x84>
     2c4:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <data.2216>
     2c8:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <SlaveFrameCRC>
     2cc:	58 81       	ld	r21, Y
     2ce:	55 23       	and	r21, r21
     2d0:	b9 f0       	breq	.+46     	; 0x300 <cmdParse+0xdc>
     2d2:	35 96       	adiw	r30, 0x05	; 5
     2d4:	e0 0f       	add	r30, r16
     2d6:	f1 1f       	adc	r31, r17
     2d8:	30 e0       	ldi	r19, 0x00	; 0
     2da:	47 e0       	ldi	r20, 0x07	; 7
     2dc:	21 91       	ld	r18, Z+
     2de:	92 27       	eor	r25, r18
     2e0:	28 e0       	ldi	r18, 0x08	; 8
     2e2:	99 23       	and	r25, r25
     2e4:	1c f4       	brge	.+6      	; 0x2ec <cmdParse+0xc8>
     2e6:	99 0f       	add	r25, r25
     2e8:	94 27       	eor	r25, r20
     2ea:	01 c0       	rjmp	.+2      	; 0x2ee <cmdParse+0xca>
     2ec:	99 0f       	add	r25, r25
     2ee:	21 50       	subi	r18, 0x01	; 1
     2f0:	c1 f7       	brne	.-16     	; 0x2e2 <cmdParse+0xbe>
     2f2:	3f 5f       	subi	r19, 0xFF	; 255
     2f4:	35 17       	cp	r19, r21
     2f6:	90 f3       	brcs	.-28     	; 0x2dc <cmdParse+0xb8>
     2f8:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <data.2216>
     2fc:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <SlaveFrameCRC>
     300:	90 91 40 01 	lds	r25, 0x0140	; 0x800140 <SlaveFrameCRC>
     304:	69 13       	cpse	r22, r25
     306:	0c c0       	rjmp	.+24     	; 0x320 <cmdParse+0xfc>
     308:	9a 81       	ldd	r25, Y+2	; 0x02
     30a:	91 11       	cpse	r25, r1
     30c:	0c c0       	rjmp	.+24     	; 0x326 <cmdParse+0x102>
     30e:	ec 81       	ldd	r30, Y+4	; 0x04
     310:	fd 81       	ldd	r31, Y+5	; 0x05
     312:	80 81       	ld	r24, Z
     314:	83 34       	cpi	r24, 0x43	; 67
     316:	31 f4       	brne	.+12     	; 0x324 <cmdParse+0x100>
     318:	83 e0       	ldi	r24, 0x03	; 3
     31a:	05 c0       	rjmp	.+10     	; 0x326 <cmdParse+0x102>
     31c:	81 e0       	ldi	r24, 0x01	; 1
     31e:	03 c0       	rjmp	.+6      	; 0x326 <cmdParse+0x102>
     320:	82 e0       	ldi	r24, 0x02	; 2
     322:	01 c0       	rjmp	.+2      	; 0x326 <cmdParse+0x102>
     324:	89 2f       	mov	r24, r25
     326:	df 91       	pop	r29
     328:	cf 91       	pop	r28
     32a:	1f 91       	pop	r17
     32c:	0f 91       	pop	r16
     32e:	08 95       	ret
||||||| .r47
00000224 <cmdParse>:
     224:	ef 92       	push	r14
     226:	ff 92       	push	r15
     228:	0f 93       	push	r16
     22a:	1f 93       	push	r17
     22c:	cf 93       	push	r28
     22e:	df 93       	push	r29
     230:	ec 01       	movw	r28, r24
     232:	8b 01       	movw	r16, r22
     234:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <cmdSearchFrame>
     238:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <FrameStart>
     23c:	8f 3f       	cpi	r24, 0xFF	; 255
     23e:	09 f4       	brne	.+2      	; 0x242 <cmdParse+0x1e>
     240:	6d c0       	rjmp	.+218    	; 0x31c <cmdParse+0xf8>
     242:	28 2f       	mov	r18, r24
     244:	08 2e       	mov	r0, r24
     246:	00 0c       	add	r0, r0
     248:	33 0b       	sbc	r19, r19
     24a:	de 01       	movw	r26, r28
     24c:	a2 0f       	add	r26, r18
     24e:	b3 1f       	adc	r27, r19
     250:	9c 91       	ld	r25, X
     252:	95 50       	subi	r25, 0x05	; 5
     254:	f8 01       	movw	r30, r16
     256:	90 83       	st	Z, r25
     258:	11 96       	adiw	r26, 0x01	; 1
     25a:	4c 91       	ld	r20, X
     25c:	11 97       	sbiw	r26, 0x01	; 1
     25e:	41 83       	std	Z+1, r20	; 0x01
     260:	12 96       	adiw	r26, 0x02	; 2
     262:	4c 91       	ld	r20, X
     264:	12 97       	sbiw	r26, 0x02	; 2
     266:	42 83       	std	Z+2, r20	; 0x02
     268:	13 96       	adiw	r26, 0x03	; 3
     26a:	4c 91       	ld	r20, X
     26c:	13 97       	sbiw	r26, 0x03	; 3
     26e:	43 83       	std	Z+3, r20	; 0x03
     270:	f9 01       	movw	r30, r18
     272:	34 96       	adiw	r30, 0x04	; 4
     274:	7f 01       	movw	r14, r30
     276:	ec 0e       	add	r14, r28
     278:	fd 1e       	adc	r15, r29
     27a:	f7 01       	movw	r30, r14
     27c:	60 81       	ld	r22, Z
     27e:	60 93 41 01 	sts	0x0141, r22	; 0x800141 <MasterFrameCRC>
     282:	99 23       	and	r25, r25
     284:	49 f0       	breq	.+18     	; 0x298 <cmdParse+0x74>
     286:	a9 01       	movw	r20, r18
     288:	4b 5f       	subi	r20, 0xFB	; 251
     28a:	5f 4f       	sbci	r21, 0xFF	; 255
     28c:	4c 0f       	add	r20, r28
     28e:	5d 1f       	adc	r21, r29
     290:	f8 01       	movw	r30, r16
     292:	55 83       	std	Z+5, r21	; 0x05
     294:	44 83       	std	Z+4, r20	; 0x04
     296:	03 c0       	rjmp	.+6      	; 0x29e <cmdParse+0x7a>
     298:	f8 01       	movw	r30, r16
     29a:	15 82       	std	Z+5, r1	; 0x05
     29c:	14 82       	std	Z+4, r1	; 0x04
     29e:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <SlaveFrameCRC>
     2a2:	f7 01       	movw	r30, r14
     2a4:	10 82       	st	Z, r1
     2a6:	e8 2f       	mov	r30, r24
     2a8:	88 0f       	add	r24, r24
     2aa:	ff 0b       	sbc	r31, r31
     2ac:	2b 5f       	subi	r18, 0xFB	; 251
     2ae:	3f 4f       	sbci	r19, 0xFF	; 255
     2b0:	2c 0f       	add	r18, r28
     2b2:	3d 1f       	adc	r19, r29
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	47 e0       	ldi	r20, 0x07	; 7
     2b8:	8d 91       	ld	r24, X+
     2ba:	98 27       	eor	r25, r24
     2bc:	88 e0       	ldi	r24, 0x08	; 8
     2be:	99 23       	and	r25, r25
     2c0:	1c f4       	brge	.+6      	; 0x2c8 <cmdParse+0xa4>
     2c2:	99 0f       	add	r25, r25
     2c4:	94 27       	eor	r25, r20
     2c6:	01 c0       	rjmp	.+2      	; 0x2ca <cmdParse+0xa6>
     2c8:	99 0f       	add	r25, r25
     2ca:	81 50       	subi	r24, 0x01	; 1
     2cc:	c1 f7       	brne	.-16     	; 0x2be <cmdParse+0x9a>
     2ce:	a2 17       	cp	r26, r18
     2d0:	b3 07       	cpc	r27, r19
     2d2:	91 f7       	brne	.-28     	; 0x2b8 <cmdParse+0x94>
     2d4:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <data.2229>
     2d8:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <SlaveFrameCRC>
     2dc:	d8 01       	movw	r26, r16
     2de:	5c 91       	ld	r21, X
     2e0:	55 23       	and	r21, r21
     2e2:	b9 f0       	breq	.+46     	; 0x312 <cmdParse+0xee>
     2e4:	35 96       	adiw	r30, 0x05	; 5
     2e6:	ec 0f       	add	r30, r28
     2e8:	fd 1f       	adc	r31, r29
     2ea:	30 e0       	ldi	r19, 0x00	; 0
     2ec:	47 e0       	ldi	r20, 0x07	; 7
     2ee:	21 91       	ld	r18, Z+
     2f0:	92 27       	eor	r25, r18
     2f2:	28 e0       	ldi	r18, 0x08	; 8
     2f4:	99 23       	and	r25, r25
     2f6:	1c f4       	brge	.+6      	; 0x2fe <cmdParse+0xda>
     2f8:	99 0f       	add	r25, r25
     2fa:	94 27       	eor	r25, r20
     2fc:	01 c0       	rjmp	.+2      	; 0x300 <cmdParse+0xdc>
     2fe:	99 0f       	add	r25, r25
     300:	21 50       	subi	r18, 0x01	; 1
     302:	c1 f7       	brne	.-16     	; 0x2f4 <cmdParse+0xd0>
     304:	3f 5f       	subi	r19, 0xFF	; 255
     306:	35 17       	cp	r19, r21
     308:	90 f3       	brcs	.-28     	; 0x2ee <cmdParse+0xca>
     30a:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <data.2229>
     30e:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <SlaveFrameCRC>
     312:	90 91 40 01 	lds	r25, 0x0140	; 0x800140 <SlaveFrameCRC>
     316:	69 13       	cpse	r22, r25
     318:	03 c0       	rjmp	.+6      	; 0x320 <cmdParse+0xfc>
     31a:	03 c0       	rjmp	.+6      	; 0x322 <cmdParse+0xfe>
     31c:	81 e0       	ldi	r24, 0x01	; 1
     31e:	01 c0       	rjmp	.+2      	; 0x322 <cmdParse+0xfe>
     320:	82 e0       	ldi	r24, 0x02	; 2
     322:	df 91       	pop	r29
     324:	cf 91       	pop	r28
     326:	1f 91       	pop	r17
     328:	0f 91       	pop	r16
     32a:	ff 90       	pop	r15
     32c:	ef 90       	pop	r14
     32e:	08 95       	ret
=======
0000021c <cmdParse>:
     21c:	0f 93       	push	r16
     21e:	1f 93       	push	r17
     220:	cf 93       	push	r28
     222:	df 93       	push	r29
     224:	8c 01       	movw	r16, r24
     226:	eb 01       	movw	r28, r22
     228:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <cmdSearchFrame>
     22c:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <FrameStart>
     230:	8f 3f       	cpi	r24, 0xFF	; 255
     232:	09 f4       	brne	.+2      	; 0x236 <cmdParse+0x1a>
     234:	6f c0       	rjmp	.+222    	; 0x314 <cmdParse+0xf8>
     236:	28 2f       	mov	r18, r24
     238:	08 2e       	mov	r0, r24
     23a:	00 0c       	add	r0, r0
     23c:	33 0b       	sbc	r19, r19
     23e:	d8 01       	movw	r26, r16
     240:	a2 0f       	add	r26, r18
     242:	b3 1f       	adc	r27, r19
     244:	9c 91       	ld	r25, X
     246:	95 50       	subi	r25, 0x05	; 5
     248:	98 83       	st	Y, r25
     24a:	11 96       	adiw	r26, 0x01	; 1
     24c:	4c 91       	ld	r20, X
     24e:	11 97       	sbiw	r26, 0x01	; 1
     250:	49 83       	std	Y+1, r20	; 0x01
     252:	12 96       	adiw	r26, 0x02	; 2
     254:	4c 91       	ld	r20, X
     256:	12 97       	sbiw	r26, 0x02	; 2
     258:	4a 83       	std	Y+2, r20	; 0x02
     25a:	13 96       	adiw	r26, 0x03	; 3
     25c:	4c 91       	ld	r20, X
     25e:	13 97       	sbiw	r26, 0x03	; 3
     260:	4b 83       	std	Y+3, r20	; 0x03
     262:	f9 01       	movw	r30, r18
     264:	34 96       	adiw	r30, 0x04	; 4
     266:	e0 0f       	add	r30, r16
     268:	f1 1f       	adc	r31, r17
     26a:	60 81       	ld	r22, Z
     26c:	60 93 43 01 	sts	0x0143, r22	; 0x800143 <MasterFrameCRC>
     270:	99 23       	and	r25, r25
     272:	41 f0       	breq	.+16     	; 0x284 <cmdParse+0x68>
     274:	a9 01       	movw	r20, r18
     276:	4b 5f       	subi	r20, 0xFB	; 251
     278:	5f 4f       	sbci	r21, 0xFF	; 255
     27a:	40 0f       	add	r20, r16
     27c:	51 1f       	adc	r21, r17
     27e:	5d 83       	std	Y+5, r21	; 0x05
     280:	4c 83       	std	Y+4, r20	; 0x04
     282:	02 c0       	rjmp	.+4      	; 0x288 <cmdParse+0x6c>
     284:	1d 82       	std	Y+5, r1	; 0x05
     286:	1c 82       	std	Y+4, r1	; 0x04
     288:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <SlaveFrameCRC>
     28c:	10 82       	st	Z, r1
     28e:	e8 2f       	mov	r30, r24
     290:	88 0f       	add	r24, r24
     292:	ff 0b       	sbc	r31, r31
     294:	2b 5f       	subi	r18, 0xFB	; 251
     296:	3f 4f       	sbci	r19, 0xFF	; 255
     298:	20 0f       	add	r18, r16
     29a:	31 1f       	adc	r19, r17
     29c:	90 e0       	ldi	r25, 0x00	; 0
     29e:	47 e0       	ldi	r20, 0x07	; 7
     2a0:	8d 91       	ld	r24, X+
     2a2:	98 27       	eor	r25, r24
     2a4:	88 e0       	ldi	r24, 0x08	; 8
     2a6:	99 23       	and	r25, r25
     2a8:	1c f4       	brge	.+6      	; 0x2b0 <cmdParse+0x94>
     2aa:	99 0f       	add	r25, r25
     2ac:	94 27       	eor	r25, r20
     2ae:	01 c0       	rjmp	.+2      	; 0x2b2 <cmdParse+0x96>
     2b0:	99 0f       	add	r25, r25
     2b2:	81 50       	subi	r24, 0x01	; 1
     2b4:	c1 f7       	brne	.-16     	; 0x2a6 <cmdParse+0x8a>
     2b6:	a2 17       	cp	r26, r18
     2b8:	b3 07       	cpc	r27, r19
     2ba:	91 f7       	brne	.-28     	; 0x2a0 <cmdParse+0x84>
     2bc:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <data.2229>
     2c0:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <SlaveFrameCRC>
     2c4:	58 81       	ld	r21, Y
     2c6:	55 23       	and	r21, r21
     2c8:	b9 f0       	breq	.+46     	; 0x2f8 <cmdParse+0xdc>
     2ca:	35 96       	adiw	r30, 0x05	; 5
     2cc:	e0 0f       	add	r30, r16
     2ce:	f1 1f       	adc	r31, r17
     2d0:	30 e0       	ldi	r19, 0x00	; 0
     2d2:	47 e0       	ldi	r20, 0x07	; 7
     2d4:	21 91       	ld	r18, Z+
     2d6:	92 27       	eor	r25, r18
     2d8:	28 e0       	ldi	r18, 0x08	; 8
     2da:	99 23       	and	r25, r25
     2dc:	1c f4       	brge	.+6      	; 0x2e4 <cmdParse+0xc8>
     2de:	99 0f       	add	r25, r25
     2e0:	94 27       	eor	r25, r20
     2e2:	01 c0       	rjmp	.+2      	; 0x2e6 <cmdParse+0xca>
     2e4:	99 0f       	add	r25, r25
     2e6:	21 50       	subi	r18, 0x01	; 1
     2e8:	c1 f7       	brne	.-16     	; 0x2da <cmdParse+0xbe>
     2ea:	3f 5f       	subi	r19, 0xFF	; 255
     2ec:	35 17       	cp	r19, r21
     2ee:	90 f3       	brcs	.-28     	; 0x2d4 <cmdParse+0xb8>
     2f0:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <data.2229>
     2f4:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <SlaveFrameCRC>
     2f8:	90 91 42 01 	lds	r25, 0x0142	; 0x800142 <SlaveFrameCRC>
     2fc:	69 13       	cpse	r22, r25
     2fe:	0c c0       	rjmp	.+24     	; 0x318 <cmdParse+0xfc>
     300:	9a 81       	ldd	r25, Y+2	; 0x02
     302:	91 11       	cpse	r25, r1
     304:	0c c0       	rjmp	.+24     	; 0x31e <cmdParse+0x102>
     306:	ec 81       	ldd	r30, Y+4	; 0x04
     308:	fd 81       	ldd	r31, Y+5	; 0x05
     30a:	80 81       	ld	r24, Z
     30c:	83 34       	cpi	r24, 0x43	; 67
     30e:	31 f4       	brne	.+12     	; 0x31c <cmdParse+0x100>
     310:	83 e0       	ldi	r24, 0x03	; 3
     312:	05 c0       	rjmp	.+10     	; 0x31e <cmdParse+0x102>
     314:	81 e0       	ldi	r24, 0x01	; 1
     316:	03 c0       	rjmp	.+6      	; 0x31e <cmdParse+0x102>
     318:	82 e0       	ldi	r24, 0x02	; 2
     31a:	01 c0       	rjmp	.+2      	; 0x31e <cmdParse+0x102>
     31c:	89 2f       	mov	r24, r25
     31e:	df 91       	pop	r29
     320:	cf 91       	pop	r28
     322:	1f 91       	pop	r17
     324:	0f 91       	pop	r16
     326:	08 95       	ret
>>>>>>> .r50

00000328 <cmdBuildHeader>:

Header_t	cmdBuildHeader		( cmd_t *a )					
{		
     328:	cf 93       	push	r28
     32a:	df 93       	push	r29
     32c:	dc 01       	movw	r26, r24
	static Header_t HeaderInfo;
		
	Frame[CMD_HEADER_CRC]	= 0;
     32e:	10 92 48 01 	sts	0x0148, r1	; 0x800148 <Frame+0x4>
	
	uint8_t *tmpPtr	= a->DataPtr;
     332:	14 96       	adiw	r26, 0x04	; 4
     334:	dc 91       	ld	r29, X
     336:	14 97       	sbiw	r26, 0x04	; 4
     338:	15 96       	adiw	r26, 0x05	; 5
     33a:	cc 91       	ld	r28, X
     33c:	15 97       	sbiw	r26, 0x05	; 5

	uint16_t FrameSize = __CMD_HEADER_ENTRYS__ + a->DataLength;
     33e:	8c 91       	ld	r24, X
     340:	90 e0       	ldi	r25, 0x00	; 0
     342:	05 96       	adiw	r24, 0x05	; 5
	
	if ( FrameSize >= 255 )
     344:	8f 3f       	cpi	r24, 0xFF	; 255
     346:	91 05       	cpc	r25, r1
     348:	18 f0       	brcs	.+6      	; 0x350 <cmdBuildHeader+0x28>
	{
		HeaderInfo.Exitcode = 1;	
<<<<<<< .mine
     352:	21 e0       	ldi	r18, 0x01	; 1
     354:	20 93 3d 01 	sts	0x013D, r18	; 0x80013d <HeaderInfo.2254+0x2>
||||||| .r47
     352:	21 e0       	ldi	r18, 0x01	; 1
     354:	20 93 3d 01 	sts	0x013D, r18	; 0x80013d <HeaderInfo.2267+0x2>
=======
     34a:	21 e0       	ldi	r18, 0x01	; 1
     34c:	20 93 3f 01 	sts	0x013F, r18	; 0x80013f <HeaderInfo.2265+0x2>
>>>>>>> .r50
	}
	
	Frame[CMD_HEADER_LENGHT]		= (uint8_t)FrameSize; // Länge der ganzen Antwort
     350:	e4 e4       	ldi	r30, 0x44	; 68
     352:	f1 e0       	ldi	r31, 0x01	; 1
     354:	80 83       	st	Z, r24
	Frame[CMD_HEADER_DATA_TYP]		= a->DataType;		  // (u)char , (u)int8 , (u)int16 , (u)int32 usw.	
     356:	11 96       	adiw	r26, 0x01	; 1
     358:	8c 91       	ld	r24, X
     35a:	11 97       	sbiw	r26, 0x01	; 1
     35c:	81 83       	std	Z+1, r24	; 0x01
	Frame[CMD_HEADER_ID]			= a->MessageID;		  // 0..255
     35e:	12 96       	adiw	r26, 0x02	; 2
     360:	8c 91       	ld	r24, X
     362:	12 97       	sbiw	r26, 0x02	; 2
     364:	82 83       	std	Z+2, r24	; 0x02
	Frame[CMD_HEADER_Exitcode]		= a->Exitcode;		  // 0..255
     366:	13 96       	adiw	r26, 0x03	; 3
     368:	8c 91       	ld	r24, X
     36a:	13 97       	sbiw	r26, 0x03	; 3
     36c:	83 83       	std	Z+3, r24	; 0x03
     36e:	69 e4       	ldi	r22, 0x49	; 73
     370:	71 e0       	ldi	r23, 0x01	; 1
	
	/*	Checksumme vom Header bilden
	*/
	uint8_t FrameCRC = 0;
     372:	90 e0       	ldi	r25, 0x00	; 0
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
		{
			data <<= 1;
			data ^= 0x07;
     374:	47 e0       	ldi	r20, 0x07	; 7
static inline uint8_t cmdCrc8CCITTUpdate ( uint8_t inCrc , uint8_t *inData )
{
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
     376:	21 91       	ld	r18, Z+
     378:	29 27       	eor	r18, r25
     37a:	38 e0       	ldi	r19, 0x08	; 8
	
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
     37c:	22 23       	and	r18, r18
     37e:	24 f4       	brge	.+8      	; 0x388 <cmdBuildHeader+0x60>
		{
			data <<= 1;
			data ^= 0x07;
     380:	92 2f       	mov	r25, r18
     382:	99 0f       	add	r25, r25
     384:	94 27       	eor	r25, r20
     386:	02 c0       	rjmp	.+4      	; 0x38c <cmdBuildHeader+0x64>
		}
		else
		{
			data <<= 1;
     388:	92 2f       	mov	r25, r18
     38a:	99 0f       	add	r25, r25
     38c:	31 50       	subi	r19, 0x01	; 1
     38e:	29 2f       	mov	r18, r25
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
     390:	a9 f7       	brne	.-22     	; 0x37c <cmdBuildHeader+0x54>
	Frame[CMD_HEADER_Exitcode]		= a->Exitcode;		  // 0..255
	
	/*	Checksumme vom Header bilden
	*/
	uint8_t FrameCRC = 0;
	for ( uint8_t x = 0 ; x < __CMD_HEADER_ENTRYS__ ; x++)
<<<<<<< .mine
     39a:	e6 17       	cp	r30, r22
     39c:	f7 07       	cpc	r31, r23
     39e:	79 f7       	brne	.-34     	; 0x37e <cmdBuildHeader+0x4e>
     3a0:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <data.2216>
||||||| .r47
     39a:	e6 17       	cp	r30, r22
     39c:	f7 07       	cpc	r31, r23
     39e:	79 f7       	brne	.-34     	; 0x37e <cmdBuildHeader+0x4e>
     3a0:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <data.2229>
=======
     392:	e6 17       	cp	r30, r22
     394:	f7 07       	cpc	r31, r23
     396:	79 f7       	brne	.-34     	; 0x376 <cmdBuildHeader+0x4e>
     398:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <data.2229>
>>>>>>> .r50
		FrameCRC = cmdCrc8CCITTUpdate( FrameCRC , &Frame[x] );
	}
	
	/*	Checksumme von Nutzdaten bilden
	*/	
	if ( a->DataLength )
     39c:	5c 91       	ld	r21, X
     39e:	55 23       	and	r21, r21
     3a0:	c1 f0       	breq	.+48     	; 0x3d2 <cmdBuildHeader+0xaa>
     3a2:	ed 2f       	mov	r30, r29
     3a4:	fc 2f       	mov	r31, r28
     3a6:	40 e0       	ldi	r20, 0x00	; 0
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
		{
			data <<= 1;
			data ^= 0x07;
     3a8:	87 e0       	ldi	r24, 0x07	; 7
static inline uint8_t cmdCrc8CCITTUpdate ( uint8_t inCrc , uint8_t *inData )
{
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
     3aa:	21 91       	ld	r18, Z+
     3ac:	29 27       	eor	r18, r25
     3ae:	38 e0       	ldi	r19, 0x08	; 8
	
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
     3b0:	22 23       	and	r18, r18
     3b2:	24 f4       	brge	.+8      	; 0x3bc <cmdBuildHeader+0x94>
		{
			data <<= 1;
			data ^= 0x07;
     3b4:	92 2f       	mov	r25, r18
     3b6:	99 0f       	add	r25, r25
     3b8:	98 27       	eor	r25, r24
     3ba:	02 c0       	rjmp	.+4      	; 0x3c0 <cmdBuildHeader+0x98>
		}
		else
		{
			data <<= 1;
     3bc:	92 2f       	mov	r25, r18
     3be:	99 0f       	add	r25, r25
     3c0:	31 50       	subi	r19, 0x01	; 1
     3c2:	29 2f       	mov	r18, r25
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
     3c4:	a9 f7       	brne	.-22     	; 0x3b0 <cmdBuildHeader+0x88>
	
	/*	Checksumme von Nutzdaten bilden
	*/	
	if ( a->DataLength )
	{
		for ( uint8_t x = 0 ; x < a->DataLength ; x++ )
<<<<<<< .mine
     3ce:	4f 5f       	subi	r20, 0xFF	; 255
     3d0:	45 17       	cp	r20, r21
     3d2:	78 f3       	brcs	.-34     	; 0x3b2 <cmdBuildHeader+0x82>
     3d4:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <data.2216>
     3d8:	07 c0       	rjmp	.+14     	; 0x3e8 <cmdBuildHeader+0xb8>
||||||| .r47
     3ce:	4f 5f       	subi	r20, 0xFF	; 255
     3d0:	45 17       	cp	r20, r21
     3d2:	78 f3       	brcs	.-34     	; 0x3b2 <cmdBuildHeader+0x82>
     3d4:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <data.2229>
     3d8:	07 c0       	rjmp	.+14     	; 0x3e8 <cmdBuildHeader+0xb8>
=======
     3c6:	4f 5f       	subi	r20, 0xFF	; 255
     3c8:	45 17       	cp	r20, r21
     3ca:	78 f3       	brcs	.-34     	; 0x3aa <cmdBuildHeader+0x82>
     3cc:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <data.2229>
     3d0:	07 c0       	rjmp	.+14     	; 0x3e0 <cmdBuildHeader+0xb8>
>>>>>>> .r50
			FrameCRC = cmdCrc8CCITTUpdate( FrameCRC , tmpPtr++ );	
		}			
	}
	else
	{
		HeaderInfo.Exitcode = 1; // Keine Nutzdaten vorhanden
<<<<<<< .mine
     3da:	81 e0       	ldi	r24, 0x01	; 1
     3dc:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <HeaderInfo.2254+0x2>
||||||| .r47
     3da:	81 e0       	ldi	r24, 0x01	; 1
     3dc:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <HeaderInfo.2267+0x2>
=======
     3d2:	81 e0       	ldi	r24, 0x01	; 1
     3d4:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <HeaderInfo.2265+0x2>
>>>>>>> .r50
		a->DataPtr = NULL;
     3d8:	15 96       	adiw	r26, 0x05	; 5
     3da:	1c 92       	st	X, r1
     3dc:	1e 92       	st	-X, r1
     3de:	14 97       	sbiw	r26, 0x04	; 4
	}

	Frame[CMD_HEADER_CRC] = FrameCRC;
     3e0:	e4 e4       	ldi	r30, 0x44	; 68
     3e2:	f1 e0       	ldi	r31, 0x01	; 1
     3e4:	94 83       	std	Z+4, r25	; 0x04
		
	a->MessageID	= 0;
     3e6:	12 96       	adiw	r26, 0x02	; 2
     3e8:	1c 92       	st	X, r1
     3ea:	12 97       	sbiw	r26, 0x02	; 2
	a->DataType		= 0;
     3ec:	11 96       	adiw	r26, 0x01	; 1
     3ee:	1c 92       	st	X, r1
     3f0:	11 97       	sbiw	r26, 0x01	; 1
	a->Exitcode		= 0;
     3f2:	13 96       	adiw	r26, 0x03	; 3
     3f4:	1c 92       	st	X, r1
				
	HeaderInfo.FramePtr = Frame;
<<<<<<< .mine
     3fe:	f0 93 3c 01 	sts	0x013C, r31	; 0x80013c <HeaderInfo.2254+0x1>
     402:	e0 93 3b 01 	sts	0x013B, r30	; 0x80013b <HeaderInfo.2254>
||||||| .r47
     3fe:	f0 93 3c 01 	sts	0x013C, r31	; 0x80013c <HeaderInfo.2267+0x1>
     402:	e0 93 3b 01 	sts	0x013B, r30	; 0x80013b <HeaderInfo.2267>
=======
     3f6:	f0 93 3e 01 	sts	0x013E, r31	; 0x80013e <HeaderInfo.2265+0x1>
     3fa:	e0 93 3d 01 	sts	0x013D, r30	; 0x80013d <HeaderInfo.2265>
>>>>>>> .r50
				
	return HeaderInfo;
<<<<<<< .mine
     406:	60 91 3b 01 	lds	r22, 0x013B	; 0x80013b <HeaderInfo.2254>
     40a:	70 91 3c 01 	lds	r23, 0x013C	; 0x80013c <HeaderInfo.2254+0x1>
     40e:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <HeaderInfo.2254+0x2>
||||||| .r47
     406:	60 91 3b 01 	lds	r22, 0x013B	; 0x80013b <HeaderInfo.2267>
     40a:	70 91 3c 01 	lds	r23, 0x013C	; 0x80013c <HeaderInfo.2267+0x1>
     40e:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <HeaderInfo.2267+0x2>
=======
     3fe:	60 91 3d 01 	lds	r22, 0x013D	; 0x80013d <HeaderInfo.2265>
     402:	70 91 3e 01 	lds	r23, 0x013E	; 0x80013e <HeaderInfo.2265+0x1>
     406:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <HeaderInfo.2265+0x2>
>>>>>>> .r50
}
     40a:	df 91       	pop	r29
     40c:	cf 91       	pop	r28
     40e:	08 95       	ret

00000410 <cmdBuildAnswer>:

void		cmdBuildAnswer		( cmd_t *a , uint8_t id , enum Data_Type_Enum DataType , uint8_t Exitcode , uint8_t DataLength , uint8_t *DataPtr )
{
     410:	ef 92       	push	r14
     412:	ff 92       	push	r15
     414:	0f 93       	push	r16
     416:	fc 01       	movw	r30, r24
	a->MessageID	= id;			// Beschreibt den Nachrichten Type. Damit die gegenstelle die Nachrichten unterscheiden kann
     418:	62 83       	std	Z+2, r22	; 0x02
	a->DataType		= DataType;		// Gibt an um welchen Daten Typ es sich handelt
     41a:	41 83       	std	Z+1, r20	; 0x01
	a->Exitcode		= Exitcode;		// Rückgabewert einer Funktion 
     41c:	23 83       	std	Z+3, r18	; 0x03
	a->DataPtr		= DataPtr;		// Zeiger auf die Daten die gesendet werden sollen
     41e:	f5 82       	std	Z+5, r15	; 0x05
     420:	e4 82       	std	Z+4, r14	; 0x04
	a->DataLength	= DataLength;	// Anzahl der Bytes
     422:	00 83       	st	Z, r16
}
     424:	0f 91       	pop	r16
     426:	ff 90       	pop	r15
     428:	ef 90       	pop	r14
     42a:	08 95       	ret

0000042c <cmdSendAnswer>:

void		cmdSendAnswer		( cmd_t *a )					
{
     42c:	cf 93       	push	r28
     42e:	df 93       	push	r29
     430:	ec 01       	movw	r28, r24
	Header_t HeaderInfo  = cmdBuildHeader( a );
     432:	0e 94 94 01 	call	0x328	; 0x328 <cmdBuildHeader>
     436:	a8 2f       	mov	r26, r24
     438:	cb 01       	movw	r24, r22
	
	uartPutByteStr( HeaderInfo.FramePtr , __CMD_HEADER_ENTRYS__ );
<<<<<<< .mine
     442:	65 e0       	ldi	r22, 0x05	; 5
     444:	0e 94 b3 05 	call	0xb66	; 0xb66 <uartPutByteStr>
||||||| .r47
     442:	65 e0       	ldi	r22, 0x05	; 5
     444:	0e 94 92 05 	call	0xb24	; 0xb24 <uartPutByteStr>
=======
     43a:	65 e0       	ldi	r22, 0x05	; 5
     43c:	0e 94 8e 05 	call	0xb1c	; 0xb1c <uartPutByteStr>
>>>>>>> .r50
	uartPutByteStr( a->DataPtr , a->DataLength );
<<<<<<< .mine
     448:	68 81       	ld	r22, Y
     44a:	8c 81       	ldd	r24, Y+4	; 0x04
     44c:	9d 81       	ldd	r25, Y+5	; 0x05
     44e:	0e 94 b3 05 	call	0xb66	; 0xb66 <uartPutByteStr>
     452:	df 91       	pop	r29
     454:	cf 91       	pop	r28
     456:	08 95       	ret
||||||| .r47
     448:	68 81       	ld	r22, Y
     44a:	8c 81       	ldd	r24, Y+4	; 0x04
     44c:	9d 81       	ldd	r25, Y+5	; 0x05
     44e:	0e 94 92 05 	call	0xb24	; 0xb24 <uartPutByteStr>
     452:	df 91       	pop	r29
     454:	cf 91       	pop	r28
     456:	08 95       	ret
=======
     440:	68 81       	ld	r22, Y
     442:	8c 81       	ldd	r24, Y+4	; 0x04
     444:	9d 81       	ldd	r25, Y+5	; 0x05
     446:	0e 94 8e 05 	call	0xb1c	; 0xb1c <uartPutByteStr>
     44a:	df 91       	pop	r29
     44c:	cf 91       	pop	r28
     44e:	08 95       	ret
>>>>>>> .r50

00000450 <selectFont>:
void clearDigits( void )
{
	
	for ( uint8_t x = 0 ; x < 4 ; x++ )
	{
		disp.dig[x] = ' ';
     450:	90 93 66 00 	sts	0x0066, r25	; 0x800066 <__data_start+0x6>
     454:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__data_start+0x5>
     458:	08 95       	ret

0000045a <getCharMapIndex>:
     45a:	28 2f       	mov	r18, r24
     45c:	a0 91 65 00 	lds	r26, 0x0065	; 0x800065 <__data_start+0x5>
     460:	b0 91 66 00 	lds	r27, 0x0066	; 0x800066 <__data_start+0x6>
     464:	8c 91       	ld	r24, X
     466:	28 17       	cp	r18, r24
     468:	81 f0       	breq	.+32     	; 0x48a <getCharMapIndex+0x30>
     46a:	88 23       	and	r24, r24
     46c:	81 f0       	breq	.+32     	; 0x48e <getCharMapIndex+0x34>
     46e:	80 e0       	ldi	r24, 0x00	; 0
     470:	8f 5f       	subi	r24, 0xFF	; 255
     472:	e8 2f       	mov	r30, r24
     474:	f0 e0       	ldi	r31, 0x00	; 0
     476:	ee 0f       	add	r30, r30
     478:	ff 1f       	adc	r31, r31
     47a:	ea 0f       	add	r30, r26
     47c:	fb 1f       	adc	r31, r27
     47e:	90 81       	ld	r25, Z
     480:	92 17       	cp	r25, r18
     482:	31 f0       	breq	.+12     	; 0x490 <getCharMapIndex+0x36>
     484:	91 11       	cpse	r25, r1
     486:	f4 cf       	rjmp	.-24     	; 0x470 <getCharMapIndex+0x16>
     488:	08 95       	ret
     48a:	80 e0       	ldi	r24, 0x00	; 0
     48c:	08 95       	ret
     48e:	80 e0       	ldi	r24, 0x00	; 0
     490:	08 95       	ret

00000492 <timeBcdToStr>:
     492:	8b 37       	cpi	r24, 0x7B	; 123
     494:	31 f4       	brne	.+12     	; 0x4a2 <timeBcdToStr+0x10>
     496:	ea e4       	ldi	r30, 0x4A	; 74
     498:	f1 e0       	ldi	r31, 0x01	; 1
     49a:	80 e2       	ldi	r24, 0x20	; 32
     49c:	80 83       	st	Z, r24
     49e:	81 83       	std	Z+1, r24	; 0x01
     4a0:	0a c0       	rjmp	.+20     	; 0x4b6 <timeBcdToStr+0x24>
     4a2:	ea e4       	ldi	r30, 0x4A	; 74
     4a4:	f1 e0       	ldi	r31, 0x01	; 1
     4a6:	98 2f       	mov	r25, r24
     4a8:	92 95       	swap	r25
     4aa:	9f 70       	andi	r25, 0x0F	; 15
     4ac:	90 5d       	subi	r25, 0xD0	; 208
     4ae:	90 83       	st	Z, r25
     4b0:	8f 70       	andi	r24, 0x0F	; 15
     4b2:	80 5d       	subi	r24, 0xD0	; 208
     4b4:	81 83       	std	Z+1, r24	; 0x01
     4b6:	ea e4       	ldi	r30, 0x4A	; 74
     4b8:	f1 e0       	ldi	r31, 0x01	; 1
     4ba:	8e e2       	ldi	r24, 0x2E	; 46
     4bc:	82 83       	std	Z+2, r24	; 0x02
     4be:	80 e2       	ldi	r24, 0x20	; 32
     4c0:	83 83       	std	Z+3, r24	; 0x03
     4c2:	6b 37       	cpi	r22, 0x7B	; 123
     4c4:	19 f4       	brne	.+6      	; 0x4cc <timeBcdToStr+0x3a>
     4c6:	84 83       	std	Z+4, r24	; 0x04
     4c8:	85 83       	std	Z+5, r24	; 0x05
     4ca:	0a c0       	rjmp	.+20     	; 0x4e0 <timeBcdToStr+0x4e>
     4cc:	ea e4       	ldi	r30, 0x4A	; 74
     4ce:	f1 e0       	ldi	r31, 0x01	; 1
     4d0:	86 2f       	mov	r24, r22
     4d2:	82 95       	swap	r24
     4d4:	8f 70       	andi	r24, 0x0F	; 15
     4d6:	80 5d       	subi	r24, 0xD0	; 208
     4d8:	84 83       	std	Z+4, r24	; 0x04
     4da:	6f 70       	andi	r22, 0x0F	; 15
     4dc:	60 5d       	subi	r22, 0xD0	; 208
     4de:	65 83       	std	Z+5, r22	; 0x05
     4e0:	ea e4       	ldi	r30, 0x4A	; 74
     4e2:	f1 e0       	ldi	r31, 0x01	; 1
     4e4:	8e e2       	ldi	r24, 0x2E	; 46
     4e6:	86 83       	std	Z+6, r24	; 0x06
     4e8:	80 e2       	ldi	r24, 0x20	; 32
     4ea:	87 83       	std	Z+7, r24	; 0x07
     4ec:	4b 37       	cpi	r20, 0x7B	; 123
     4ee:	19 f4       	brne	.+6      	; 0x4f6 <timeBcdToStr+0x64>
     4f0:	80 87       	std	Z+8, r24	; 0x08
     4f2:	81 87       	std	Z+9, r24	; 0x09
     4f4:	0a c0       	rjmp	.+20     	; 0x50a <timeBcdToStr+0x78>
     4f6:	ea e4       	ldi	r30, 0x4A	; 74
     4f8:	f1 e0       	ldi	r31, 0x01	; 1
     4fa:	84 2f       	mov	r24, r20
     4fc:	82 95       	swap	r24
     4fe:	8f 70       	andi	r24, 0x0F	; 15
     500:	80 5d       	subi	r24, 0xD0	; 208
     502:	80 87       	std	Z+8, r24	; 0x08
     504:	4f 70       	andi	r20, 0x0F	; 15
     506:	40 5d       	subi	r20, 0xD0	; 208
     508:	41 87       	std	Z+9, r20	; 0x09
     50a:	10 92 54 01 	sts	0x0154, r1	; 0x800154 <str+0xa>
     50e:	8a e4       	ldi	r24, 0x4A	; 74
     510:	91 e0       	ldi	r25, 0x01	; 1
     512:	08 95       	ret

00000514 <buildTemperatureString>:
     514:	fc 01       	movw	r30, r24
     516:	66 23       	and	r22, r22
     518:	cc f4       	brge	.+50     	; 0x54c <buildTemperatureString+0x38>
     51a:	61 95       	neg	r22
     51c:	44 23       	and	r20, r20
     51e:	29 f0       	breq	.+10     	; 0x52a <buildTemperatureString+0x16>
     520:	41 30       	cpi	r20, 0x01	; 1
     522:	49 f0       	breq	.+18     	; 0x536 <buildTemperatureString+0x22>
     524:	80 e2       	ldi	r24, 0x20	; 32
     526:	80 83       	st	Z, r24
     528:	16 c0       	rjmp	.+44     	; 0x556 <buildTemperatureString+0x42>
     52a:	8d e2       	ldi	r24, 0x2D	; 45
     52c:	80 83       	st	Z, r24
     52e:	13 c0       	rjmp	.+38     	; 0x556 <buildTemperatureString+0x42>
     530:	80 e6       	ldi	r24, 0x60	; 96
     532:	80 83       	st	Z, r24
     534:	10 c0       	rjmp	.+32     	; 0x556 <buildTemperatureString+0x42>
     536:	8a e5       	ldi	r24, 0x5A	; 90
     538:	01 c0       	rjmp	.+2      	; 0x53c <buildTemperatureString+0x28>
     53a:	80 e0       	ldi	r24, 0x00	; 0
     53c:	8a 35       	cpi	r24, 0x5A	; 90
     53e:	19 f4       	brne	.+6      	; 0x546 <buildTemperatureString+0x32>
     540:	8d e2       	ldi	r24, 0x2D	; 45
     542:	80 83       	st	Z, r24
     544:	08 c0       	rjmp	.+16     	; 0x556 <buildTemperatureString+0x42>
     546:	84 eb       	ldi	r24, 0xB4	; 180
     548:	80 83       	st	Z, r24
     54a:	05 c0       	rjmp	.+10     	; 0x556 <buildTemperatureString+0x42>
     54c:	44 23       	and	r20, r20
     54e:	81 f3       	breq	.-32     	; 0x530 <buildTemperatureString+0x1c>
     550:	41 30       	cpi	r20, 0x01	; 1
     552:	99 f3       	breq	.-26     	; 0x53a <buildTemperatureString+0x26>
     554:	e7 cf       	rjmp	.-50     	; 0x524 <buildTemperatureString+0x10>
     556:	97 e6       	ldi	r25, 0x67	; 103
     558:	69 02       	muls	r22, r25
     55a:	91 2d       	mov	r25, r1
     55c:	11 24       	eor	r1, r1
     55e:	95 95       	asr	r25
     560:	95 95       	asr	r25
     562:	67 fd       	sbrc	r22, 7
     564:	93 95       	inc	r25
     566:	80 e3       	ldi	r24, 0x30	; 48
     568:	89 0f       	add	r24, r25
     56a:	81 83       	std	Z+1, r24	; 0x01
     56c:	99 0f       	add	r25, r25
     56e:	89 2f       	mov	r24, r25
     570:	88 0f       	add	r24, r24
     572:	88 0f       	add	r24, r24
     574:	98 0f       	add	r25, r24
     576:	69 1b       	sub	r22, r25
     578:	60 5d       	subi	r22, 0xD0	; 208
     57a:	62 83       	std	Z+2, r22	; 0x02
     57c:	80 eb       	ldi	r24, 0xB0	; 176
     57e:	83 83       	std	Z+3, r24	; 0x03
     580:	83 e4       	ldi	r24, 0x43	; 67
     582:	84 83       	std	Z+4, r24	; 0x04
     584:	15 82       	std	Z+5, r1	; 0x05
     586:	cf 01       	movw	r24, r30
     588:	08 95       	ret

0000058a <chToRam>:
     58a:	0f 93       	push	r16
     58c:	1f 93       	push	r17
     58e:	cf 93       	push	r28
     590:	c6 2f       	mov	r28, r22
     592:	00 91 65 00 	lds	r16, 0x0065	; 0x800065 <__data_start+0x5>
     596:	10 91 66 00 	lds	r17, 0x0066	; 0x800066 <__data_start+0x6>
     59a:	0e 94 2d 02 	call	0x45a	; 0x45a <getCharMapIndex>
     59e:	e8 2f       	mov	r30, r24
     5a0:	f0 e0       	ldi	r31, 0x00	; 0
     5a2:	ee 0f       	add	r30, r30
     5a4:	ff 1f       	adc	r31, r31
     5a6:	e0 0f       	add	r30, r16
     5a8:	f1 1f       	adc	r31, r17
     5aa:	81 81       	ldd	r24, Z+1	; 0x01
     5ac:	80 95       	com	r24
     5ae:	0e 94 3b 03 	call	0x676	; 0x676 <mcp23017_set_gpa>
     5b2:	8c 2f       	mov	r24, r28
     5b4:	80 95       	com	r24
     5b6:	8f 77       	andi	r24, 0x7F	; 127
     5b8:	0e 94 4a 03 	call	0x694	; 0x694 <mcp23017_set_gpb>
     5bc:	cf 91       	pop	r28
     5be:	1f 91       	pop	r17
     5c0:	0f 91       	pop	r16
     5c2:	08 95       	ret

000005c4 <muxDigits>:

void muxDigits( void )
{
	static uint8_t mux = 0;
	
	if ( mux >= 35 )
     5c4:	e0 91 49 01 	lds	r30, 0x0149	; 0x800149 <mux.2034>
     5c8:	e3 32       	cpi	r30, 0x23	; 35
     5ca:	18 f0       	brcs	.+6      	; 0x5d2 <muxDigits+0xe>
	{
		mux = 0;
     5cc:	10 92 49 01 	sts	0x0149, r1	; 0x800149 <mux.2034>
     5d0:	0d c0       	rjmp	.+26     	; 0x5ec <muxDigits+0x28>
	}
	else
	{
		mux++;
     5d2:	ef 5f       	subi	r30, 0xFF	; 255
     5d4:	e0 93 49 01 	sts	0x0149, r30	; 0x800149 <mux.2034>
	}
	
	switch( mux )
<<<<<<< .mine
     5e0:	8e 2f       	mov	r24, r30
     5e2:	90 e0       	ldi	r25, 0x00	; 0
     5e4:	84 32       	cpi	r24, 0x24	; 36
     5e6:	91 05       	cpc	r25, r1
     5e8:	80 f5       	brcc	.+96     	; 0x64a <muxDigits+0x7e>
     5ea:	fc 01       	movw	r30, r24
     5ec:	e6 5d       	subi	r30, 0xD6	; 214
     5ee:	ff 4f       	sbci	r31, 0xFF	; 255
     5f0:	0c 94 60 0d 	jmp	0x1ac0	; 0x1ac0 <__tablejump2__>
||||||| .r47
     5e0:	8e 2f       	mov	r24, r30
     5e2:	90 e0       	ldi	r25, 0x00	; 0
     5e4:	84 32       	cpi	r24, 0x24	; 36
     5e6:	91 05       	cpc	r25, r1
     5e8:	80 f5       	brcc	.+96     	; 0x64a <muxDigits+0x7e>
     5ea:	fc 01       	movw	r30, r24
     5ec:	e6 5d       	subi	r30, 0xD6	; 214
     5ee:	ff 4f       	sbci	r31, 0xFF	; 255
     5f0:	0c 94 1f 0d 	jmp	0x1a3e	; 0x1a3e <__tablejump2__>
=======
     5d8:	8e 2f       	mov	r24, r30
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	84 32       	cpi	r24, 0x24	; 36
     5de:	91 05       	cpc	r25, r1
     5e0:	80 f5       	brcc	.+96     	; 0x642 <muxDigits+0x7e>
     5e2:	fc 01       	movw	r30, r24
     5e4:	e6 5d       	subi	r30, 0xD6	; 214
     5e6:	ff 4f       	sbci	r31, 0xFF	; 255
     5e8:	0c 94 8b 0d 	jmp	0x1b16	; 0x1b16 <__tablejump2__>
>>>>>>> .r50
	{
		case 0:
		{
			chToRam( disp.dig[0] , DRIVE_dig_1 );
     5ec:	60 e4       	ldi	r22, 0x40	; 64
     5ee:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     5f2:	0e 94 c5 02 	call	0x58a	; 0x58a <chToRam>
		}break;
     5f6:	08 95       	ret
		case 5:
		{
			chToRam( ' ' , ~(DRIVE_dig_1 | DRIVE_dig_2 | DRIVE_dig_3 | DRIVE_dig_4 ) );
     5f8:	67 e8       	ldi	r22, 0x87	; 135
     5fa:	80 e2       	ldi	r24, 0x20	; 32
     5fc:	0e 94 c5 02 	call	0x58a	; 0x58a <chToRam>
		}break;
     600:	08 95       	ret
		case 10:
		{
			chToRam( disp.dig[1] , DRIVE_dig_2 );
     602:	60 e2       	ldi	r22, 0x20	; 32
     604:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <__data_start+0x1>
     608:	0e 94 c5 02 	call	0x58a	; 0x58a <chToRam>
		}break;
     60c:	08 95       	ret
		case 15:
		{
			chToRam( ' ', ~( DRIVE_dig_1 | DRIVE_dig_2 | DRIVE_dig_3 | DRIVE_dig_4 ) );
     60e:	67 e8       	ldi	r22, 0x87	; 135
     610:	80 e2       	ldi	r24, 0x20	; 32
     612:	0e 94 c5 02 	call	0x58a	; 0x58a <chToRam>
		}break;
     616:	08 95       	ret
		case 20:
		{
			chToRam( disp.dig[2] , DRIVE_dig_3 );
     618:	60 e1       	ldi	r22, 0x10	; 16
     61a:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__data_start+0x2>
     61e:	0e 94 c5 02 	call	0x58a	; 0x58a <chToRam>
		}break;
     622:	08 95       	ret
		case 25:
		{
			chToRam( ' ' , ~( DRIVE_dig_1 | DRIVE_dig_2 | DRIVE_dig_3 | DRIVE_dig_4 ) );
     624:	67 e8       	ldi	r22, 0x87	; 135
     626:	80 e2       	ldi	r24, 0x20	; 32
     628:	0e 94 c5 02 	call	0x58a	; 0x58a <chToRam>
		}break;
     62c:	08 95       	ret
		case 30:
		{
			chToRam(disp.dig[3],DRIVE_dig_4);
     62e:	68 e0       	ldi	r22, 0x08	; 8
     630:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <__data_start+0x3>
     634:	0e 94 c5 02 	call	0x58a	; 0x58a <chToRam>
		}break;
     638:	08 95       	ret
		case 35:
		{
			chToRam( ' ' , ~( DRIVE_dig_1 | DRIVE_dig_2 | DRIVE_dig_3 | DRIVE_dig_4 ) );
     63a:	67 e8       	ldi	r22, 0x87	; 135
     63c:	80 e2       	ldi	r24, 0x20	; 32
     63e:	0e 94 c5 02 	call	0x58a	; 0x58a <chToRam>
     642:	08 95       	ret

00000644 <hardware_init>:
#include "hard_def.h"

void hardware_init(void)
{
	/* gpios as output */
	DDR(GLCD_PORT) 	 			|= ((1<<GLCD_CS1_bp) | (1<<GLCD_RES_bp) | (1<<GLCD_A0_bp) | (1<<GLCD_SCL_bp) | (1<<GLCD_DATA_bp));
     644:	8a b3       	in	r24, 0x1a	; 26
     646:	88 6f       	ori	r24, 0xF8	; 248
     648:	8a bb       	out	0x1a, r24	; 26
	DDR(GLCD_LED_PORT) 			|= ((1<<GLCD_LED_BLUE_bp) | (1<<GLCD_LED_GREEN_bp) | (1<<GLCD_LED_RED_bp));
     64a:	84 b3       	in	r24, 0x14	; 20
     64c:	80 6e       	ori	r24, 0xE0	; 224
     64e:	84 bb       	out	0x14, r24	; 20
	DDR(LED_HEARTBEAT_PORT) 	|= ( 1<<LED_HEARTBEAT_bp);
     650:	bf 9a       	sbi	0x17, 7	; 23
	DDR(VIBRATION_MOTOR_PORT)	|= ( 1<<VIBRATION_MOTOR_bp);
     652:	be 9a       	sbi	0x17, 6	; 23
	DDR(SOUND_PORT)				|= ( 1<<SOUND_bp);
     654:	a4 9a       	sbi	0x14, 4	; 20
	DDR(RELAIS_PORT1_PORT)		|= ((RELAIS_1_PORT1) | (RELAIS_2_PORT1) | (RELAIS_3_PORT1) | (RELAIS_4_PORT1) | (RELAIS_5_PORT1) | (RELAIS_6_PORT1));
     656:	81 b3       	in	r24, 0x11	; 17
     658:	8c 6f       	ori	r24, 0xFC	; 252
     65a:	81 bb       	out	0x11, r24	; 17
	DDR(RELAIS_PORT2_PORT)		|= ((RELAIS_7_PORT2) | (RELAIS_8_PORT2));
     65c:	84 b3       	in	r24, 0x14	; 20
     65e:	8c 60       	ori	r24, 0x0C	; 12
     660:	84 bb       	out	0x14, r24	; 20

	SOUND_DDR |= (1<<SOUND_bp);
     662:	a4 9a       	sbi	0x14, 4	; 20
	
	/* gpios as input */
	DDR(SWITCH_PORT)			&= ~((1<<SWITCH_ENTER_bp) | (1<<SWITCH_UP_bp) | (1<<SWITCH_DOWN_bp) | (1<<SWITCH_RETURN_bp));
     664:	87 b3       	in	r24, 0x17	; 23
     666:	80 7f       	andi	r24, 0xF0	; 240
     668:	87 bb       	out	0x17, r24	; 23
	DDR(MEASURE_VCC_PORT) 		&= ~( 1<<MEASURE_VCC_bp);
     66a:	d0 98       	cbi	0x1a, 0	; 26
	DDR(ENC_SWITCH_PORT)  		&= ~( 1<<ENC_SWITCH_bp);
     66c:	ac 98       	cbi	0x15, 4	; 21
	DDR(ENC_PORT)		 		&= ~((1<<ENC_A) | (1<<ENC_B));
     66e:	8a b3       	in	r24, 0x1a	; 26
     670:	89 7f       	andi	r24, 0xF9	; 249
     672:	8a bb       	out	0x1a, r24	; 26
     674:	08 95       	ret

00000676 <mcp23017_set_gpa>:
	mcp23017_set_gpb(0);
	
}

void mcp23017_set_gpa(uint8_t cmd)
{	
     676:	cf 93       	push	r28
     678:	c8 2f       	mov	r28, r24
	i2c_start_wait(MCP23017_ADDR + I2C_WRITE);
     67a:	80 e4       	ldi	r24, 0x40	; 64
     67c:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
	i2c_write(GPIOA);
     680:	82 e1       	ldi	r24, 0x12	; 18
     682:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_write(cmd);
     686:	8c 2f       	mov	r24, r28
     688:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_stop();
     68c:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
};
     690:	cf 91       	pop	r28
     692:	08 95       	ret

00000694 <mcp23017_set_gpb>:

void mcp23017_set_gpb(uint8_t cmd)
{	
     694:	cf 93       	push	r28
     696:	c8 2f       	mov	r28, r24
	i2c_start_wait(MCP23017_ADDR + I2C_WRITE);
     698:	80 e4       	ldi	r24, 0x40	; 64
     69a:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
	i2c_write(GPIOB);
     69e:	83 e1       	ldi	r24, 0x13	; 19
     6a0:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_write(cmd);
     6a4:	8c 2f       	mov	r24, r28
     6a6:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_stop();
     6aa:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
};
     6ae:	cf 91       	pop	r28
     6b0:	08 95       	ret

000006b2 <mcp23017_init>:

static uint8_t cmd = 0;

void mcp23017_init(void)
{
	i2c_start_wait(MCP23017_ADDR + I2C_WRITE);
     6b2:	80 e4       	ldi	r24, 0x40	; 64
     6b4:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
	
	cmd = GPIOS_COMP_AS_OUT; 
     6b8:	10 92 55 01 	sts	0x0155, r1	; 0x800155 <cmd>
	/* set gpios @ outputs */
	i2c_write(IODIRA);
     6bc:	80 e0       	ldi	r24, 0x00	; 0
     6be:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_write(cmd);
     6c2:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <cmd>
     6c6:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_write(IODIRB);
     6ca:	81 e0       	ldi	r24, 0x01	; 1
     6cc:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_write(cmd);
     6d0:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <cmd>
     6d4:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_stop();
     6d8:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
	
	mcp23017_set_gpa(0);
     6dc:	80 e0       	ldi	r24, 0x00	; 0
     6de:	0e 94 3b 03 	call	0x676	; 0x676 <mcp23017_set_gpa>
	mcp23017_set_gpb(0);
     6e2:	80 e0       	ldi	r24, 0x00	; 0
     6e4:	0e 94 4a 03 	call	0x694	; 0x694 <mcp23017_set_gpb>
     6e8:	08 95       	ret

000006ea <rtcBcdToDec>:
void					rtcSetClkOut			( uint8_t frequency )	
{    
	buff[0] = RX8564_CLKOUT_FREQUENCY;
	buff[1] = frequency;
	rtcWrite( buff , sizeof( buff ) );	
}
     6ea:	98 2f       	mov	r25, r24
     6ec:	92 95       	swap	r25
     6ee:	9f 70       	andi	r25, 0x0F	; 15
     6f0:	99 0f       	add	r25, r25
     6f2:	29 2f       	mov	r18, r25
     6f4:	22 0f       	add	r18, r18
     6f6:	22 0f       	add	r18, r18
     6f8:	92 0f       	add	r25, r18
     6fa:	8f 70       	andi	r24, 0x0F	; 15
     6fc:	89 0f       	add	r24, r25
     6fe:	08 95       	ret

00000700 <rtcDecToBcd>:
     700:	9d ec       	ldi	r25, 0xCD	; 205
     702:	89 9f       	mul	r24, r25
     704:	91 2d       	mov	r25, r1
     706:	11 24       	eor	r1, r1
     708:	96 95       	lsr	r25
     70a:	96 95       	lsr	r25
     70c:	96 95       	lsr	r25
     70e:	20 e1       	ldi	r18, 0x10	; 16
     710:	92 9f       	mul	r25, r18
     712:	a0 01       	movw	r20, r0
     714:	11 24       	eor	r1, r1
     716:	99 0f       	add	r25, r25
     718:	29 2f       	mov	r18, r25
     71a:	22 0f       	add	r18, r18
     71c:	22 0f       	add	r18, r18
     71e:	92 0f       	add	r25, r18
     720:	89 1b       	sub	r24, r25
     722:	84 2b       	or	r24, r20
     724:	08 95       	ret

00000726 <rtcSetTime>:
     726:	0f 93       	push	r16
     728:	1f 93       	push	r17
     72a:	cf 93       	push	r28
     72c:	df 93       	push	r29
     72e:	18 2f       	mov	r17, r24
     730:	06 2f       	mov	r16, r22
     732:	84 2f       	mov	r24, r20
     734:	c6 e5       	ldi	r28, 0x56	; 86
     736:	d1 e0       	ldi	r29, 0x01	; 1
     738:	92 e0       	ldi	r25, 0x02	; 2
     73a:	98 83       	st	Y, r25
     73c:	0e 94 80 03 	call	0x700	; 0x700 <rtcDecToBcd>
     740:	89 83       	std	Y+1, r24	; 0x01
     742:	80 2f       	mov	r24, r16
     744:	0e 94 80 03 	call	0x700	; 0x700 <rtcDecToBcd>
     748:	8a 83       	std	Y+2, r24	; 0x02
     74a:	81 2f       	mov	r24, r17
     74c:	0e 94 80 03 	call	0x700	; 0x700 <rtcDecToBcd>
     750:	8b 83       	std	Y+3, r24	; 0x03
     752:	82 ea       	ldi	r24, 0xA2	; 162
     754:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
     758:	01 e6       	ldi	r16, 0x61	; 97
     75a:	11 e0       	ldi	r17, 0x01	; 1
     75c:	89 91       	ld	r24, Y+
     75e:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
     762:	c0 17       	cp	r28, r16
     764:	d1 07       	cpc	r29, r17
     766:	d1 f7       	brne	.-12     	; 0x75c <rtcSetTime+0x36>
     768:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     76c:	df 91       	pop	r29
     76e:	cf 91       	pop	r28
     770:	1f 91       	pop	r17
     772:	0f 91       	pop	r16
     774:	08 95       	ret

00000776 <rtcGetData>:
 
void					rtcGetData				( rx8564_t *buffer )	
{   
     776:	ef 92       	push	r14
     778:	ff 92       	push	r15
     77a:	0f 93       	push	r16
     77c:	1f 93       	push	r17
     77e:	cf 93       	push	r28
     780:	df 93       	push	r29
     782:	8c 01       	movw	r16, r24
	buff[0] = RX8564_SECONDS;
     784:	c6 e5       	ldi	r28, 0x56	; 86
     786:	d1 e0       	ldi	r29, 0x01	; 1
     788:	82 e0       	ldi	r24, 0x02	; 2
     78a:	88 83       	st	Y, r24

#ifdef __AVR__
static inline uint8_t	rtcRead					( uint8_t *buff , uint8_t leng )	
{
	
	if( i2c_start( RX8564_ADDR + I2C_WRITE ) )
     78c:	82 ea       	ldi	r24, 0xA2	; 162
     78e:	0e 94 7a 00 	call	0xf4	; 0xf4 <i2c_start>
		#ifdef _WITH_ERROR_REPORT_
			errorWriteCircular( &err , _ERROR_RTC_I2C_ , ERROR_I2C_NO_ACK );
		#endif
	}
	
	if ( i2c_write( buff[0] ) )// Register Adresse
     792:	88 81       	ld	r24, Y
     794:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
		#ifdef _WITH_ERROR_REPORT_
			errorWriteCircular( &err , _ERROR_RTC_I2C_ , ERROR_I2C_ADDRESS_TX );
		#endif
	}
	
	if ( i2c_rep_start( RX8564_ADDR + I2C_READ ) )
     798:	83 ea       	ldi	r24, 0xA3	; 163
     79a:	0e 94 7e 00 	call	0xfc	; 0xfc <i2c_rep_start>
     79e:	88 23       	and	r24, r24
     7a0:	19 f0       	breq	.+6      	; 0x7a8 <rtcGetData+0x32>
	{
		#ifdef _WITH_ERROR_REPORT_
			errorWriteCircular( &err , _ERROR_RTC_I2C_ , ERROR_I2C_NO_ACK );
		#endif
		
		i2c_stop();
     7a2:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     7a6:	14 c0       	rjmp	.+40     	; 0x7d0 <rtcGetData+0x5a>
     7a8:	c6 e5       	ldi	r28, 0x56	; 86
     7aa:	d1 e0       	ldi	r29, 0x01	; 1
     7ac:	0f 2e       	mov	r0, r31
     7ae:	f1 e6       	ldi	r31, 0x61	; 97
     7b0:	ef 2e       	mov	r14, r31
     7b2:	f1 e0       	ldi	r31, 0x01	; 1
     7b4:	ff 2e       	mov	r15, r31
     7b6:	f0 2d       	mov	r31, r0
			*buff = i2c_readNak();
			return 0;
		}
		else
		{
			*buff++ = i2c_readAck();
     7b8:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     7bc:	89 93       	st	Y+, r24
		i2c_stop();
		
		return 1;
	}
	
	for ( uint8_t i = 0 ; i < leng ; i++ )
     7be:	ce 15       	cp	r28, r14
     7c0:	df 05       	cpc	r29, r15
     7c2:	d1 f7       	brne	.-12     	; 0x7b8 <rtcGetData+0x42>
		{
			*buff++ = i2c_readAck();
		}
	}
	
	*buff = i2c_readNak();
     7c4:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     7c8:	80 93 61 01 	sts	0x0161, r24	; 0x800161 <data.1681>
	
	i2c_stop();
     7cc:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
void					rtcGetData				( rx8564_t *buffer )	
{   
	buff[0] = RX8564_SECONDS;
	rtcRead( buff , sizeof( buff ) );
			
    buffer->second			= buff[0];
     7d0:	e6 e5       	ldi	r30, 0x56	; 86
     7d2:	f1 e0       	ldi	r31, 0x01	; 1
     7d4:	a0 81       	ld	r26, Z
     7d6:	e8 01       	movw	r28, r16
     7d8:	a8 83       	st	Y, r26
    buffer->minute			= buff[1];  
     7da:	71 81       	ldd	r23, Z+1	; 0x01
     7dc:	79 83       	std	Y+1, r23	; 0x01
    buffer->hour			= buff[2];
     7de:	62 81       	ldd	r22, Z+2	; 0x02
     7e0:	6a 83       	std	Y+2, r22	; 0x02
    buffer->day				= buff[3];
     7e2:	53 81       	ldd	r21, Z+3	; 0x03
     7e4:	5c 83       	std	Y+4, r21	; 0x04
    buffer->dayName			= buff[4];
     7e6:	34 81       	ldd	r19, Z+4	; 0x04
     7e8:	3d 83       	std	Y+5, r19	; 0x05
    buffer->month			= buff[5];
     7ea:	45 81       	ldd	r20, Z+5	; 0x05
     7ec:	4b 83       	std	Y+3, r20	; 0x03
    buffer->year			= buff[6];
     7ee:	86 81       	ldd	r24, Z+6	; 0x06
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	9f 83       	std	Y+7, r25	; 0x07
     7f4:	8e 83       	std	Y+6, r24	; 0x06
    buffer->alrt_minute		= buff[7];
     7f6:	27 81       	ldd	r18, Z+7	; 0x07
     7f8:	28 87       	std	Y+8, r18	; 0x08
    buffer->alrt_hour		= buff[8];
     7fa:	90 85       	ldd	r25, Z+8	; 0x08
     7fc:	99 87       	std	Y+9, r25	; 0x09
    buffer->alrt_day		= buff[9];
     7fe:	81 85       	ldd	r24, Z+9	; 0x09
     800:	8a 87       	std	Y+10, r24	; 0x0a
    buffer->alrt_dayName	= buff[10];
     802:	e2 85       	ldd	r30, Z+10	; 0x0a

 
    buffer->second			&= 0x7F;
     804:	af 77       	andi	r26, 0x7F	; 127
     806:	a8 83       	st	Y, r26
    buffer->minute			&= 0x7F;
     808:	7f 77       	andi	r23, 0x7F	; 127
     80a:	79 83       	std	Y+1, r23	; 0x01
    buffer->hour			&= 0x3F;
     80c:	6f 73       	andi	r22, 0x3F	; 63
     80e:	6a 83       	std	Y+2, r22	; 0x02
          
    buffer->day				&= 0x3F;
     810:	5f 73       	andi	r21, 0x3F	; 63
     812:	5c 83       	std	Y+4, r21	; 0x04
    buffer->month			&= 0x1F;
     814:	4f 71       	andi	r20, 0x1F	; 31
     816:	4b 83       	std	Y+3, r20	; 0x03
    buffer->dayName			&= 0x07;
     818:	37 70       	andi	r19, 0x07	; 7
     81a:	3d 83       	std	Y+5, r19	; 0x05
     
    buffer->alrt_minute		&= 0x7F;
     81c:	2f 77       	andi	r18, 0x7F	; 127
     81e:	28 87       	std	Y+8, r18	; 0x08
    buffer->alrt_hour		&= 0x7F;
     820:	9f 77       	andi	r25, 0x7F	; 127
     822:	99 87       	std	Y+9, r25	; 0x09
    buffer->alrt_day		&= 0x7F;
     824:	8f 77       	andi	r24, 0x7F	; 127
     826:	8a 87       	std	Y+10, r24	; 0x0a
    buffer->alrt_dayName	&= 0x7F;
     828:	8e 2f       	mov	r24, r30
     82a:	8f 77       	andi	r24, 0x7F	; 127
     82c:	8b 87       	std	Y+11, r24	; 0x0b
}
     82e:	df 91       	pop	r29
     830:	cf 91       	pop	r28
     832:	1f 91       	pop	r17
     834:	0f 91       	pop	r16
     836:	ff 90       	pop	r15
     838:	ef 90       	pop	r14
     83a:	08 95       	ret

0000083c <sts3xCalc>:
	i2c_stop();
}

int16_t		sts3xCalc		(uint16_t temp)
{	
	double stemp=temp;
<<<<<<< .mine
     844:	bc 01       	movw	r22, r24
     846:	80 e0       	ldi	r24, 0x00	; 0
     848:	90 e0       	ldi	r25, 0x00	; 0
     84a:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <__floatunsisf>
||||||| .r47
     844:	bc 01       	movw	r22, r24
     846:	80 e0       	ldi	r24, 0x00	; 0
     848:	90 e0       	ldi	r25, 0x00	; 0
     84a:	0e 94 10 0c 	call	0x1820	; 0x1820 <__floatunsisf>
=======
     83c:	bc 01       	movw	r22, r24
     83e:	80 e0       	ldi	r24, 0x00	; 0
     840:	90 e0       	ldi	r25, 0x00	; 0
     842:	0e 94 7c 0c 	call	0x18f8	; 0x18f8 <__floatunsisf>
>>>>>>> .r50
	stemp *= 175;
<<<<<<< .mine
     84e:	20 e0       	ldi	r18, 0x00	; 0
     850:	30 e0       	ldi	r19, 0x00	; 0
     852:	4f e2       	ldi	r20, 0x2F	; 47
     854:	53 e4       	ldi	r21, 0x43	; 67
     856:	0e 94 df 0c 	call	0x19be	; 0x19be <__mulsf3>
||||||| .r47
     84e:	20 e0       	ldi	r18, 0x00	; 0
     850:	30 e0       	ldi	r19, 0x00	; 0
     852:	4f e2       	ldi	r20, 0x2F	; 47
     854:	53 e4       	ldi	r21, 0x43	; 67
     856:	0e 94 9e 0c 	call	0x193c	; 0x193c <__mulsf3>
=======
     846:	20 e0       	ldi	r18, 0x00	; 0
     848:	30 e0       	ldi	r19, 0x00	; 0
     84a:	4f e2       	ldi	r20, 0x2F	; 47
     84c:	53 e4       	ldi	r21, 0x43	; 67
     84e:	0e 94 0a 0d 	call	0x1a14	; 0x1a14 <__mulsf3>
>>>>>>> .r50
	stemp /= 0xffff;
<<<<<<< .mine
     85a:	20 e0       	ldi	r18, 0x00	; 0
     85c:	3f ef       	ldi	r19, 0xFF	; 255
     85e:	4f e7       	ldi	r20, 0x7F	; 127
     860:	57 e4       	ldi	r21, 0x47	; 71
     862:	0e 94 a9 0b 	call	0x1752	; 0x1752 <__divsf3>
||||||| .r47
     85a:	20 e0       	ldi	r18, 0x00	; 0
     85c:	3f ef       	ldi	r19, 0xFF	; 255
     85e:	4f e7       	ldi	r20, 0x7F	; 127
     860:	57 e4       	ldi	r21, 0x47	; 71
     862:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__divsf3>
=======
     852:	20 e0       	ldi	r18, 0x00	; 0
     854:	3f ef       	ldi	r19, 0xFF	; 255
     856:	4f e7       	ldi	r20, 0x7F	; 127
     858:	57 e4       	ldi	r21, 0x47	; 71
     85a:	0e 94 d4 0b 	call	0x17a8	; 0x17a8 <__divsf3>
>>>>>>> .r50
	stemp = -45 + stemp;
	
	return (int16_t)stemp;
<<<<<<< .mine
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	44 e3       	ldi	r20, 0x34	; 52
     86c:	52 e4       	ldi	r21, 0x42	; 66
     86e:	0e 94 3c 0b 	call	0x1678	; 0x1678 <__subsf3>
     872:	0e 94 1b 0c 	call	0x1836	; 0x1836 <__fixsfsi>
||||||| .r47
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	44 e3       	ldi	r20, 0x34	; 52
     86c:	52 e4       	ldi	r21, 0x42	; 66
     86e:	0e 94 fb 0a 	call	0x15f6	; 0x15f6 <__subsf3>
     872:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <__fixsfsi>
=======
     85e:	20 e0       	ldi	r18, 0x00	; 0
     860:	30 e0       	ldi	r19, 0x00	; 0
     862:	44 e3       	ldi	r20, 0x34	; 52
     864:	52 e4       	ldi	r21, 0x42	; 66
     866:	0e 94 67 0b 	call	0x16ce	; 0x16ce <__subsf3>
     86a:	0e 94 46 0c 	call	0x188c	; 0x188c <__fixsfsi>
>>>>>>> .r50
}
     86e:	cb 01       	movw	r24, r22
     870:	08 95       	ret

00000872 <sts3xRead>:

uint16_t	sts3xRead		(void)
{
     872:	cf 93       	push	r28
     874:	df 93       	push	r29
	static uint8_t read[STS3X_NUM_OF_BYTES] = "";
	
	/*
	*	Alle Status Bits reseten..
	*/
	sts3x.state = 0;
     876:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <sts3x>
	
	i2c_start_wait( STS3x_ADDR + I2C_READ );
     87a:	85 e9       	ldi	r24, 0x95	; 149
     87c:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
	read[STS3X_MSB] = i2c_readAck();
     880:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     884:	c2 e6       	ldi	r28, 0x62	; 98
     886:	d1 e0       	ldi	r29, 0x01	; 1
     888:	88 83       	st	Y, r24
	read[STS3X_LSB] = i2c_readAck();
     88a:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     88e:	89 83       	std	Y+1, r24	; 0x01
	read[STS3X_CRC] = i2c_readNak();
     890:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     894:	8a 83       	std	Y+2, r24	; 0x02

	i2c_stop();
     896:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
static inline uint8_t cmdCrc8CCITTUpdate ( uint8_t inCrc , uint8_t *inData )
{
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
     89a:	88 81       	ld	r24, Y
     89c:	80 95       	com	r24
     89e:	98 e0       	ldi	r25, 0x08	; 8
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
		{
			data <<= 1;
			data ^= 0x31;
     8a0:	21 e3       	ldi	r18, 0x31	; 49
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
     8a2:	88 23       	and	r24, r24
     8a4:	1c f4       	brge	.+6      	; 0x8ac <sts3xRead+0x3a>
		{
			data <<= 1;
			data ^= 0x31;
     8a6:	88 0f       	add	r24, r24
     8a8:	82 27       	eor	r24, r18
     8aa:	01 c0       	rjmp	.+2      	; 0x8ae <sts3xRead+0x3c>
		}
		else
		{
			data <<= 1;
     8ac:	88 0f       	add	r24, r24
     8ae:	91 50       	subi	r25, 0x01	; 1
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
     8b0:	c1 f7       	brne	.-16     	; 0x8a2 <sts3xRead+0x30>
static inline uint8_t cmdCrc8CCITTUpdate ( uint8_t inCrc , uint8_t *inData )
{
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
     8b2:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <read.1695+0x1>
     8b6:	89 27       	eor	r24, r25
     8b8:	98 e0       	ldi	r25, 0x08	; 8
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
		{
			data <<= 1;
			data ^= 0x31;
     8ba:	21 e3       	ldi	r18, 0x31	; 49
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
	{
		if ( ( data & 0x80 ) != 0 )
     8bc:	88 23       	and	r24, r24
     8be:	1c f4       	brge	.+6      	; 0x8c6 <sts3xRead+0x54>
		{
			data <<= 1;
			data ^= 0x31;
     8c0:	88 0f       	add	r24, r24
     8c2:	82 27       	eor	r24, r18
     8c4:	01 c0       	rjmp	.+2      	; 0x8c8 <sts3xRead+0x56>
		}
		else
		{
			data <<= 1;
     8c6:	88 0f       	add	r24, r24
     8c8:	91 50       	subi	r25, 0x01	; 1
	uint8_t   i = 0;
	static uint8_t data = 0;
	
	data = ( inCrc ^ ( *inData ) );
	
	for ( i = 0; i < 8; i++ )
     8ca:	c1 f7       	brne	.-16     	; 0x8bc <sts3xRead+0x4a>
     8cc:	80 93 61 01 	sts	0x0161, r24	; 0x800161 <data.1681>
	crc = cmdCrc8CCITTUpdate(crc,&read[STS3X_LSB]);

	/* 
	* Generierten CRC mit empfangenen überprüfen 
	*/
	if ( crc == read[STS3X_CRC] )
     8d0:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <read.1695+0x2>
     8d4:	98 13       	cpse	r25, r24
     8d6:	09 c0       	rjmp	.+18     	; 0x8ea <sts3xRead+0x78>
	{
		return (uint16_t)read[STS3X_MSB] << 8 | read[STS3X_LSB];
     8d8:	e2 e6       	ldi	r30, 0x62	; 98
     8da:	f1 e0       	ldi	r31, 0x01	; 1
     8dc:	80 81       	ld	r24, Z
     8de:	90 e0       	ldi	r25, 0x00	; 0
     8e0:	98 2f       	mov	r25, r24
     8e2:	88 27       	eor	r24, r24
     8e4:	21 81       	ldd	r18, Z+1	; 0x01
     8e6:	82 2b       	or	r24, r18
     8e8:	07 c0       	rjmp	.+14     	; 0x8f8 <sts3xRead+0x86>
	else
	{
		/*
		*	CRC Error
		*/
		sts3x.state |= STS3X_CRC_ERR;		
     8ea:	e7 e6       	ldi	r30, 0x67	; 103
     8ec:	f0 e0       	ldi	r31, 0x00	; 0
     8ee:	80 81       	ld	r24, Z
     8f0:	82 60       	ori	r24, 0x02	; 2
     8f2:	80 83       	st	Z, r24
	
	/*
	*	Schlägt eine Messung fehl oder CRC passt nicht
	*	wird der Wert für "0 °C" zurück gegeben
	*/
	return 1700;
     8f4:	84 ea       	ldi	r24, 0xA4	; 164
     8f6:	96 e0       	ldi	r25, 0x06	; 6
}
     8f8:	df 91       	pop	r29
     8fa:	cf 91       	pop	r28
     8fc:	08 95       	ret

000008fe <sts3xGetTemp>:
	/*
	*	Sollte ein Checksummenfehler auftreten,
	*	so wird der zuletzt gemessene Wert zurück gegeben
	*/
	
	sts3x.actual = sts3xCalc( sts3xRead() );
     8fe:	0e 94 39 04 	call	0x872	; 0x872 <sts3xRead>
     902:	0e 94 1e 04 	call	0x83c	; 0x83c <sts3xCalc>
     906:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <sts3x+0x2>
	
	return (sts3x.actual);
}
     90a:	08 95       	ret

0000090c <sts3xReset>:

void		sts3xReset		(void)
{
	i2c_start_wait( STS3x_ADDR + I2C_WRITE );
     90c:	84 e9       	ldi	r24, 0x94	; 148
     90e:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
	i2c_write( 0xA2 );
     912:	82 ea       	ldi	r24, 0xA2	; 162
     914:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_write( 0x30 );
     918:	80 e3       	ldi	r24, 0x30	; 48
     91a:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_stop();
     91e:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     922:	08 95       	ret

00000924 <sts3xInit>:
}


void		sts3xInit		(void)
{
	sts3xReset();
     924:	0e 94 86 04 	call	0x90c	; 0x90c <sts3xReset>
	
	i2c_start_wait( STS3x_ADDR + I2C_WRITE );
     928:	84 e9       	ldi	r24, 0x94	; 148
     92a:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
	
	i2c_write( periodic_measure_commands_hpm[4][0] );
     92e:	87 e2       	ldi	r24, 0x27	; 39
     930:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	i2c_write( periodic_measure_commands_hpm[4][1] );
     934:	87 e3       	ldi	r24, 0x37	; 55
     936:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>

 	i2c_write( STS3x_FETCH_DATA_MSB );
     93a:	80 ee       	ldi	r24, 0xE0	; 224
     93c:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
 	i2c_write( STS3x_FETCH_DATA_LSB );	
     940:	80 e0       	ldi	r24, 0x00	; 0
     942:	0e 94 9a 00 	call	0x134	; 0x134 <i2c_write>
	 
	i2c_stop();
     946:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     94a:	08 95       	ret

0000094c <RingBufferInit>:
	}
	
	BurstInfo.Status = BUFFER_OK;
	
	return BurstInfo;
}
<<<<<<< .mine
     954:	fc 01       	movw	r30, r24
     956:	71 83       	std	Z+1, r23	; 0x01
     958:	60 83       	st	Z, r22
     95a:	41 50       	subi	r20, 0x01	; 1
     95c:	51 09       	sbc	r21, r1
     95e:	53 83       	std	Z+3, r21	; 0x03
     960:	42 83       	std	Z+2, r20	; 0x02
     962:	15 82       	std	Z+5, r1	; 0x05
     964:	14 82       	std	Z+4, r1	; 0x04
     966:	17 82       	std	Z+7, r1	; 0x07
     968:	16 82       	std	Z+6, r1	; 0x06
     96a:	08 95       	ret
||||||| .r47
     954:	fc 01       	movw	r30, r24
     956:	71 83       	std	Z+1, r23	; 0x01
     958:	60 83       	st	Z, r22
     95a:	41 50       	subi	r20, 0x01	; 1
     95c:	42 83       	std	Z+2, r20	; 0x02
     95e:	13 82       	std	Z+3, r1	; 0x03
     960:	14 82       	std	Z+4, r1	; 0x04
     962:	08 95       	ret
=======
     94c:	fc 01       	movw	r30, r24
     94e:	71 83       	std	Z+1, r23	; 0x01
     950:	60 83       	st	Z, r22
     952:	41 50       	subi	r20, 0x01	; 1
     954:	42 83       	std	Z+2, r20	; 0x02
     956:	13 82       	std	Z+3, r1	; 0x03
     958:	14 82       	std	Z+4, r1	; 0x04
     95a:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
0000096c <RingBufferWrite>:
     96c:	fc 01       	movw	r30, r24
     96e:	46 2f       	mov	r20, r22
     970:	84 81       	ldd	r24, Z+4	; 0x04
     972:	95 81       	ldd	r25, Z+5	; 0x05
     974:	62 81       	ldd	r22, Z+2	; 0x02
     976:	73 81       	ldd	r23, Z+3	; 0x03
     978:	01 96       	adiw	r24, 0x01	; 1
     97a:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <__udivmodhi4>
     97e:	99 27       	eor	r25, r25
     980:	26 81       	ldd	r18, Z+6	; 0x06
     982:	37 81       	ldd	r19, Z+7	; 0x07
     984:	28 17       	cp	r18, r24
     986:	39 07       	cpc	r19, r25
     988:	21 f4       	brne	.+8      	; 0x992 <RingBufferWrite+0x26>
     98a:	81 e0       	ldi	r24, 0x01	; 1
     98c:	80 87       	std	Z+8, r24	; 0x08
||||||| .r47
00000964 <RingBufferWrite>:


enum RingBufferStatus RingBufferWrite(volatile RingBuffer_t *RingBuff , uint8_t Byte )
{
     964:	fc 01       	movw	r30, r24
     966:	26 2f       	mov	r18, r22
	uint8_t NextIndex = (((RingBuff->NewestIndex)+1) % RingBuff->BufferSize);
     968:	83 81       	ldd	r24, Z+3	; 0x03
     96a:	62 81       	ldd	r22, Z+2	; 0x02
     96c:	90 e0       	ldi	r25, 0x00	; 0
     96e:	01 96       	adiw	r24, 0x01	; 1
     970:	70 e0       	ldi	r23, 0x00	; 0
     972:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <__divmodhi4>
	
	if (NextIndex == RingBuff->OldestIndex)
     976:	94 81       	ldd	r25, Z+4	; 0x04
     978:	98 17       	cp	r25, r24
     97a:	49 f0       	breq	.+18     	; 0x98e <RingBufferWrite+0x2a>
	{
		return BUFFER_FULL;
	}
	
	RingBuff->BufferPtr[RingBuff->NewestIndex] = Byte;
     97c:	a0 81       	ld	r26, Z
     97e:	b1 81       	ldd	r27, Z+1	; 0x01
     980:	93 81       	ldd	r25, Z+3	; 0x03
     982:	a9 0f       	add	r26, r25
     984:	b1 1d       	adc	r27, r1
     986:	2c 93       	st	X, r18
	
	RingBuff->NewestIndex = NextIndex;
     988:	83 83       	std	Z+3, r24	; 0x03
	
	return BUFFER_OK;
     98a:	80 e0       	ldi	r24, 0x00	; 0
     98c:	08 95       	ret
{
	uint8_t NextIndex = (((RingBuff->NewestIndex)+1) % RingBuff->BufferSize);
	
	if (NextIndex == RingBuff->OldestIndex)
	{
		return BUFFER_FULL;
=======
0000095c <RingBufferWrite>:


enum RingBufferStatus RingBufferWrite(volatile RingBuffer_t *RingBuff , uint8_t Byte )
{
     95c:	fc 01       	movw	r30, r24
     95e:	26 2f       	mov	r18, r22
	uint8_t NextIndex = (((RingBuff->NewestIndex)+1) % RingBuff->BufferSize);
     960:	83 81       	ldd	r24, Z+3	; 0x03
     962:	62 81       	ldd	r22, Z+2	; 0x02
     964:	90 e0       	ldi	r25, 0x00	; 0
     966:	01 96       	adiw	r24, 0x01	; 1
     968:	70 e0       	ldi	r23, 0x00	; 0
     96a:	0e 94 77 0d 	call	0x1aee	; 0x1aee <__divmodhi4>
	
	if (NextIndex == RingBuff->OldestIndex)
     96e:	94 81       	ldd	r25, Z+4	; 0x04
     970:	98 17       	cp	r25, r24
     972:	49 f0       	breq	.+18     	; 0x986 <RingBufferWrite+0x2a>
	{
		return BUFFER_FULL;
	}
	
	RingBuff->BufferPtr[RingBuff->NewestIndex] = Byte;
     974:	a0 81       	ld	r26, Z
     976:	b1 81       	ldd	r27, Z+1	; 0x01
     978:	93 81       	ldd	r25, Z+3	; 0x03
     97a:	a9 0f       	add	r26, r25
     97c:	b1 1d       	adc	r27, r1
     97e:	2c 93       	st	X, r18
	
	RingBuff->NewestIndex = NextIndex;
     980:	83 83       	std	Z+3, r24	; 0x03
	
	return BUFFER_OK;
     982:	80 e0       	ldi	r24, 0x00	; 0
     984:	08 95       	ret
{
	uint8_t NextIndex = (((RingBuff->NewestIndex)+1) % RingBuff->BufferSize);
	
	if (NextIndex == RingBuff->OldestIndex)
	{
		return BUFFER_FULL;
>>>>>>> .r50
     986:	82 e0       	ldi	r24, 0x02	; 2
     988:	08 95       	ret
     992:	a0 81       	ld	r26, Z
     994:	b1 81       	ldd	r27, Z+1	; 0x01
     996:	24 81       	ldd	r18, Z+4	; 0x04
     998:	35 81       	ldd	r19, Z+5	; 0x05
     99a:	a2 0f       	add	r26, r18
     99c:	b3 1f       	adc	r27, r19
     99e:	4c 93       	st	X, r20
     9a0:	95 83       	std	Z+5, r25	; 0x05
     9a2:	84 83       	std	Z+4, r24	; 0x04
     9a4:	80 e0       	ldi	r24, 0x00	; 0
     9a6:	08 95       	ret

<<<<<<< .mine
000009a8 <RingBufferRead>:
     9a8:	fc 01       	movw	r30, r24
     9aa:	24 81       	ldd	r18, Z+4	; 0x04
     9ac:	35 81       	ldd	r19, Z+5	; 0x05
     9ae:	86 81       	ldd	r24, Z+6	; 0x06
     9b0:	97 81       	ldd	r25, Z+7	; 0x07
     9b2:	28 17       	cp	r18, r24
     9b4:	39 07       	cpc	r19, r25
     9b6:	19 f4       	brne	.+6      	; 0x9be <RingBufferRead+0x16>
     9b8:	10 86       	std	Z+8, r1	; 0x08
     9ba:	81 e0       	ldi	r24, 0x01	; 1
     9bc:	08 95       	ret
     9be:	a0 81       	ld	r26, Z
     9c0:	b1 81       	ldd	r27, Z+1	; 0x01
     9c2:	86 81       	ldd	r24, Z+6	; 0x06
     9c4:	97 81       	ldd	r25, Z+7	; 0x07
     9c6:	a8 0f       	add	r26, r24
     9c8:	b9 1f       	adc	r27, r25
     9ca:	8c 91       	ld	r24, X
     9cc:	db 01       	movw	r26, r22
     9ce:	8c 93       	st	X, r24
     9d0:	86 81       	ldd	r24, Z+6	; 0x06
     9d2:	97 81       	ldd	r25, Z+7	; 0x07
     9d4:	62 81       	ldd	r22, Z+2	; 0x02
     9d6:	73 81       	ldd	r23, Z+3	; 0x03
     9d8:	01 96       	adiw	r24, 0x01	; 1
     9da:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <__udivmodhi4>
     9de:	97 83       	std	Z+7, r25	; 0x07
     9e0:	86 83       	std	Z+6, r24	; 0x06
     9e2:	10 86       	std	Z+8, r1	; 0x08
     9e4:	80 e0       	ldi	r24, 0x00	; 0
     9e6:	08 95       	ret
||||||| .r47
00000992 <RingBufferRead>:
=======
0000098a <RingBufferRead>:
>>>>>>> .r50

000009e8 <RingBufferWriteBusy>:

enum RingBufferStatus RingBufferWriteBusy( volatile RingBuffer_t *RingBuff , uint8_t Byte )
{
<<<<<<< .mine
     9e8:	0f 93       	push	r16
     9ea:	1f 93       	push	r17
     9ec:	cf 93       	push	r28
     9ee:	8c 01       	movw	r16, r24
     9f0:	c6 2f       	mov	r28, r22
||||||| .r47
     992:	fc 01       	movw	r30, r24
	if (RingBuff->NewestIndex == RingBuff->OldestIndex)
     994:	93 81       	ldd	r25, Z+3	; 0x03
     996:	84 81       	ldd	r24, Z+4	; 0x04
     998:	98 17       	cp	r25, r24
     99a:	91 f0       	breq	.+36     	; 0x9c0 <RingBufferRead+0x2e>
	{
		return BUFFER_EMPTY;
	}
=======
     98a:	fc 01       	movw	r30, r24
	if (RingBuff->NewestIndex == RingBuff->OldestIndex)
     98c:	93 81       	ldd	r25, Z+3	; 0x03
     98e:	84 81       	ldd	r24, Z+4	; 0x04
     990:	98 17       	cp	r25, r24
     992:	91 f0       	breq	.+36     	; 0x9b8 <RingBufferRead+0x2e>
	{
		return BUFFER_EMPTY;
	}
>>>>>>> .r50
	
<<<<<<< .mine
	uint32_t Timeout = WRITE_TIMEOUT;
||||||| .r47
	*Byte = RingBuff->BufferPtr[RingBuff->OldestIndex];
     99c:	a0 81       	ld	r26, Z
     99e:	b1 81       	ldd	r27, Z+1	; 0x01
     9a0:	84 81       	ldd	r24, Z+4	; 0x04
     9a2:	a8 0f       	add	r26, r24
     9a4:	b1 1d       	adc	r27, r1
     9a6:	8c 91       	ld	r24, X
     9a8:	db 01       	movw	r26, r22
     9aa:	8c 93       	st	X, r24
=======
	*Byte = RingBuff->BufferPtr[RingBuff->OldestIndex];
     994:	a0 81       	ld	r26, Z
     996:	b1 81       	ldd	r27, Z+1	; 0x01
     998:	84 81       	ldd	r24, Z+4	; 0x04
     99a:	a8 0f       	add	r26, r24
     99c:	b1 1d       	adc	r27, r1
     99e:	8c 91       	ld	r24, X
     9a0:	db 01       	movw	r26, r22
     9a2:	8c 93       	st	X, r24
>>>>>>> .r50
	
<<<<<<< .mine
	do 
||||||| .r47
	RingBuff->OldestIndex = ((RingBuff->OldestIndex+1) % RingBuff->BufferSize);
     9ac:	84 81       	ldd	r24, Z+4	; 0x04
     9ae:	62 81       	ldd	r22, Z+2	; 0x02
     9b0:	90 e0       	ldi	r25, 0x00	; 0
     9b2:	01 96       	adiw	r24, 0x01	; 1
     9b4:	70 e0       	ldi	r23, 0x00	; 0
     9b6:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <__divmodhi4>
     9ba:	84 83       	std	Z+4, r24	; 0x04
	
	return BUFFER_OK;
     9bc:	80 e0       	ldi	r24, 0x00	; 0
     9be:	08 95       	ret

enum RingBufferStatus RingBufferRead(volatile RingBuffer_t *RingBuff , uint8_t *Byte)
{
	if (RingBuff->NewestIndex == RingBuff->OldestIndex)
=======
	RingBuff->OldestIndex = ((RingBuff->OldestIndex+1) % RingBuff->BufferSize);
     9a4:	84 81       	ldd	r24, Z+4	; 0x04
     9a6:	62 81       	ldd	r22, Z+2	; 0x02
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	01 96       	adiw	r24, 0x01	; 1
     9ac:	70 e0       	ldi	r23, 0x00	; 0
     9ae:	0e 94 77 0d 	call	0x1aee	; 0x1aee <__divmodhi4>
     9b2:	84 83       	std	Z+4, r24	; 0x04
	
	return BUFFER_OK;
     9b4:	80 e0       	ldi	r24, 0x00	; 0
     9b6:	08 95       	ret

enum RingBufferStatus RingBufferRead(volatile RingBuffer_t *RingBuff , uint8_t *Byte)
{
	if (RingBuff->NewestIndex == RingBuff->OldestIndex)
>>>>>>> .r50
	{
<<<<<<< .mine
		StatusWriteBusy = RingBufferWrite( RingBuff , Byte );
     9f2:	6c 2f       	mov	r22, r28
     9f4:	c8 01       	movw	r24, r16
     9f6:	0e 94 b6 04 	call	0x96c	; 0x96c <RingBufferWrite>
	} while (StatusWriteBusy!=BUFFER_OK&&Timeout>0);
     9fa:	81 11       	cpse	r24, r1
     9fc:	fa cf       	rjmp	.-12     	; 0x9f2 <RingBufferWriteBusy+0xa>
	if (Timeout == 0){
		StatusWriteBusy = BUFFER_TIMEOUT;
	}
||||||| .r47
		return BUFFER_EMPTY;
     9c0:	81 e0       	ldi	r24, 0x01	; 1
	*Byte = RingBuff->BufferPtr[RingBuff->OldestIndex];
=======
		return BUFFER_EMPTY;
     9b8:	81 e0       	ldi	r24, 0x01	; 1
	*Byte = RingBuff->BufferPtr[RingBuff->OldestIndex];
>>>>>>> .r50
	
<<<<<<< .mine
	return StatusWriteBusy;
     9fe:	cf 91       	pop	r28
     a00:	1f 91       	pop	r17
     a02:	0f 91       	pop	r16
     a04:	08 95       	ret
||||||| .r47
	RingBuff->OldestIndex = ((RingBuff->OldestIndex+1) % RingBuff->BufferSize);
	
	return BUFFER_OK;
}
     9c2:	08 95       	ret
=======
	RingBuff->OldestIndex = ((RingBuff->OldestIndex+1) % RingBuff->BufferSize);
	
	return BUFFER_OK;
}
     9ba:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000a06 <tmp102Read>:
||||||| .r47
000009c4 <tmp102Read>:
=======
000009bc <tmp102Read>:
>>>>>>> .r50
	
	return (int16_t)stemp;
}

int16_t tmp102Read		( void )
{
<<<<<<< .mine
     a06:	cf 93       	push	r28
     a08:	df 93       	push	r29
||||||| .r47
     9c4:	cf 93       	push	r28
     9c6:	df 93       	push	r29
=======
     9bc:	cf 93       	push	r28
     9be:	df 93       	push	r29
>>>>>>> .r50
	uint8_t tmp[] = { 0 , 0 };
	
	i2c_start_wait( TMP102_ADDR+I2C_READ );
<<<<<<< .mine
     a0a:	83 e9       	ldi	r24, 0x93	; 147
     a0c:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
||||||| .r47
     9c8:	83 e9       	ldi	r24, 0x93	; 147
     9ca:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
=======
     9c0:	83 e9       	ldi	r24, 0x93	; 147
     9c2:	0e 94 88 00 	call	0x110	; 0x110 <i2c_start_wait>
>>>>>>> .r50
	tmp[TMP102_MSB] = i2c_readAck();
<<<<<<< .mine
     a10:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     a14:	d8 2f       	mov	r29, r24
||||||| .r47
     9ce:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     9d2:	d8 2f       	mov	r29, r24
=======
     9c6:	0e 94 b8 00 	call	0x170	; 0x170 <i2c_readAck>
     9ca:	d8 2f       	mov	r29, r24
>>>>>>> .r50
	tmp[TMP102_LSB] = i2c_readNak();
<<<<<<< .mine
     a16:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     a1a:	c8 2f       	mov	r28, r24
||||||| .r47
     9d4:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     9d8:	c8 2f       	mov	r28, r24
=======
     9cc:	0e 94 b6 00 	call	0x16c	; 0x16c <i2c_readNak>
     9d0:	c8 2f       	mov	r28, r24
>>>>>>> .r50
	i2c_stop();
<<<<<<< .mine
     a1c:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     a20:	8c 2f       	mov	r24, r28
     a22:	90 e0       	ldi	r25, 0x00	; 0
     a24:	9d 2b       	or	r25, r29
||||||| .r47
     9da:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     9de:	8c 2f       	mov	r24, r28
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	9d 2b       	or	r25, r29
=======
     9d2:	0e 94 92 00 	call	0x124	; 0x124 <i2c_stop>
     9d6:	8c 2f       	mov	r24, r28
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	9d 2b       	or	r25, r29
>>>>>>> .r50
	{
		return ( (uint16_t)tmp[TMP102_MSB] << 8 | tmp[TMP102_LSB] ) >> 4;
	}
	
	return 0;
}
<<<<<<< .mine
     a26:	92 95       	swap	r25
     a28:	82 95       	swap	r24
     a2a:	8f 70       	andi	r24, 0x0F	; 15
     a2c:	89 27       	eor	r24, r25
     a2e:	9f 70       	andi	r25, 0x0F	; 15
     a30:	89 27       	eor	r24, r25
     a32:	df 91       	pop	r29
     a34:	cf 91       	pop	r28
     a36:	08 95       	ret
||||||| .r47
     9e4:	92 95       	swap	r25
     9e6:	82 95       	swap	r24
     9e8:	8f 70       	andi	r24, 0x0F	; 15
     9ea:	89 27       	eor	r24, r25
     9ec:	9f 70       	andi	r25, 0x0F	; 15
     9ee:	89 27       	eor	r24, r25
     9f0:	df 91       	pop	r29
     9f2:	cf 91       	pop	r28
     9f4:	08 95       	ret
=======
     9dc:	92 95       	swap	r25
     9de:	82 95       	swap	r24
     9e0:	8f 70       	andi	r24, 0x0F	; 15
     9e2:	89 27       	eor	r24, r25
     9e4:	9f 70       	andi	r25, 0x0F	; 15
     9e6:	89 27       	eor	r24, r25
     9e8:	df 91       	pop	r29
     9ea:	cf 91       	pop	r28
     9ec:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000a38 <tmp102GetTemp>:
||||||| .r47
000009f6 <tmp102GetTemp>:
=======
000009ee <tmp102GetTemp>:
>>>>>>> .r50

int8_t tmp102GetTemp	( void )
{
	return tmp102Calc( tmp102Read() );
<<<<<<< .mine
     a38:	0e 94 03 05 	call	0xa06	; 0xa06 <tmp102Read>
||||||| .r47
     9f6:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <tmp102Read>
=======
     9ee:	0e 94 de 04 	call	0x9bc	; 0x9bc <tmp102Read>
>>>>>>> .r50
};


int16_t tmp102Calc		( uint16_t temp )
{
	double stemp = temp;
<<<<<<< .mine
     a3c:	bc 01       	movw	r22, r24
     a3e:	80 e0       	ldi	r24, 0x00	; 0
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <__floatunsisf>
||||||| .r47
     9fa:	bc 01       	movw	r22, r24
     9fc:	80 e0       	ldi	r24, 0x00	; 0
     9fe:	90 e0       	ldi	r25, 0x00	; 0
     a00:	0e 94 10 0c 	call	0x1820	; 0x1820 <__floatunsisf>
=======
     9f2:	bc 01       	movw	r22, r24
     9f4:	80 e0       	ldi	r24, 0x00	; 0
     9f6:	90 e0       	ldi	r25, 0x00	; 0
     9f8:	0e 94 7c 0c 	call	0x18f8	; 0x18f8 <__floatunsisf>
>>>>>>> .r50
	return 0;
}

int8_t tmp102GetTemp	( void )
{
	return tmp102Calc( tmp102Read() );
<<<<<<< .mine
     a46:	20 e0       	ldi	r18, 0x00	; 0
     a48:	30 e0       	ldi	r19, 0x00	; 0
     a4a:	40 e8       	ldi	r20, 0x80	; 128
     a4c:	5d e3       	ldi	r21, 0x3D	; 61
     a4e:	0e 94 df 0c 	call	0x19be	; 0x19be <__mulsf3>
     a52:	0e 94 1b 0c 	call	0x1836	; 0x1836 <__fixsfsi>
     a56:	86 2f       	mov	r24, r22
     a58:	08 95       	ret
||||||| .r47
     a04:	20 e0       	ldi	r18, 0x00	; 0
     a06:	30 e0       	ldi	r19, 0x00	; 0
     a08:	40 e8       	ldi	r20, 0x80	; 128
     a0a:	5d e3       	ldi	r21, 0x3D	; 61
     a0c:	0e 94 9e 0c 	call	0x193c	; 0x193c <__mulsf3>
     a10:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <__fixsfsi>
     a14:	86 2f       	mov	r24, r22
     a16:	08 95       	ret
=======
     9fc:	20 e0       	ldi	r18, 0x00	; 0
     9fe:	30 e0       	ldi	r19, 0x00	; 0
     a00:	40 e8       	ldi	r20, 0x80	; 128
     a02:	5d e3       	ldi	r21, 0x3D	; 61
     a04:	0e 94 0a 0d 	call	0x1a14	; 0x1a14 <__mulsf3>
     a08:	0e 94 46 0c 	call	0x188c	; 0x188c <__fixsfsi>
     a0c:	86 2f       	mov	r24, r22
     a0e:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000a5a <__vector_13>:
||||||| .r47
00000a18 <__vector_13>:
=======
00000a10 <__vector_13>:
>>>>>>> .r50
ISR (UART0_RECEIVE_INTERRUPT)	
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
<<<<<<< .mine
{  
     a5a:	1f 92       	push	r1
     a5c:	0f 92       	push	r0
     a5e:	0f b6       	in	r0, 0x3f	; 63
     a60:	0f 92       	push	r0
     a62:	11 24       	eor	r1, r1
     a64:	2f 93       	push	r18
     a66:	3f 93       	push	r19
     a68:	4f 93       	push	r20
     a6a:	5f 93       	push	r21
     a6c:	6f 93       	push	r22
     a6e:	7f 93       	push	r23
     a70:	8f 93       	push	r24
     a72:	9f 93       	push	r25
     a74:	af 93       	push	r26
     a76:	bf 93       	push	r27
     a78:	ef 93       	push	r30
     a7a:	ff 93       	push	r31
||||||| .r47
{
     a18:	1f 92       	push	r1
     a1a:	0f 92       	push	r0
     a1c:	0f b6       	in	r0, 0x3f	; 63
     a1e:	0f 92       	push	r0
     a20:	11 24       	eor	r1, r1
     a22:	2f 93       	push	r18
     a24:	3f 93       	push	r19
     a26:	4f 93       	push	r20
     a28:	5f 93       	push	r21
     a2a:	6f 93       	push	r22
     a2c:	7f 93       	push	r23
     a2e:	8f 93       	push	r24
     a30:	9f 93       	push	r25
     a32:	af 93       	push	r26
     a34:	bf 93       	push	r27
     a36:	ef 93       	push	r30
     a38:	ff 93       	push	r31
=======
{
     a10:	1f 92       	push	r1
     a12:	0f 92       	push	r0
     a14:	0f b6       	in	r0, 0x3f	; 63
     a16:	0f 92       	push	r0
     a18:	11 24       	eor	r1, r1
     a1a:	2f 93       	push	r18
     a1c:	3f 93       	push	r19
     a1e:	4f 93       	push	r20
     a20:	5f 93       	push	r21
     a22:	6f 93       	push	r22
     a24:	7f 93       	push	r23
     a26:	8f 93       	push	r24
     a28:	9f 93       	push	r25
     a2a:	af 93       	push	r26
     a2c:	bf 93       	push	r27
     a2e:	ef 93       	push	r30
     a30:	ff 93       	push	r31
>>>>>>> .r50
	RingBufferWrite(&RingBufferRx,UART0_DATA);
<<<<<<< .mine
     a7c:	6c b1       	in	r22, 0x0c	; 12
     a7e:	88 e6       	ldi	r24, 0x68	; 104
     a80:	92 e0       	ldi	r25, 0x02	; 2
     a82:	0e 94 b6 04 	call	0x96c	; 0x96c <RingBufferWrite>
||||||| .r47
     a3a:	6c b1       	in	r22, 0x0c	; 12
     a3c:	88 e4       	ldi	r24, 0x48	; 72
     a3e:	96 e0       	ldi	r25, 0x06	; 6
     a40:	0e 94 b2 04 	call	0x964	; 0x964 <RingBufferWrite>
=======
     a32:	6c b1       	in	r22, 0x0c	; 12
     a34:	8a e4       	ldi	r24, 0x4A	; 74
     a36:	96 e0       	ldi	r25, 0x06	; 6
     a38:	0e 94 ae 04 	call	0x95c	; 0x95c <RingBufferWrite>
>>>>>>> .r50
}
<<<<<<< .mine
     a86:	ff 91       	pop	r31
     a88:	ef 91       	pop	r30
     a8a:	bf 91       	pop	r27
     a8c:	af 91       	pop	r26
     a8e:	9f 91       	pop	r25
     a90:	8f 91       	pop	r24
     a92:	7f 91       	pop	r23
     a94:	6f 91       	pop	r22
     a96:	5f 91       	pop	r21
     a98:	4f 91       	pop	r20
     a9a:	3f 91       	pop	r19
     a9c:	2f 91       	pop	r18
     a9e:	0f 90       	pop	r0
     aa0:	0f be       	out	0x3f, r0	; 63
     aa2:	0f 90       	pop	r0
     aa4:	1f 90       	pop	r1
     aa6:	18 95       	reti
||||||| .r47
     a44:	ff 91       	pop	r31
     a46:	ef 91       	pop	r30
     a48:	bf 91       	pop	r27
     a4a:	af 91       	pop	r26
     a4c:	9f 91       	pop	r25
     a4e:	8f 91       	pop	r24
     a50:	7f 91       	pop	r23
     a52:	6f 91       	pop	r22
     a54:	5f 91       	pop	r21
     a56:	4f 91       	pop	r20
     a58:	3f 91       	pop	r19
     a5a:	2f 91       	pop	r18
     a5c:	0f 90       	pop	r0
     a5e:	0f be       	out	0x3f, r0	; 63
     a60:	0f 90       	pop	r0
     a62:	1f 90       	pop	r1
     a64:	18 95       	reti
=======
     a3c:	ff 91       	pop	r31
     a3e:	ef 91       	pop	r30
     a40:	bf 91       	pop	r27
     a42:	af 91       	pop	r26
     a44:	9f 91       	pop	r25
     a46:	8f 91       	pop	r24
     a48:	7f 91       	pop	r23
     a4a:	6f 91       	pop	r22
     a4c:	5f 91       	pop	r21
     a4e:	4f 91       	pop	r20
     a50:	3f 91       	pop	r19
     a52:	2f 91       	pop	r18
     a54:	0f 90       	pop	r0
     a56:	0f be       	out	0x3f, r0	; 63
     a58:	0f 90       	pop	r0
     a5a:	1f 90       	pop	r1
     a5c:	18 95       	reti
>>>>>>> .r50

<<<<<<< .mine
00000aa8 <__vector_14>:
||||||| .r47
00000a66 <__vector_14>:
=======
00000a5e <__vector_14>:
>>>>>>> .r50
ISR (UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
<<<<<<< .mine
     aa8:	1f 92       	push	r1
     aaa:	0f 92       	push	r0
     aac:	0f b6       	in	r0, 0x3f	; 63
     aae:	0f 92       	push	r0
     ab0:	11 24       	eor	r1, r1
     ab2:	2f 93       	push	r18
     ab4:	3f 93       	push	r19
     ab6:	4f 93       	push	r20
     ab8:	5f 93       	push	r21
     aba:	6f 93       	push	r22
     abc:	7f 93       	push	r23
     abe:	8f 93       	push	r24
     ac0:	9f 93       	push	r25
     ac2:	af 93       	push	r26
     ac4:	bf 93       	push	r27
     ac6:	ef 93       	push	r30
     ac8:	ff 93       	push	r31
     aca:	cf 93       	push	r28
     acc:	df 93       	push	r29
     ace:	1f 92       	push	r1
     ad0:	cd b7       	in	r28, 0x3d	; 61
     ad2:	de b7       	in	r29, 0x3e	; 62
    uint8_t Data;
    enum RingBufferStatus StatusTx;
    StatusTx = RingBufferRead(&RingBufferTx, &Data);
     ad4:	be 01       	movw	r22, r28
     ad6:	6f 5f       	subi	r22, 0xFF	; 255
     ad8:	7f 4f       	sbci	r23, 0xFF	; 255
     ada:	81 e7       	ldi	r24, 0x71	; 113
     adc:	92 e0       	ldi	r25, 0x02	; 2
     ade:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <RingBufferRead>
    if (StatusTx == BUFFER_EMPTY)
     ae2:	81 30       	cpi	r24, 0x01	; 1
     ae4:	11 f4       	brne	.+4      	; 0xaea <__vector_14+0x42>
||||||| .r47
     a66:	1f 92       	push	r1
     a68:	0f 92       	push	r0
     a6a:	0f b6       	in	r0, 0x3f	; 63
     a6c:	0f 92       	push	r0
     a6e:	11 24       	eor	r1, r1
     a70:	2f 93       	push	r18
     a72:	3f 93       	push	r19
     a74:	4f 93       	push	r20
     a76:	5f 93       	push	r21
     a78:	6f 93       	push	r22
     a7a:	7f 93       	push	r23
     a7c:	8f 93       	push	r24
     a7e:	9f 93       	push	r25
     a80:	af 93       	push	r26
     a82:	bf 93       	push	r27
     a84:	ef 93       	push	r30
     a86:	ff 93       	push	r31
     a88:	cf 93       	push	r28
     a8a:	df 93       	push	r29
     a8c:	1f 92       	push	r1
     a8e:	cd b7       	in	r28, 0x3d	; 61
     a90:	de b7       	in	r29, 0x3e	; 62
    uint8_t tempy;
    enum RingBufferStatus status_tx;
    status_tx = RingBufferRead(&RingBufferTx, &tempy);
     a92:	be 01       	movw	r22, r28
     a94:	6f 5f       	subi	r22, 0xFF	; 255
     a96:	7f 4f       	sbci	r23, 0xFF	; 255
     a98:	8e e4       	ldi	r24, 0x4E	; 78
     a9a:	96 e0       	ldi	r25, 0x06	; 6
     a9c:	0e 94 c9 04 	call	0x992	; 0x992 <RingBufferRead>
    if (status_tx == BUFFER_EMPTY)
     aa0:	81 30       	cpi	r24, 0x01	; 1
     aa2:	11 f4       	brne	.+4      	; 0xaa8 <__vector_14+0x42>
=======
     a5e:	1f 92       	push	r1
     a60:	0f 92       	push	r0
     a62:	0f b6       	in	r0, 0x3f	; 63
     a64:	0f 92       	push	r0
     a66:	11 24       	eor	r1, r1
     a68:	2f 93       	push	r18
     a6a:	3f 93       	push	r19
     a6c:	4f 93       	push	r20
     a6e:	5f 93       	push	r21
     a70:	6f 93       	push	r22
     a72:	7f 93       	push	r23
     a74:	8f 93       	push	r24
     a76:	9f 93       	push	r25
     a78:	af 93       	push	r26
     a7a:	bf 93       	push	r27
     a7c:	ef 93       	push	r30
     a7e:	ff 93       	push	r31
     a80:	cf 93       	push	r28
     a82:	df 93       	push	r29
     a84:	1f 92       	push	r1
     a86:	cd b7       	in	r28, 0x3d	; 61
     a88:	de b7       	in	r29, 0x3e	; 62
    uint8_t tempy;
    enum RingBufferStatus status_tx;
    status_tx = RingBufferRead(&RingBufferTx, &tempy);
     a8a:	be 01       	movw	r22, r28
     a8c:	6f 5f       	subi	r22, 0xFF	; 255
     a8e:	7f 4f       	sbci	r23, 0xFF	; 255
     a90:	80 e5       	ldi	r24, 0x50	; 80
     a92:	96 e0       	ldi	r25, 0x06	; 6
     a94:	0e 94 c5 04 	call	0x98a	; 0x98a <RingBufferRead>
    if (status_tx == BUFFER_EMPTY)
     a98:	81 30       	cpi	r24, 0x01	; 1
     a9a:	11 f4       	brne	.+4      	; 0xaa0 <__vector_14+0x42>
>>>>>>> .r50
    {
	    UART0_CONTROL &= ~_BV(UART0_UDRIE);
<<<<<<< .mine
     ae6:	55 98       	cbi	0x0a, 5	; 10
     ae8:	02 c0       	rjmp	.+4      	; 0xaee <__vector_14+0x46>
||||||| .r47
     aa4:	55 98       	cbi	0x0a, 5	; 10
     aa6:	02 c0       	rjmp	.+4      	; 0xaac <__vector_14+0x46>
=======
     a9c:	55 98       	cbi	0x0a, 5	; 10
     a9e:	02 c0       	rjmp	.+4      	; 0xaa4 <__vector_14+0x46>
>>>>>>> .r50
	} 
	else 
	{
<<<<<<< .mine
	    UART0_DATA = Data;
     aea:	89 81       	ldd	r24, Y+1	; 0x01
     aec:	8c b9       	out	0x0c, r24	; 12
||||||| .r47
	    UART0_DATA = tempy; /* write it out to the hardware serial */
     aa8:	89 81       	ldd	r24, Y+1	; 0x01
     aaa:	8c b9       	out	0x0c, r24	; 12
=======
	    UART0_DATA = tempy; /* write it out to the hardware serial */
     aa0:	89 81       	ldd	r24, Y+1	; 0x01
     aa2:	8c b9       	out	0x0c, r24	; 12
>>>>>>> .r50
    }
}
<<<<<<< .mine
     aee:	0f 90       	pop	r0
     af0:	df 91       	pop	r29
     af2:	cf 91       	pop	r28
     af4:	ff 91       	pop	r31
     af6:	ef 91       	pop	r30
     af8:	bf 91       	pop	r27
     afa:	af 91       	pop	r26
     afc:	9f 91       	pop	r25
     afe:	8f 91       	pop	r24
     b00:	7f 91       	pop	r23
     b02:	6f 91       	pop	r22
     b04:	5f 91       	pop	r21
     b06:	4f 91       	pop	r20
     b08:	3f 91       	pop	r19
     b0a:	2f 91       	pop	r18
     b0c:	0f 90       	pop	r0
     b0e:	0f be       	out	0x3f, r0	; 63
     b10:	0f 90       	pop	r0
     b12:	1f 90       	pop	r1
     b14:	18 95       	reti
||||||| .r47
     aac:	0f 90       	pop	r0
     aae:	df 91       	pop	r29
     ab0:	cf 91       	pop	r28
     ab2:	ff 91       	pop	r31
     ab4:	ef 91       	pop	r30
     ab6:	bf 91       	pop	r27
     ab8:	af 91       	pop	r26
     aba:	9f 91       	pop	r25
     abc:	8f 91       	pop	r24
     abe:	7f 91       	pop	r23
     ac0:	6f 91       	pop	r22
     ac2:	5f 91       	pop	r21
     ac4:	4f 91       	pop	r20
     ac6:	3f 91       	pop	r19
     ac8:	2f 91       	pop	r18
     aca:	0f 90       	pop	r0
     acc:	0f be       	out	0x3f, r0	; 63
     ace:	0f 90       	pop	r0
     ad0:	1f 90       	pop	r1
     ad2:	18 95       	reti
=======
     aa4:	0f 90       	pop	r0
     aa6:	df 91       	pop	r29
     aa8:	cf 91       	pop	r28
     aaa:	ff 91       	pop	r31
     aac:	ef 91       	pop	r30
     aae:	bf 91       	pop	r27
     ab0:	af 91       	pop	r26
     ab2:	9f 91       	pop	r25
     ab4:	8f 91       	pop	r24
     ab6:	7f 91       	pop	r23
     ab8:	6f 91       	pop	r22
     aba:	5f 91       	pop	r21
     abc:	4f 91       	pop	r20
     abe:	3f 91       	pop	r19
     ac0:	2f 91       	pop	r18
     ac2:	0f 90       	pop	r0
     ac4:	0f be       	out	0x3f, r0	; 63
     ac6:	0f 90       	pop	r0
     ac8:	1f 90       	pop	r1
     aca:	18 95       	reti
>>>>>>> .r50

<<<<<<< .mine
00000b16 <uartInit>:



void	uartInit(unsigned int baudrate)
||||||| .r47
00000ad4 <uart_init>:
Purpose:  initialize UART and set baudrate
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
=======
00000acc <uart_init>:
Purpose:  initialize UART and set baudrate
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
>>>>>>> .r50
{
<<<<<<< .mine
     b16:	cf 93       	push	r28
     b18:	df 93       	push	r29
     b1a:	ec 01       	movw	r28, r24
||||||| .r47
     ad4:	cf 93       	push	r28
     ad6:	df 93       	push	r29
     ad8:	ec 01       	movw	r28, r24
=======
     acc:	cf 93       	push	r28
     ace:	df 93       	push	r29
     ad0:	ec 01       	movw	r28, r24
>>>>>>> .r50
	RingBufferInit((RingBuffer_t*)&RingBufferTx,(uint8_t*)RING_BUFF_TX,sizeof(RING_BUFF_TX));
<<<<<<< .mine
     b1c:	40 e2       	ldi	r20, 0x20	; 32
     b1e:	50 e0       	ldi	r21, 0x00	; 0
     b20:	65 e8       	ldi	r22, 0x85	; 133
     b22:	71 e0       	ldi	r23, 0x01	; 1
     b24:	81 e7       	ldi	r24, 0x71	; 113
     b26:	92 e0       	ldi	r25, 0x02	; 2
     b28:	0e 94 aa 04 	call	0x954	; 0x954 <RingBufferInit>
||||||| .r47
     ada:	40 e2       	ldi	r20, 0x20	; 32
     adc:	50 e0       	ldi	r21, 0x00	; 0
     ade:	65 e6       	ldi	r22, 0x65	; 101
     ae0:	75 e0       	ldi	r23, 0x05	; 5
     ae2:	8e e4       	ldi	r24, 0x4E	; 78
     ae4:	96 e0       	ldi	r25, 0x06	; 6
     ae6:	0e 94 aa 04 	call	0x954	; 0x954 <RingBufferInit>
=======
     ad2:	40 e2       	ldi	r20, 0x20	; 32
     ad4:	50 e0       	ldi	r21, 0x00	; 0
     ad6:	67 e6       	ldi	r22, 0x67	; 103
     ad8:	75 e0       	ldi	r23, 0x05	; 5
     ada:	80 e5       	ldi	r24, 0x50	; 80
     adc:	96 e0       	ldi	r25, 0x06	; 6
     ade:	0e 94 a6 04 	call	0x94c	; 0x94c <RingBufferInit>
>>>>>>> .r50
	RingBufferInit((RingBuffer_t*)&RingBufferRx,(uint8_t*)RING_BUFF_RX,sizeof(RING_BUFF_RX));
<<<<<<< .mine
     b2c:	40 e2       	ldi	r20, 0x20	; 32
     b2e:	50 e0       	ldi	r21, 0x00	; 0
     b30:	65 e6       	ldi	r22, 0x65	; 101
     b32:	71 e0       	ldi	r23, 0x01	; 1
     b34:	88 e6       	ldi	r24, 0x68	; 104
     b36:	92 e0       	ldi	r25, 0x02	; 2
     b38:	0e 94 aa 04 	call	0x954	; 0x954 <RingBufferInit>
||||||| .r47
     aea:	40 e0       	ldi	r20, 0x00	; 0
     aec:	54 e0       	ldi	r21, 0x04	; 4
     aee:	65 e6       	ldi	r22, 0x65	; 101
     af0:	71 e0       	ldi	r23, 0x01	; 1
     af2:	88 e4       	ldi	r24, 0x48	; 72
     af4:	96 e0       	ldi	r25, 0x06	; 6
     af6:	0e 94 aa 04 	call	0x954	; 0x954 <RingBufferInit>
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);
=======
     ae2:	40 e0       	ldi	r20, 0x00	; 0
     ae4:	54 e0       	ldi	r21, 0x04	; 4
     ae6:	67 e6       	ldi	r22, 0x67	; 103
     ae8:	71 e0       	ldi	r23, 0x01	; 1
     aea:	8a e4       	ldi	r24, 0x4A	; 74
     aec:	96 e0       	ldi	r25, 0x06	; 6
     aee:	0e 94 a6 04 	call	0x94c	; 0x94c <RingBufferInit>
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);
>>>>>>> .r50

    /* Set baud rate */
    if ( baudrate & 0x8000 )
<<<<<<< .mine
     b3c:	dd 23       	and	r29, r29
     b3e:	1c f4       	brge	.+6      	; 0xb46 <uartInit+0x30>
||||||| .r47
     afa:	dd 23       	and	r29, r29
     afc:	1c f4       	brge	.+6      	; 0xb04 <uart_init+0x30>
=======
     af2:	dd 23       	and	r29, r29
     af4:	1c f4       	brge	.+6      	; 0xafc <uart_init+0x30>
>>>>>>> .r50
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
<<<<<<< .mine
     b40:	82 e0       	ldi	r24, 0x02	; 2
     b42:	8b b9       	out	0x0b, r24	; 11
||||||| .r47
     afe:	82 e0       	ldi	r24, 0x02	; 2
     b00:	8b b9       	out	0x0b, r24	; 11
=======
     af6:	82 e0       	ldi	r24, 0x02	; 2
     af8:	8b b9       	out	0x0b, r24	; 11
>>>>>>> .r50
    	 baudrate &= ~0x8000;
<<<<<<< .mine
     b44:	df 77       	andi	r29, 0x7F	; 127
||||||| .r47
     b02:	df 77       	andi	r29, 0x7F	; 127
=======
     afa:	df 77       	andi	r29, 0x7F	; 127
>>>>>>> .r50
    }
    UBRRH = (unsigned char)(baudrate>>8);
<<<<<<< .mine
     b46:	d0 bd       	out	0x20, r29	; 32
||||||| .r47
     b04:	d0 bd       	out	0x20, r29	; 32
=======
     afc:	d0 bd       	out	0x20, r29	; 32
>>>>>>> .r50
    UBRRL = (unsigned char) baudrate;
<<<<<<< .mine
     b48:	c9 b9       	out	0x09, r28	; 9
||||||| .r47
     b06:	c9 b9       	out	0x09, r28	; 9
=======
     afe:	c9 b9       	out	0x09, r28	; 9
>>>>>>> .r50
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
<<<<<<< .mine
     b4a:	88 e9       	ldi	r24, 0x98	; 152
     b4c:	8a b9       	out	0x0a, r24	; 10
||||||| .r47
     b08:	88 e9       	ldi	r24, 0x98	; 152
     b0a:	8a b9       	out	0x0a, r24	; 10
=======
     b00:	88 e9       	ldi	r24, 0x98	; 152
     b02:	8a b9       	out	0x0a, r24	; 10
>>>>>>> .r50
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
<<<<<<< .mine
     b4e:	86 e8       	ldi	r24, 0x86	; 134
     b50:	80 bd       	out	0x20, r24	; 32
    #else
    UCSRC = (3<<UCSZ0);
    #endif 
}
     b52:	df 91       	pop	r29
     b54:	cf 91       	pop	r28
     b56:	08 95       	ret
||||||| .r47
     b0c:	86 e8       	ldi	r24, 0x86	; 134
     b0e:	80 bd       	out	0x20, r24	; 32
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    UCSR1C = (1<<UCSZ11)|(1<<UCSZ10);
#endif
=======
     b04:	86 e8       	ldi	r24, 0x86	; 134
     b06:	80 bd       	out	0x20, r24	; 32
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    UCSR1C = (1<<UCSZ11)|(1<<UCSZ10);
#endif
>>>>>>> .r50

<<<<<<< .mine
00000b58 <uartPutByte>:
||||||| .r47
}/* uart_init */
     b10:	df 91       	pop	r29
     b12:	cf 91       	pop	r28
     b14:	08 95       	ret
=======
}/* uart_init */
     b08:	df 91       	pop	r29
     b0a:	cf 91       	pop	r28
     b0c:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
||||||| .r47
00000b16 <uartPutByte>:

=======
00000b0e <uartPutByte>:

>>>>>>> .r50
void	uartPutByte	( uint8_t byte )
{
<<<<<<< .mine
	enum RingBufferStatus StatusTx;
			
	StatusTx = RingBufferWriteBusy( &RingBufferTx , byte );
     b58:	68 2f       	mov	r22, r24
     b5a:	81 e7       	ldi	r24, 0x71	; 113
     b5c:	92 e0       	ldi	r25, 0x02	; 2
     b5e:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <RingBufferWriteBusy>
||||||| .r47
	RingBufferWrite(&RingBufferTx,byte);
     b16:	68 2f       	mov	r22, r24
     b18:	8e e4       	ldi	r24, 0x4E	; 78
     b1a:	96 e0       	ldi	r25, 0x06	; 6
     b1c:	0e 94 b2 04 	call	0x964	; 0x964 <RingBufferWrite>
=======
	RingBufferWrite(&RingBufferTx,byte);
     b0e:	68 2f       	mov	r22, r24
     b10:	80 e5       	ldi	r24, 0x50	; 80
     b12:	96 e0       	ldi	r25, 0x06	; 6
     b14:	0e 94 ae 04 	call	0x95c	; 0x95c <RingBufferWrite>
>>>>>>> .r50

<<<<<<< .mine
	/* enable UDRE interrupt */
	UART0_CONTROL    |= _BV(UART0_UDRIE);
     b62:	55 9a       	sbi	0x0a, 5	; 10
     b64:	08 95       	ret
||||||| .r47
    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
     b20:	55 9a       	sbi	0x0a, 5	; 10
     b22:	08 95       	ret
=======
    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
     b18:	55 9a       	sbi	0x0a, 5	; 10
     b1a:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000b66 <uartPutByteStr>:
||||||| .r47
00000b24 <uartPutByteStr>:
=======
00000b1c <uartPutByteStr>:
>>>>>>> .r50
}

void	uartPutByteStr	( uint8_t *str , uint8_t len )
{
<<<<<<< .mine
     b66:	0f 93       	push	r16
     b68:	1f 93       	push	r17
     b6a:	cf 93       	push	r28
     b6c:	df 93       	push	r29
	if ( str )
     b6e:	00 97       	sbiw	r24, 0x00	; 0
     b70:	81 f0       	breq	.+32     	; 0xb92 <uartPutByteStr+0x2c>
||||||| .r47
     b24:	0f 93       	push	r16
     b26:	1f 93       	push	r17
     b28:	cf 93       	push	r28
     b2a:	df 93       	push	r29
	if ( str )
     b2c:	00 97       	sbiw	r24, 0x00	; 0
     b2e:	81 f0       	breq	.+32     	; 0xb50 <uartPutByteStr+0x2c>
=======
     b1c:	0f 93       	push	r16
     b1e:	1f 93       	push	r17
     b20:	cf 93       	push	r28
     b22:	df 93       	push	r29
	for ( uint8_t x = 0 ; x < len ; x++ )
     b24:	66 23       	and	r22, r22
     b26:	71 f0       	breq	.+28     	; 0xb44 <uartPutByteStr+0x28>
     b28:	ec 01       	movw	r28, r24
     b2a:	61 50       	subi	r22, 0x01	; 1
     b2c:	06 2f       	mov	r16, r22
     b2e:	10 e0       	ldi	r17, 0x00	; 0
     b30:	0f 5f       	subi	r16, 0xFF	; 255
     b32:	1f 4f       	sbci	r17, 0xFF	; 255
     b34:	08 0f       	add	r16, r24
     b36:	19 1f       	adc	r17, r25
>>>>>>> .r50
	{
<<<<<<< .mine
		for ( uint8_t x = 0 ; x < len ; x++ )
     b72:	66 23       	and	r22, r22
     b74:	71 f0       	breq	.+28     	; 0xb92 <uartPutByteStr+0x2c>
     b76:	ec 01       	movw	r28, r24
     b78:	61 50       	subi	r22, 0x01	; 1
     b7a:	06 2f       	mov	r16, r22
     b7c:	10 e0       	ldi	r17, 0x00	; 0
     b7e:	0f 5f       	subi	r16, 0xFF	; 255
     b80:	1f 4f       	sbci	r17, 0xFF	; 255
     b82:	08 0f       	add	r16, r24
     b84:	19 1f       	adc	r17, r25
		{
			uartPutByte( *str++ );
     b86:	89 91       	ld	r24, Y+
     b88:	0e 94 ac 05 	call	0xb58	; 0xb58 <uartPutByte>
||||||| .r47
		for ( uint8_t x = 0 ; x < len ; x++ )
     b30:	66 23       	and	r22, r22
     b32:	71 f0       	breq	.+28     	; 0xb50 <uartPutByteStr+0x2c>
     b34:	ec 01       	movw	r28, r24
     b36:	61 50       	subi	r22, 0x01	; 1
     b38:	06 2f       	mov	r16, r22
     b3a:	10 e0       	ldi	r17, 0x00	; 0
     b3c:	0f 5f       	subi	r16, 0xFF	; 255
     b3e:	1f 4f       	sbci	r17, 0xFF	; 255
     b40:	08 0f       	add	r16, r24
     b42:	19 1f       	adc	r17, r25
		{
			uartPutByte( *str++ );
     b44:	89 91       	ld	r24, Y+
     b46:	0e 94 8b 05 	call	0xb16	; 0xb16 <uartPutByte>
=======
		uartPutByte( *( str+x ) );
     b38:	89 91       	ld	r24, Y+
     b3a:	0e 94 87 05 	call	0xb0e	; 0xb0e <uartPutByte>
    UART0_CONTROL    |= _BV(UART0_UDRIE);
}
>>>>>>> .r50

void	uartPutByteStr	( uint8_t *str , uint8_t len )
{
	for ( uint8_t x = 0 ; x < len ; x++ )
     b3e:	c0 17       	cp	r28, r16
     b40:	d1 07       	cpc	r29, r17
     b42:	d1 f7       	brne	.-12     	; 0xb38 <uartPutByteStr+0x1c>
	{
<<<<<<< .mine
		for ( uint8_t x = 0 ; x < len ; x++ )
     b8c:	0c 17       	cp	r16, r28
     b8e:	1d 07       	cpc	r17, r29
     b90:	d1 f7       	brne	.-12     	; 0xb86 <uartPutByteStr+0x20>
		{
			uartPutByte( *str++ );
		}
||||||| .r47
		for ( uint8_t x = 0 ; x < len ; x++ )
     b4a:	0c 17       	cp	r16, r28
     b4c:	1d 07       	cpc	r17, r29
     b4e:	d1 f7       	brne	.-12     	; 0xb44 <uartPutByteStr+0x20>
		{
			uartPutByte( *str++ );
		}
=======
		uartPutByte( *( str+x ) );
>>>>>>> .r50
	}
}
<<<<<<< .mine
     b92:	df 91       	pop	r29
     b94:	cf 91       	pop	r28
     b96:	1f 91       	pop	r17
     b98:	0f 91       	pop	r16
     b9a:	08 95       	ret
||||||| .r47
     b50:	df 91       	pop	r29
     b52:	cf 91       	pop	r28
     b54:	1f 91       	pop	r17
     b56:	0f 91       	pop	r16
     b58:	08 95       	ret
=======
     b44:	df 91       	pop	r29
     b46:	cf 91       	pop	r28
     b48:	1f 91       	pop	r17
     b4a:	0f 91       	pop	r16
     b4c:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000b9c <uartReadRingBuff>:
||||||| .r47
00000b5a <uartReadRingBuff>:
=======
00000b4e <uartReadRingBuff>:
>>>>>>> .r50

uint8_t	*uartReadRingBuff		( uint8_t *stream , uint8_t Reset )		
{
<<<<<<< .mine
     b9c:	0f 93       	push	r16
     b9e:	1f 93       	push	r17
     ba0:	cf 93       	push	r28
     ba2:	df 93       	push	r29
     ba4:	1f 92       	push	r1
     ba6:	cd b7       	in	r28, 0x3d	; 61
     ba8:	de b7       	in	r29, 0x3e	; 62
||||||| .r47
     b5a:	0f 93       	push	r16
     b5c:	1f 93       	push	r17
     b5e:	cf 93       	push	r28
     b60:	df 93       	push	r29
     b62:	1f 92       	push	r1
     b64:	cd b7       	in	r28, 0x3d	; 61
     b66:	de b7       	in	r29, 0x3e	; 62
     b68:	8c 01       	movw	r16, r24
=======
     b4e:	0f 93       	push	r16
     b50:	1f 93       	push	r17
     b52:	cf 93       	push	r28
     b54:	df 93       	push	r29
     b56:	1f 92       	push	r1
     b58:	cd b7       	in	r28, 0x3d	; 61
     b5a:	de b7       	in	r29, 0x3e	; 62
     b5c:	8c 01       	movw	r16, r24
>>>>>>> .r50
	static uint8_t index = 0;
	
    uint8_t ReceivedByte;
    enum RingBufferStatus status;
	
	if ( Reset == 0x01 )
     baa:	61 30       	cpi	r22, 0x01	; 1
     bac:	29 f4       	brne	.+10     	; 0xbb8 <uartReadRingBuff+0x1c>
	{
		index = 0;
     bae:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <index.1850>
		return NULL;
     bb2:	80 e0       	ldi	r24, 0x00	; 0
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	2d c0       	rjmp	.+90     	; 0xc12 <uartReadRingBuff+0x76>
     bb8:	8c 01       	movw	r16, r24
	}
	
	status = RingBufferRead(&RingBufferRx, &ReceivedByte);
<<<<<<< .mine
     bba:	be 01       	movw	r22, r28
     bbc:	6f 5f       	subi	r22, 0xFF	; 255
     bbe:	7f 4f       	sbci	r23, 0xFF	; 255
     bc0:	88 e6       	ldi	r24, 0x68	; 104
     bc2:	92 e0       	ldi	r25, 0x02	; 2
     bc4:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <RingBufferRead>
||||||| .r47
     b6a:	be 01       	movw	r22, r28
     b6c:	6f 5f       	subi	r22, 0xFF	; 255
     b6e:	7f 4f       	sbci	r23, 0xFF	; 255
     b70:	88 e4       	ldi	r24, 0x48	; 72
     b72:	96 e0       	ldi	r25, 0x06	; 6
     b74:	0e 94 c9 04 	call	0x992	; 0x992 <RingBufferRead>
=======
     b5e:	be 01       	movw	r22, r28
     b60:	6f 5f       	subi	r22, 0xFF	; 255
     b62:	7f 4f       	sbci	r23, 0xFF	; 255
     b64:	8a e4       	ldi	r24, 0x4A	; 74
     b66:	96 e0       	ldi	r25, 0x06	; 6
     b68:	0e 94 c5 04 	call	0x98a	; 0x98a <RingBufferRead>
>>>>>>> .r50
	if (status != BUFFER_OK) 
<<<<<<< .mine
     bc8:	81 11       	cpse	r24, r1
     bca:	1e c0       	rjmp	.+60     	; 0xc08 <uartReadRingBuff+0x6c>
	/*
	*	Übertragungsende?
||||||| .r47
     b78:	81 11       	cpse	r24, r1
     b7a:	1c c0       	rjmp	.+56     	; 0xbb4 <uartReadRingBuff+0x5a>
=======
     b6c:	81 11       	cpse	r24, r1
     b6e:	1c c0       	rjmp	.+56     	; 0xba8 <uartReadRingBuff+0x5a>
>>>>>>> .r50
	*/
	static uint8_t last = 0;
	 
	if ( index < ( UART_RX_BUFFER_SIZE - 1 ) )
     bcc:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <index.1850>
     bd0:	8f 31       	cpi	r24, 0x1F	; 31
     bd2:	e8 f4       	brcc	.+58     	; 0xc0e <uartReadRingBuff+0x72>
	{
		if ( last == '\r' && ReceivedByte == '\n' )
<<<<<<< .mine
     bd4:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <last.1853>
     bd8:	9d 30       	cpi	r25, 0x0D	; 13
     bda:	41 f4       	brne	.+16     	; 0xbec <uartReadRingBuff+0x50>
     bdc:	99 81       	ldd	r25, Y+1	; 0x01
     bde:	9a 30       	cpi	r25, 0x0A	; 10
     be0:	29 f4       	brne	.+10     	; 0xbec <uartReadRingBuff+0x50>
||||||| .r47
     b7c:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <last.1864>
     b80:	8d 30       	cpi	r24, 0x0D	; 13
     b82:	41 f4       	brne	.+16     	; 0xb94 <uartReadRingBuff+0x3a>
     b84:	89 81       	ldd	r24, Y+1	; 0x01
     b86:	8a 30       	cpi	r24, 0x0A	; 10
     b88:	29 f4       	brne	.+10     	; 0xb94 <uartReadRingBuff+0x3a>
=======
     b70:	80 91 66 01 	lds	r24, 0x0166	; 0x800166 <last.1864>
     b74:	8d 30       	cpi	r24, 0x0D	; 13
     b76:	41 f4       	brne	.+16     	; 0xb88 <uartReadRingBuff+0x3a>
     b78:	89 81       	ldd	r24, Y+1	; 0x01
     b7a:	8a 30       	cpi	r24, 0x0A	; 10
     b7c:	29 f4       	brne	.+10     	; 0xb88 <uartReadRingBuff+0x3a>
>>>>>>> .r50
		{	
			index = 0;
<<<<<<< .mine
     be2:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <index.1850>
||||||| .r47
     b8a:	10 92 63 01 	sts	0x0163, r1	; 0x800163 <index.1861>
=======
     b7e:	10 92 65 01 	sts	0x0165, r1	; 0x800165 <index.1861>
>>>>>>> .r50
			
			return stream;
<<<<<<< .mine
     be6:	80 2f       	mov	r24, r16
     be8:	91 2f       	mov	r25, r17
     bea:	13 c0       	rjmp	.+38     	; 0xc12 <uartReadRingBuff+0x76>
||||||| .r47
     b8e:	80 2f       	mov	r24, r16
     b90:	91 2f       	mov	r25, r17
     b92:	12 c0       	rjmp	.+36     	; 0xbb8 <uartReadRingBuff+0x5e>
=======
     b82:	80 2f       	mov	r24, r16
     b84:	91 2f       	mov	r25, r17
     b86:	12 c0       	rjmp	.+36     	; 0xbac <uartReadRingBuff+0x5e>
>>>>>>> .r50
		}
		else
		{
			stream[index++] = ReceivedByte;
<<<<<<< .mine
     bec:	91 e0       	ldi	r25, 0x01	; 1
     bee:	98 0f       	add	r25, r24
     bf0:	90 93 64 01 	sts	0x0164, r25	; 0x800164 <index.1850>
     bf4:	99 81       	ldd	r25, Y+1	; 0x01
     bf6:	f8 01       	movw	r30, r16
     bf8:	e8 0f       	add	r30, r24
     bfa:	f1 1d       	adc	r31, r1
     bfc:	90 83       	st	Z, r25
||||||| .r47
     b94:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <index.1861>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	89 0f       	add	r24, r25
     b9c:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <index.1861>
     ba0:	89 81       	ldd	r24, Y+1	; 0x01
     ba2:	f8 01       	movw	r30, r16
     ba4:	e9 0f       	add	r30, r25
     ba6:	f1 1d       	adc	r31, r1
     ba8:	80 83       	st	Z, r24
=======
     b88:	90 91 65 01 	lds	r25, 0x0165	; 0x800165 <index.1861>
     b8c:	81 e0       	ldi	r24, 0x01	; 1
     b8e:	89 0f       	add	r24, r25
     b90:	80 93 65 01 	sts	0x0165, r24	; 0x800165 <index.1861>
     b94:	89 81       	ldd	r24, Y+1	; 0x01
     b96:	f8 01       	movw	r30, r16
     b98:	e9 0f       	add	r30, r25
     b9a:	f1 1d       	adc	r31, r1
     b9c:	80 83       	st	Z, r24
>>>>>>> .r50
		}last = ReceivedByte;
<<<<<<< .mine
     bfe:	90 93 63 01 	sts	0x0163, r25	; 0x800163 <last.1853>
||||||| .r47
     baa:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <last.1864>
=======
     b9e:	80 93 66 01 	sts	0x0166, r24	; 0x800166 <last.1864>
>>>>>>> .r50
	}
	 	
	return NULL;
<<<<<<< .mine
     c02:	80 e0       	ldi	r24, 0x00	; 0
     c04:	90 e0       	ldi	r25, 0x00	; 0
     c06:	05 c0       	rjmp	.+10     	; 0xc12 <uartReadRingBuff+0x76>
	}
||||||| .r47
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	90 e0       	ldi	r25, 0x00	; 0
     bb2:	02 c0       	rjmp	.+4      	; 0xbb8 <uartReadRingBuff+0x5e>
    enum RingBufferStatus status;
=======
     ba2:	80 e0       	ldi	r24, 0x00	; 0
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	02 c0       	rjmp	.+4      	; 0xbac <uartReadRingBuff+0x5e>
    enum RingBufferStatus status;
>>>>>>> .r50
	
	status = RingBufferRead(&RingBufferRx, &ReceivedByte);
	if (status != BUFFER_OK) 
	{      
		return NULL;
<<<<<<< .mine
     c08:	80 e0       	ldi	r24, 0x00	; 0
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	02 c0       	rjmp	.+4      	; 0xc12 <uartReadRingBuff+0x76>
		{
||||||| .r47
     bb4:	80 e0       	ldi	r24, 0x00	; 0
     bb6:	90 e0       	ldi	r25, 0x00	; 0
=======
     ba8:	80 e0       	ldi	r24, 0x00	; 0
     baa:	90 e0       	ldi	r25, 0x00	; 0
>>>>>>> .r50
			stream[index++] = ReceivedByte;
		}last = ReceivedByte;
	}
	 	
	return NULL;
     c0e:	80 e0       	ldi	r24, 0x00	; 0
     c10:	90 e0       	ldi	r25, 0x00	; 0
}
<<<<<<< .mine
     c12:	0f 90       	pop	r0
     c14:	df 91       	pop	r29
     c16:	cf 91       	pop	r28
     c18:	1f 91       	pop	r17
     c1a:	0f 91       	pop	r16
     c1c:	08 95       	ret
||||||| .r47
     bb8:	0f 90       	pop	r0
     bba:	df 91       	pop	r29
     bbc:	cf 91       	pop	r28
     bbe:	1f 91       	pop	r17
     bc0:	0f 91       	pop	r16
     bc2:	08 95       	ret
=======
     bac:	0f 90       	pop	r0
     bae:	df 91       	pop	r29
     bb0:	cf 91       	pop	r28
     bb2:	1f 91       	pop	r17
     bb4:	0f 91       	pop	r16
     bb6:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000c1e <cmdDebug>:
	if( val > max )
	{
		return 0;
	}
	return val;
}
     c1e:	80 e0       	ldi	r24, 0x00	; 0
     c20:	08 95       	ret
||||||| .r47
00000bc4 <cmdDebug>:
	if( val > max )
	{
		return 0;
	}
	return val;
}
     bc4:	80 e0       	ldi	r24, 0x00	; 0
     bc6:	08 95       	ret
=======
00000bb8 <cmdDebug>:
		else
		{
			s[i] = '0';
		}
		tmp <<=1;
	}s[8] = '\0';
     bb8:	80 e0       	ldi	r24, 0x00	; 0
     bba:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000c22 <cmdPing>:
     c22:	ef 92       	push	r14
     c24:	ff 92       	push	r15
     c26:	0f 93       	push	r16
     c28:	0f 2e       	mov	r0, r31
     c2a:	f0 ef       	ldi	r31, 0xF0	; 240
     c2c:	ef 2e       	mov	r14, r31
     c2e:	f0 e0       	ldi	r31, 0x00	; 0
     c30:	ff 2e       	mov	r15, r31
     c32:	f0 2d       	mov	r31, r0
     c34:	04 e0       	ldi	r16, 0x04	; 4
     c36:	20 e0       	ldi	r18, 0x00	; 0
     c38:	44 e0       	ldi	r20, 0x04	; 4
     c3a:	60 e0       	ldi	r22, 0x00	; 0
     c3c:	83 e9       	ldi	r24, 0x93	; 147
     c3e:	92 e0       	ldi	r25, 0x02	; 2
     c40:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     c44:	83 e9       	ldi	r24, 0x93	; 147
     c46:	92 e0       	ldi	r25, 0x02	; 2
     c48:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     c4c:	80 e0       	ldi	r24, 0x00	; 0
     c4e:	0f 91       	pop	r16
     c50:	ff 90       	pop	r15
     c52:	ef 90       	pop	r14
     c54:	08 95       	ret
||||||| .r47
00000bc8 <cmdPing>:
     bc8:	ef 92       	push	r14
     bca:	ff 92       	push	r15
     bcc:	0f 93       	push	r16
     bce:	0f 2e       	mov	r0, r31
     bd0:	f0 ef       	ldi	r31, 0xF0	; 240
     bd2:	ef 2e       	mov	r14, r31
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	ff 2e       	mov	r15, r31
     bd8:	f0 2d       	mov	r31, r0
     bda:	04 e0       	ldi	r16, 0x04	; 4
     bdc:	20 e0       	ldi	r18, 0x00	; 0
     bde:	44 e0       	ldi	r20, 0x04	; 4
     be0:	60 e0       	ldi	r22, 0x00	; 0
     be2:	8d e6       	ldi	r24, 0x6D	; 109
     be4:	96 e0       	ldi	r25, 0x06	; 6
     be6:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     bea:	8d e6       	ldi	r24, 0x6D	; 109
     bec:	96 e0       	ldi	r25, 0x06	; 6
     bee:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     bf2:	80 e0       	ldi	r24, 0x00	; 0
     bf4:	0f 91       	pop	r16
     bf6:	ff 90       	pop	r15
     bf8:	ef 90       	pop	r14
     bfa:	08 95       	ret
=======
00000bbc <cmdPing>:
     bbc:	ef 92       	push	r14
     bbe:	ff 92       	push	r15
     bc0:	0f 93       	push	r16
     bc2:	0f 2e       	mov	r0, r31
     bc4:	f2 ef       	ldi	r31, 0xF2	; 242
     bc6:	ef 2e       	mov	r14, r31
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	ff 2e       	mov	r15, r31
     bcc:	f0 2d       	mov	r31, r0
     bce:	04 e0       	ldi	r16, 0x04	; 4
     bd0:	20 e0       	ldi	r18, 0x00	; 0
     bd2:	44 e0       	ldi	r20, 0x04	; 4
     bd4:	60 e0       	ldi	r22, 0x00	; 0
     bd6:	83 e7       	ldi	r24, 0x73	; 115
     bd8:	96 e0       	ldi	r25, 0x06	; 6
     bda:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
     bde:	83 e7       	ldi	r24, 0x73	; 115
     be0:	96 e0       	ldi	r25, 0x06	; 6
     be2:	0e 94 16 02 	call	0x42c	; 0x42c <cmdSendAnswer>
     be6:	80 e0       	ldi	r24, 0x00	; 0
     be8:	0f 91       	pop	r16
     bea:	ff 90       	pop	r15
     bec:	ef 90       	pop	r14
     bee:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000c56 <cmdRelais>:
     c56:	ef 92       	push	r14
     c58:	ff 92       	push	r15
     c5a:	0f 93       	push	r16
     c5c:	cf 93       	push	r28
     c5e:	df 93       	push	r29
     c60:	00 d0       	rcall	.+0      	; 0xc62 <cmdRelais+0xc>
     c62:	cd b7       	in	r28, 0x3d	; 61
     c64:	de b7       	in	r29, 0x3e	; 62
     c66:	dc 01       	movw	r26, r24
     c68:	14 96       	adiw	r26, 0x04	; 4
     c6a:	ed 91       	ld	r30, X+
     c6c:	fc 91       	ld	r31, X
     c6e:	15 97       	sbiw	r26, 0x05	; 5
     c70:	90 81       	ld	r25, Z
     c72:	29 2f       	mov	r18, r25
     c74:	30 e0       	ldi	r19, 0x00	; 0
     c76:	81 81       	ldd	r24, Z+1	; 0x01
     c78:	81 30       	cpi	r24, 0x01	; 1
     c7a:	41 f1       	breq	.+80     	; 0xccc <cmdRelais+0x76>
     c7c:	20 f0       	brcs	.+8      	; 0xc86 <cmdRelais+0x30>
     c7e:	82 30       	cpi	r24, 0x02	; 2
     c80:	09 f4       	brne	.+2      	; 0xc84 <cmdRelais+0x2e>
     c82:	45 c0       	rjmp	.+138    	; 0xd0e <cmdRelais+0xb8>
     c84:	52 c0       	rjmp	.+164    	; 0xd2a <cmdRelais+0xd4>
     c86:	27 30       	cpi	r18, 0x07	; 7
     c88:	31 05       	cpc	r19, r1
     c8a:	80 f4       	brcc	.+32     	; 0xcac <cmdRelais+0x56>
     c8c:	62 b3       	in	r22, 0x12	; 18
     c8e:	2f 5f       	subi	r18, 0xFF	; 255
     c90:	3f 4f       	sbci	r19, 0xFF	; 255
     c92:	41 e0       	ldi	r20, 0x01	; 1
     c94:	50 e0       	ldi	r21, 0x00	; 0
     c96:	fa 01       	movw	r30, r20
     c98:	02 c0       	rjmp	.+4      	; 0xc9e <cmdRelais+0x48>
     c9a:	ee 0f       	add	r30, r30
     c9c:	ff 1f       	adc	r31, r31
     c9e:	2a 95       	dec	r18
     ca0:	e2 f7       	brpl	.-8      	; 0xc9a <cmdRelais+0x44>
     ca2:	9f 01       	movw	r18, r30
     ca4:	20 95       	com	r18
     ca6:	26 23       	and	r18, r22
     ca8:	22 bb       	out	0x12, r18	; 18
     caa:	3f c0       	rjmp	.+126    	; 0xd2a <cmdRelais+0xd4>
     cac:	65 b3       	in	r22, 0x15	; 21
     cae:	25 50       	subi	r18, 0x05	; 5
     cb0:	31 09       	sbc	r19, r1
     cb2:	41 e0       	ldi	r20, 0x01	; 1
     cb4:	50 e0       	ldi	r21, 0x00	; 0
     cb6:	da 01       	movw	r26, r20
     cb8:	02 c0       	rjmp	.+4      	; 0xcbe <cmdRelais+0x68>
     cba:	aa 0f       	add	r26, r26
     cbc:	bb 1f       	adc	r27, r27
     cbe:	2a 95       	dec	r18
     cc0:	e2 f7       	brpl	.-8      	; 0xcba <cmdRelais+0x64>
     cc2:	9d 01       	movw	r18, r26
     cc4:	20 95       	com	r18
     cc6:	26 23       	and	r18, r22
     cc8:	25 bb       	out	0x15, r18	; 21
     cca:	2f c0       	rjmp	.+94     	; 0xd2a <cmdRelais+0xd4>
     ccc:	27 30       	cpi	r18, 0x07	; 7
     cce:	31 05       	cpc	r19, r1
     cd0:	78 f4       	brcc	.+30     	; 0xcf0 <cmdRelais+0x9a>
     cd2:	62 b3       	in	r22, 0x12	; 18
     cd4:	2f 5f       	subi	r18, 0xFF	; 255
     cd6:	3f 4f       	sbci	r19, 0xFF	; 255
     cd8:	41 e0       	ldi	r20, 0x01	; 1
     cda:	50 e0       	ldi	r21, 0x00	; 0
     cdc:	fa 01       	movw	r30, r20
     cde:	02 c0       	rjmp	.+4      	; 0xce4 <cmdRelais+0x8e>
     ce0:	ee 0f       	add	r30, r30
     ce2:	ff 1f       	adc	r31, r31
     ce4:	2a 95       	dec	r18
     ce6:	e2 f7       	brpl	.-8      	; 0xce0 <cmdRelais+0x8a>
     ce8:	9f 01       	movw	r18, r30
     cea:	26 2b       	or	r18, r22
     cec:	22 bb       	out	0x12, r18	; 18
     cee:	1d c0       	rjmp	.+58     	; 0xd2a <cmdRelais+0xd4>
     cf0:	65 b3       	in	r22, 0x15	; 21
     cf2:	25 50       	subi	r18, 0x05	; 5
     cf4:	31 09       	sbc	r19, r1
     cf6:	41 e0       	ldi	r20, 0x01	; 1
     cf8:	50 e0       	ldi	r21, 0x00	; 0
     cfa:	da 01       	movw	r26, r20
     cfc:	02 c0       	rjmp	.+4      	; 0xd02 <cmdRelais+0xac>
     cfe:	aa 0f       	add	r26, r26
     d00:	bb 1f       	adc	r27, r27
     d02:	2a 95       	dec	r18
     d04:	e2 f7       	brpl	.-8      	; 0xcfe <cmdRelais+0xa8>
     d06:	9d 01       	movw	r18, r26
     d08:	26 2b       	or	r18, r22
     d0a:	25 bb       	out	0x15, r18	; 21
     d0c:	0e c0       	rjmp	.+28     	; 0xd2a <cmdRelais+0xd4>
     d0e:	29 2f       	mov	r18, r25
     d10:	22 0f       	add	r18, r18
     d12:	22 0f       	add	r18, r18
     d14:	22 bb       	out	0x12, r18	; 18
     d16:	29 2f       	mov	r18, r25
     d18:	20 7c       	andi	r18, 0xC0	; 192
     d1a:	30 e0       	ldi	r19, 0x00	; 0
     d1c:	32 95       	swap	r19
     d1e:	22 95       	swap	r18
     d20:	2f 70       	andi	r18, 0x0F	; 15
     d22:	23 27       	eor	r18, r19
     d24:	3f 70       	andi	r19, 0x0F	; 15
     d26:	23 27       	eor	r18, r19
     d28:	25 bb       	out	0x15, r18	; 21
     d2a:	99 83       	std	Y+1, r25	; 0x01
     d2c:	8a 83       	std	Y+2, r24	; 0x02
     d2e:	fe 01       	movw	r30, r28
     d30:	31 96       	adiw	r30, 0x01	; 1
     d32:	7f 01       	movw	r14, r30
     d34:	02 e0       	ldi	r16, 0x02	; 2
     d36:	20 e0       	ldi	r18, 0x00	; 0
     d38:	40 e0       	ldi	r20, 0x00	; 0
     d3a:	65 e0       	ldi	r22, 0x05	; 5
     d3c:	83 e9       	ldi	r24, 0x93	; 147
     d3e:	92 e0       	ldi	r25, 0x02	; 2
     d40:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     d44:	83 e9       	ldi	r24, 0x93	; 147
     d46:	92 e0       	ldi	r25, 0x02	; 2
     d48:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     d4c:	80 e0       	ldi	r24, 0x00	; 0
     d4e:	0f 90       	pop	r0
     d50:	0f 90       	pop	r0
     d52:	df 91       	pop	r29
     d54:	cf 91       	pop	r28
     d56:	0f 91       	pop	r16
     d58:	ff 90       	pop	r15
     d5a:	ef 90       	pop	r14
     d5c:	08 95       	ret
||||||| .r47
00000bfc <cmdRelais>:
     bfc:	ef 92       	push	r14
     bfe:	ff 92       	push	r15
     c00:	0f 93       	push	r16
     c02:	cf 93       	push	r28
     c04:	df 93       	push	r29
     c06:	00 d0       	rcall	.+0      	; 0xc08 <cmdRelais+0xc>
     c08:	cd b7       	in	r28, 0x3d	; 61
     c0a:	de b7       	in	r29, 0x3e	; 62
     c0c:	dc 01       	movw	r26, r24
     c0e:	14 96       	adiw	r26, 0x04	; 4
     c10:	ed 91       	ld	r30, X+
     c12:	fc 91       	ld	r31, X
     c14:	15 97       	sbiw	r26, 0x05	; 5
     c16:	90 81       	ld	r25, Z
     c18:	29 2f       	mov	r18, r25
     c1a:	30 e0       	ldi	r19, 0x00	; 0
     c1c:	81 81       	ldd	r24, Z+1	; 0x01
     c1e:	81 30       	cpi	r24, 0x01	; 1
     c20:	41 f1       	breq	.+80     	; 0xc72 <cmdRelais+0x76>
     c22:	20 f0       	brcs	.+8      	; 0xc2c <cmdRelais+0x30>
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	09 f4       	brne	.+2      	; 0xc2a <cmdRelais+0x2e>
     c28:	45 c0       	rjmp	.+138    	; 0xcb4 <cmdRelais+0xb8>
     c2a:	52 c0       	rjmp	.+164    	; 0xcd0 <cmdRelais+0xd4>
     c2c:	27 30       	cpi	r18, 0x07	; 7
     c2e:	31 05       	cpc	r19, r1
     c30:	80 f4       	brcc	.+32     	; 0xc52 <cmdRelais+0x56>
     c32:	62 b3       	in	r22, 0x12	; 18
     c34:	2f 5f       	subi	r18, 0xFF	; 255
     c36:	3f 4f       	sbci	r19, 0xFF	; 255
     c38:	41 e0       	ldi	r20, 0x01	; 1
     c3a:	50 e0       	ldi	r21, 0x00	; 0
     c3c:	fa 01       	movw	r30, r20
     c3e:	02 c0       	rjmp	.+4      	; 0xc44 <cmdRelais+0x48>
     c40:	ee 0f       	add	r30, r30
     c42:	ff 1f       	adc	r31, r31
     c44:	2a 95       	dec	r18
     c46:	e2 f7       	brpl	.-8      	; 0xc40 <cmdRelais+0x44>
     c48:	9f 01       	movw	r18, r30
     c4a:	20 95       	com	r18
     c4c:	26 23       	and	r18, r22
     c4e:	22 bb       	out	0x12, r18	; 18
     c50:	3f c0       	rjmp	.+126    	; 0xcd0 <cmdRelais+0xd4>
     c52:	65 b3       	in	r22, 0x15	; 21
     c54:	25 50       	subi	r18, 0x05	; 5
     c56:	31 09       	sbc	r19, r1
     c58:	41 e0       	ldi	r20, 0x01	; 1
     c5a:	50 e0       	ldi	r21, 0x00	; 0
     c5c:	da 01       	movw	r26, r20
     c5e:	02 c0       	rjmp	.+4      	; 0xc64 <cmdRelais+0x68>
     c60:	aa 0f       	add	r26, r26
     c62:	bb 1f       	adc	r27, r27
     c64:	2a 95       	dec	r18
     c66:	e2 f7       	brpl	.-8      	; 0xc60 <cmdRelais+0x64>
     c68:	9d 01       	movw	r18, r26
     c6a:	20 95       	com	r18
     c6c:	26 23       	and	r18, r22
     c6e:	25 bb       	out	0x15, r18	; 21
     c70:	2f c0       	rjmp	.+94     	; 0xcd0 <cmdRelais+0xd4>
     c72:	27 30       	cpi	r18, 0x07	; 7
     c74:	31 05       	cpc	r19, r1
     c76:	78 f4       	brcc	.+30     	; 0xc96 <cmdRelais+0x9a>
     c78:	62 b3       	in	r22, 0x12	; 18
     c7a:	2f 5f       	subi	r18, 0xFF	; 255
     c7c:	3f 4f       	sbci	r19, 0xFF	; 255
     c7e:	41 e0       	ldi	r20, 0x01	; 1
     c80:	50 e0       	ldi	r21, 0x00	; 0
     c82:	fa 01       	movw	r30, r20
     c84:	02 c0       	rjmp	.+4      	; 0xc8a <cmdRelais+0x8e>
     c86:	ee 0f       	add	r30, r30
     c88:	ff 1f       	adc	r31, r31
     c8a:	2a 95       	dec	r18
     c8c:	e2 f7       	brpl	.-8      	; 0xc86 <cmdRelais+0x8a>
     c8e:	9f 01       	movw	r18, r30
     c90:	26 2b       	or	r18, r22
     c92:	22 bb       	out	0x12, r18	; 18
     c94:	1d c0       	rjmp	.+58     	; 0xcd0 <cmdRelais+0xd4>
     c96:	65 b3       	in	r22, 0x15	; 21
     c98:	25 50       	subi	r18, 0x05	; 5
     c9a:	31 09       	sbc	r19, r1
     c9c:	41 e0       	ldi	r20, 0x01	; 1
     c9e:	50 e0       	ldi	r21, 0x00	; 0
     ca0:	da 01       	movw	r26, r20
     ca2:	02 c0       	rjmp	.+4      	; 0xca8 <cmdRelais+0xac>
     ca4:	aa 0f       	add	r26, r26
     ca6:	bb 1f       	adc	r27, r27
     ca8:	2a 95       	dec	r18
     caa:	e2 f7       	brpl	.-8      	; 0xca4 <cmdRelais+0xa8>
     cac:	9d 01       	movw	r18, r26
     cae:	26 2b       	or	r18, r22
     cb0:	25 bb       	out	0x15, r18	; 21
     cb2:	0e c0       	rjmp	.+28     	; 0xcd0 <cmdRelais+0xd4>
     cb4:	29 2f       	mov	r18, r25
     cb6:	22 0f       	add	r18, r18
     cb8:	22 0f       	add	r18, r18
     cba:	22 bb       	out	0x12, r18	; 18
     cbc:	29 2f       	mov	r18, r25
     cbe:	20 7c       	andi	r18, 0xC0	; 192
     cc0:	30 e0       	ldi	r19, 0x00	; 0
     cc2:	32 95       	swap	r19
     cc4:	22 95       	swap	r18
     cc6:	2f 70       	andi	r18, 0x0F	; 15
     cc8:	23 27       	eor	r18, r19
     cca:	3f 70       	andi	r19, 0x0F	; 15
     ccc:	23 27       	eor	r18, r19
     cce:	25 bb       	out	0x15, r18	; 21
     cd0:	99 83       	std	Y+1, r25	; 0x01
     cd2:	8a 83       	std	Y+2, r24	; 0x02
     cd4:	fe 01       	movw	r30, r28
     cd6:	31 96       	adiw	r30, 0x01	; 1
     cd8:	7f 01       	movw	r14, r30
     cda:	02 e0       	ldi	r16, 0x02	; 2
     cdc:	20 e0       	ldi	r18, 0x00	; 0
     cde:	40 e0       	ldi	r20, 0x00	; 0
     ce0:	65 e0       	ldi	r22, 0x05	; 5
     ce2:	8d e6       	ldi	r24, 0x6D	; 109
     ce4:	96 e0       	ldi	r25, 0x06	; 6
     ce6:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     cea:	8d e6       	ldi	r24, 0x6D	; 109
     cec:	96 e0       	ldi	r25, 0x06	; 6
     cee:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     cf2:	80 e0       	ldi	r24, 0x00	; 0
     cf4:	0f 90       	pop	r0
     cf6:	0f 90       	pop	r0
     cf8:	df 91       	pop	r29
     cfa:	cf 91       	pop	r28
     cfc:	0f 91       	pop	r16
     cfe:	ff 90       	pop	r15
     d00:	ef 90       	pop	r14
     d02:	08 95       	ret
=======
00000bf0 <cmdRelais>:
     bf0:	ef 92       	push	r14
     bf2:	ff 92       	push	r15
     bf4:	0f 93       	push	r16
     bf6:	cf 93       	push	r28
     bf8:	df 93       	push	r29
     bfa:	00 d0       	rcall	.+0      	; 0xbfc <cmdRelais+0xc>
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
     c00:	dc 01       	movw	r26, r24
     c02:	14 96       	adiw	r26, 0x04	; 4
     c04:	ed 91       	ld	r30, X+
     c06:	fc 91       	ld	r31, X
     c08:	15 97       	sbiw	r26, 0x05	; 5
     c0a:	90 81       	ld	r25, Z
     c0c:	29 2f       	mov	r18, r25
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	81 81       	ldd	r24, Z+1	; 0x01
     c12:	81 30       	cpi	r24, 0x01	; 1
     c14:	41 f1       	breq	.+80     	; 0xc66 <cmdRelais+0x76>
     c16:	20 f0       	brcs	.+8      	; 0xc20 <cmdRelais+0x30>
     c18:	82 30       	cpi	r24, 0x02	; 2
     c1a:	09 f4       	brne	.+2      	; 0xc1e <cmdRelais+0x2e>
     c1c:	45 c0       	rjmp	.+138    	; 0xca8 <cmdRelais+0xb8>
     c1e:	52 c0       	rjmp	.+164    	; 0xcc4 <cmdRelais+0xd4>
     c20:	27 30       	cpi	r18, 0x07	; 7
     c22:	31 05       	cpc	r19, r1
     c24:	80 f4       	brcc	.+32     	; 0xc46 <cmdRelais+0x56>
     c26:	62 b3       	in	r22, 0x12	; 18
     c28:	2f 5f       	subi	r18, 0xFF	; 255
     c2a:	3f 4f       	sbci	r19, 0xFF	; 255
     c2c:	41 e0       	ldi	r20, 0x01	; 1
     c2e:	50 e0       	ldi	r21, 0x00	; 0
     c30:	fa 01       	movw	r30, r20
     c32:	02 c0       	rjmp	.+4      	; 0xc38 <cmdRelais+0x48>
     c34:	ee 0f       	add	r30, r30
     c36:	ff 1f       	adc	r31, r31
     c38:	2a 95       	dec	r18
     c3a:	e2 f7       	brpl	.-8      	; 0xc34 <cmdRelais+0x44>
     c3c:	9f 01       	movw	r18, r30
     c3e:	20 95       	com	r18
     c40:	26 23       	and	r18, r22
     c42:	22 bb       	out	0x12, r18	; 18
     c44:	3f c0       	rjmp	.+126    	; 0xcc4 <cmdRelais+0xd4>
     c46:	65 b3       	in	r22, 0x15	; 21
     c48:	25 50       	subi	r18, 0x05	; 5
     c4a:	31 09       	sbc	r19, r1
     c4c:	41 e0       	ldi	r20, 0x01	; 1
     c4e:	50 e0       	ldi	r21, 0x00	; 0
     c50:	da 01       	movw	r26, r20
     c52:	02 c0       	rjmp	.+4      	; 0xc58 <cmdRelais+0x68>
     c54:	aa 0f       	add	r26, r26
     c56:	bb 1f       	adc	r27, r27
     c58:	2a 95       	dec	r18
     c5a:	e2 f7       	brpl	.-8      	; 0xc54 <cmdRelais+0x64>
     c5c:	9d 01       	movw	r18, r26
     c5e:	20 95       	com	r18
     c60:	26 23       	and	r18, r22
     c62:	25 bb       	out	0x15, r18	; 21
     c64:	2f c0       	rjmp	.+94     	; 0xcc4 <cmdRelais+0xd4>
     c66:	27 30       	cpi	r18, 0x07	; 7
     c68:	31 05       	cpc	r19, r1
     c6a:	78 f4       	brcc	.+30     	; 0xc8a <cmdRelais+0x9a>
     c6c:	62 b3       	in	r22, 0x12	; 18
     c6e:	2f 5f       	subi	r18, 0xFF	; 255
     c70:	3f 4f       	sbci	r19, 0xFF	; 255
     c72:	41 e0       	ldi	r20, 0x01	; 1
     c74:	50 e0       	ldi	r21, 0x00	; 0
     c76:	fa 01       	movw	r30, r20
     c78:	02 c0       	rjmp	.+4      	; 0xc7e <cmdRelais+0x8e>
     c7a:	ee 0f       	add	r30, r30
     c7c:	ff 1f       	adc	r31, r31
     c7e:	2a 95       	dec	r18
     c80:	e2 f7       	brpl	.-8      	; 0xc7a <cmdRelais+0x8a>
     c82:	9f 01       	movw	r18, r30
     c84:	26 2b       	or	r18, r22
     c86:	22 bb       	out	0x12, r18	; 18
     c88:	1d c0       	rjmp	.+58     	; 0xcc4 <cmdRelais+0xd4>
     c8a:	65 b3       	in	r22, 0x15	; 21
     c8c:	25 50       	subi	r18, 0x05	; 5
     c8e:	31 09       	sbc	r19, r1
     c90:	41 e0       	ldi	r20, 0x01	; 1
     c92:	50 e0       	ldi	r21, 0x00	; 0
     c94:	da 01       	movw	r26, r20
     c96:	02 c0       	rjmp	.+4      	; 0xc9c <cmdRelais+0xac>
     c98:	aa 0f       	add	r26, r26
     c9a:	bb 1f       	adc	r27, r27
     c9c:	2a 95       	dec	r18
     c9e:	e2 f7       	brpl	.-8      	; 0xc98 <cmdRelais+0xa8>
     ca0:	9d 01       	movw	r18, r26
     ca2:	26 2b       	or	r18, r22
     ca4:	25 bb       	out	0x15, r18	; 21
     ca6:	0e c0       	rjmp	.+28     	; 0xcc4 <cmdRelais+0xd4>
     ca8:	29 2f       	mov	r18, r25
     caa:	22 0f       	add	r18, r18
     cac:	22 0f       	add	r18, r18
     cae:	22 bb       	out	0x12, r18	; 18
     cb0:	29 2f       	mov	r18, r25
     cb2:	20 7c       	andi	r18, 0xC0	; 192
     cb4:	30 e0       	ldi	r19, 0x00	; 0
     cb6:	32 95       	swap	r19
     cb8:	22 95       	swap	r18
     cba:	2f 70       	andi	r18, 0x0F	; 15
     cbc:	23 27       	eor	r18, r19
     cbe:	3f 70       	andi	r19, 0x0F	; 15
     cc0:	23 27       	eor	r18, r19
     cc2:	25 bb       	out	0x15, r18	; 21
     cc4:	99 83       	std	Y+1, r25	; 0x01
     cc6:	8a 83       	std	Y+2, r24	; 0x02
     cc8:	fe 01       	movw	r30, r28
     cca:	31 96       	adiw	r30, 0x01	; 1
     ccc:	7f 01       	movw	r14, r30
     cce:	02 e0       	ldi	r16, 0x02	; 2
     cd0:	20 e0       	ldi	r18, 0x00	; 0
     cd2:	40 e0       	ldi	r20, 0x00	; 0
     cd4:	65 e0       	ldi	r22, 0x05	; 5
     cd6:	83 e7       	ldi	r24, 0x73	; 115
     cd8:	96 e0       	ldi	r25, 0x06	; 6
     cda:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
     cde:	83 e7       	ldi	r24, 0x73	; 115
     ce0:	96 e0       	ldi	r25, 0x06	; 6
     ce2:	0e 94 16 02 	call	0x42c	; 0x42c <cmdSendAnswer>
     ce6:	80 e0       	ldi	r24, 0x00	; 0
     ce8:	0f 90       	pop	r0
     cea:	0f 90       	pop	r0
     cec:	df 91       	pop	r29
     cee:	cf 91       	pop	r28
     cf0:	0f 91       	pop	r16
     cf2:	ff 90       	pop	r15
     cf4:	ef 90       	pop	r14
     cf6:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000d5e <cmdGetTemp>:
     d5e:	ef 92       	push	r14
     d60:	ff 92       	push	r15
     d62:	0f 93       	push	r16
     d64:	cf 93       	push	r28
     d66:	df 93       	push	r29
     d68:	00 d0       	rcall	.+0      	; 0xd6a <cmdGetTemp+0xc>
     d6a:	00 d0       	rcall	.+0      	; 0xd6c <cmdGetTemp+0xe>
     d6c:	00 d0       	rcall	.+0      	; 0xd6e <cmdGetTemp+0x10>
     d6e:	cd b7       	in	r28, 0x3d	; 61
     d70:	de b7       	in	r29, 0x3e	; 62
     d72:	a7 e6       	ldi	r26, 0x67	; 103
     d74:	b0 e0       	ldi	r27, 0x00	; 0
     d76:	12 96       	adiw	r26, 0x02	; 2
     d78:	8c 91       	ld	r24, X
     d7a:	12 97       	sbiw	r26, 0x02	; 2
     d7c:	89 83       	std	Y+1, r24	; 0x01
     d7e:	eb e6       	ldi	r30, 0x6B	; 107
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	82 81       	ldd	r24, Z+2	; 0x02
     d84:	8a 83       	std	Y+2, r24	; 0x02
     d86:	13 96       	adiw	r26, 0x03	; 3
     d88:	8c 91       	ld	r24, X
     d8a:	13 97       	sbiw	r26, 0x03	; 3
     d8c:	8b 83       	std	Y+3, r24	; 0x03
     d8e:	11 96       	adiw	r26, 0x01	; 1
     d90:	8c 91       	ld	r24, X
     d92:	8c 83       	std	Y+4, r24	; 0x04
     d94:	83 81       	ldd	r24, Z+3	; 0x03
     d96:	8d 83       	std	Y+5, r24	; 0x05
     d98:	81 81       	ldd	r24, Z+1	; 0x01
     d9a:	8e 83       	std	Y+6, r24	; 0x06
     d9c:	ce 01       	movw	r24, r28
     d9e:	01 96       	adiw	r24, 0x01	; 1
     da0:	7c 01       	movw	r14, r24
     da2:	06 e0       	ldi	r16, 0x06	; 6
     da4:	20 e0       	ldi	r18, 0x00	; 0
     da6:	45 e0       	ldi	r20, 0x05	; 5
     da8:	66 e0       	ldi	r22, 0x06	; 6
     daa:	83 e9       	ldi	r24, 0x93	; 147
     dac:	92 e0       	ldi	r25, 0x02	; 2
     dae:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     db2:	83 e9       	ldi	r24, 0x93	; 147
     db4:	92 e0       	ldi	r25, 0x02	; 2
     db6:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     dba:	80 e0       	ldi	r24, 0x00	; 0
     dbc:	26 96       	adiw	r28, 0x06	; 6
     dbe:	0f b6       	in	r0, 0x3f	; 63
     dc0:	f8 94       	cli
     dc2:	de bf       	out	0x3e, r29	; 62
     dc4:	0f be       	out	0x3f, r0	; 63
     dc6:	cd bf       	out	0x3d, r28	; 61
     dc8:	df 91       	pop	r29
     dca:	cf 91       	pop	r28
     dcc:	0f 91       	pop	r16
     dce:	ff 90       	pop	r15
     dd0:	ef 90       	pop	r14
     dd2:	08 95       	ret
||||||| .r47
00000d04 <cmdGetTemp>:
     d04:	ef 92       	push	r14
     d06:	ff 92       	push	r15
     d08:	0f 93       	push	r16
     d0a:	cf 93       	push	r28
     d0c:	df 93       	push	r29
     d0e:	00 d0       	rcall	.+0      	; 0xd10 <cmdGetTemp+0xc>
     d10:	00 d0       	rcall	.+0      	; 0xd12 <cmdGetTemp+0xe>
     d12:	00 d0       	rcall	.+0      	; 0xd14 <cmdGetTemp+0x10>
     d14:	cd b7       	in	r28, 0x3d	; 61
     d16:	de b7       	in	r29, 0x3e	; 62
     d18:	a7 e6       	ldi	r26, 0x67	; 103
     d1a:	b0 e0       	ldi	r27, 0x00	; 0
     d1c:	12 96       	adiw	r26, 0x02	; 2
     d1e:	8c 91       	ld	r24, X
     d20:	12 97       	sbiw	r26, 0x02	; 2
     d22:	89 83       	std	Y+1, r24	; 0x01
     d24:	eb e6       	ldi	r30, 0x6B	; 107
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	82 81       	ldd	r24, Z+2	; 0x02
     d2a:	8a 83       	std	Y+2, r24	; 0x02
     d2c:	13 96       	adiw	r26, 0x03	; 3
     d2e:	8c 91       	ld	r24, X
     d30:	13 97       	sbiw	r26, 0x03	; 3
     d32:	8b 83       	std	Y+3, r24	; 0x03
     d34:	11 96       	adiw	r26, 0x01	; 1
     d36:	8c 91       	ld	r24, X
     d38:	8c 83       	std	Y+4, r24	; 0x04
     d3a:	83 81       	ldd	r24, Z+3	; 0x03
     d3c:	8d 83       	std	Y+5, r24	; 0x05
     d3e:	81 81       	ldd	r24, Z+1	; 0x01
     d40:	8e 83       	std	Y+6, r24	; 0x06
     d42:	ce 01       	movw	r24, r28
     d44:	01 96       	adiw	r24, 0x01	; 1
     d46:	7c 01       	movw	r14, r24
     d48:	06 e0       	ldi	r16, 0x06	; 6
     d4a:	20 e0       	ldi	r18, 0x00	; 0
     d4c:	45 e0       	ldi	r20, 0x05	; 5
     d4e:	66 e0       	ldi	r22, 0x06	; 6
     d50:	8d e6       	ldi	r24, 0x6D	; 109
     d52:	96 e0       	ldi	r25, 0x06	; 6
     d54:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     d58:	8d e6       	ldi	r24, 0x6D	; 109
     d5a:	96 e0       	ldi	r25, 0x06	; 6
     d5c:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     d60:	80 e0       	ldi	r24, 0x00	; 0
     d62:	26 96       	adiw	r28, 0x06	; 6
     d64:	0f b6       	in	r0, 0x3f	; 63
     d66:	f8 94       	cli
     d68:	de bf       	out	0x3e, r29	; 62
     d6a:	0f be       	out	0x3f, r0	; 63
     d6c:	cd bf       	out	0x3d, r28	; 61
     d6e:	df 91       	pop	r29
     d70:	cf 91       	pop	r28
     d72:	0f 91       	pop	r16
     d74:	ff 90       	pop	r15
     d76:	ef 90       	pop	r14
     d78:	08 95       	ret
=======
00000cf8 <cmdGetTemp>:
     cf8:	ef 92       	push	r14
     cfa:	ff 92       	push	r15
     cfc:	0f 93       	push	r16
     cfe:	cf 93       	push	r28
     d00:	df 93       	push	r29
     d02:	00 d0       	rcall	.+0      	; 0xd04 <cmdGetTemp+0xc>
     d04:	00 d0       	rcall	.+0      	; 0xd06 <cmdGetTemp+0xe>
     d06:	00 d0       	rcall	.+0      	; 0xd08 <cmdGetTemp+0x10>
     d08:	cd b7       	in	r28, 0x3d	; 61
     d0a:	de b7       	in	r29, 0x3e	; 62
     d0c:	a7 e6       	ldi	r26, 0x67	; 103
     d0e:	b0 e0       	ldi	r27, 0x00	; 0
     d10:	12 96       	adiw	r26, 0x02	; 2
     d12:	8c 91       	ld	r24, X
     d14:	12 97       	sbiw	r26, 0x02	; 2
     d16:	89 83       	std	Y+1, r24	; 0x01
     d18:	eb e6       	ldi	r30, 0x6B	; 107
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	82 81       	ldd	r24, Z+2	; 0x02
     d1e:	8a 83       	std	Y+2, r24	; 0x02
     d20:	13 96       	adiw	r26, 0x03	; 3
     d22:	8c 91       	ld	r24, X
     d24:	13 97       	sbiw	r26, 0x03	; 3
     d26:	8b 83       	std	Y+3, r24	; 0x03
     d28:	11 96       	adiw	r26, 0x01	; 1
     d2a:	8c 91       	ld	r24, X
     d2c:	8c 83       	std	Y+4, r24	; 0x04
     d2e:	83 81       	ldd	r24, Z+3	; 0x03
     d30:	8d 83       	std	Y+5, r24	; 0x05
     d32:	81 81       	ldd	r24, Z+1	; 0x01
     d34:	8e 83       	std	Y+6, r24	; 0x06
     d36:	ce 01       	movw	r24, r28
     d38:	01 96       	adiw	r24, 0x01	; 1
     d3a:	7c 01       	movw	r14, r24
     d3c:	06 e0       	ldi	r16, 0x06	; 6
     d3e:	20 e0       	ldi	r18, 0x00	; 0
     d40:	45 e0       	ldi	r20, 0x05	; 5
     d42:	66 e0       	ldi	r22, 0x06	; 6
     d44:	83 e7       	ldi	r24, 0x73	; 115
     d46:	96 e0       	ldi	r25, 0x06	; 6
     d48:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
     d4c:	83 e7       	ldi	r24, 0x73	; 115
     d4e:	96 e0       	ldi	r25, 0x06	; 6
     d50:	0e 94 16 02 	call	0x42c	; 0x42c <cmdSendAnswer>
     d54:	80 e0       	ldi	r24, 0x00	; 0
     d56:	26 96       	adiw	r28, 0x06	; 6
     d58:	0f b6       	in	r0, 0x3f	; 63
     d5a:	f8 94       	cli
     d5c:	de bf       	out	0x3e, r29	; 62
     d5e:	0f be       	out	0x3f, r0	; 63
     d60:	cd bf       	out	0x3d, r28	; 61
     d62:	df 91       	pop	r29
     d64:	cf 91       	pop	r28
     d66:	0f 91       	pop	r16
     d68:	ff 90       	pop	r15
     d6a:	ef 90       	pop	r14
     d6c:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000dd4 <cmdGetState>:
     dd4:	ef 92       	push	r14
     dd6:	ff 92       	push	r15
     dd8:	0f 93       	push	r16
     dda:	cf 93       	push	r28
     ddc:	df 93       	push	r29
     dde:	00 d0       	rcall	.+0      	; 0xde0 <cmdGetState+0xc>
     de0:	00 d0       	rcall	.+0      	; 0xde2 <cmdGetState+0xe>
     de2:	1f 92       	push	r1
     de4:	cd b7       	in	r28, 0x3d	; 61
     de6:	de b7       	in	r29, 0x3e	; 62
     de8:	eb e7       	ldi	r30, 0x7B	; 123
     dea:	f2 e0       	ldi	r31, 0x02	; 2
     dec:	85 81       	ldd	r24, Z+5	; 0x05
     dee:	96 81       	ldd	r25, Z+6	; 0x06
     df0:	89 83       	std	Y+1, r24	; 0x01
     df2:	85 81       	ldd	r24, Z+5	; 0x05
     df4:	96 81       	ldd	r25, Z+6	; 0x06
     df6:	9a 83       	std	Y+2, r25	; 0x02
     df8:	81 85       	ldd	r24, Z+9	; 0x09
     dfa:	92 85       	ldd	r25, Z+10	; 0x0a
     dfc:	8b 83       	std	Y+3, r24	; 0x03
     dfe:	81 85       	ldd	r24, Z+9	; 0x09
     e00:	92 85       	ldd	r25, Z+10	; 0x0a
     e02:	9c 83       	std	Y+4, r25	; 0x04
     e04:	84 b7       	in	r24, 0x34	; 52
     e06:	8d 83       	std	Y+5, r24	; 0x05
     e08:	ce 01       	movw	r24, r28
     e0a:	01 96       	adiw	r24, 0x01	; 1
     e0c:	7c 01       	movw	r14, r24
     e0e:	05 e0       	ldi	r16, 0x05	; 5
     e10:	20 e0       	ldi	r18, 0x00	; 0
     e12:	40 e0       	ldi	r20, 0x00	; 0
     e14:	67 e0       	ldi	r22, 0x07	; 7
     e16:	83 e9       	ldi	r24, 0x93	; 147
     e18:	92 e0       	ldi	r25, 0x02	; 2
     e1a:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     e1e:	83 e9       	ldi	r24, 0x93	; 147
     e20:	92 e0       	ldi	r25, 0x02	; 2
     e22:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     e26:	80 e0       	ldi	r24, 0x00	; 0
     e28:	0f 90       	pop	r0
     e2a:	0f 90       	pop	r0
     e2c:	0f 90       	pop	r0
     e2e:	0f 90       	pop	r0
     e30:	0f 90       	pop	r0
     e32:	df 91       	pop	r29
     e34:	cf 91       	pop	r28
     e36:	0f 91       	pop	r16
     e38:	ff 90       	pop	r15
     e3a:	ef 90       	pop	r14
     e3c:	08 95       	ret
||||||| .r47
00000d7a <cmdGetState>:
     d7a:	ef 92       	push	r14
     d7c:	ff 92       	push	r15
     d7e:	0f 93       	push	r16
     d80:	cf 93       	push	r28
     d82:	df 93       	push	r29
     d84:	00 d0       	rcall	.+0      	; 0xd86 <cmdGetState+0xc>
     d86:	00 d0       	rcall	.+0      	; 0xd88 <cmdGetState+0xe>
     d88:	1f 92       	push	r1
     d8a:	cd b7       	in	r28, 0x3d	; 61
     d8c:	de b7       	in	r29, 0x3e	; 62
     d8e:	e5 e5       	ldi	r30, 0x55	; 85
     d90:	f6 e0       	ldi	r31, 0x06	; 6
     d92:	85 81       	ldd	r24, Z+5	; 0x05
     d94:	96 81       	ldd	r25, Z+6	; 0x06
     d96:	89 83       	std	Y+1, r24	; 0x01
     d98:	85 81       	ldd	r24, Z+5	; 0x05
     d9a:	96 81       	ldd	r25, Z+6	; 0x06
     d9c:	9a 83       	std	Y+2, r25	; 0x02
     d9e:	81 85       	ldd	r24, Z+9	; 0x09
     da0:	92 85       	ldd	r25, Z+10	; 0x0a
     da2:	8b 83       	std	Y+3, r24	; 0x03
     da4:	81 85       	ldd	r24, Z+9	; 0x09
     da6:	92 85       	ldd	r25, Z+10	; 0x0a
     da8:	9c 83       	std	Y+4, r25	; 0x04
     daa:	84 b7       	in	r24, 0x34	; 52
     dac:	8d 83       	std	Y+5, r24	; 0x05
     dae:	ce 01       	movw	r24, r28
     db0:	01 96       	adiw	r24, 0x01	; 1
     db2:	7c 01       	movw	r14, r24
     db4:	05 e0       	ldi	r16, 0x05	; 5
     db6:	20 e0       	ldi	r18, 0x00	; 0
     db8:	40 e0       	ldi	r20, 0x00	; 0
     dba:	67 e0       	ldi	r22, 0x07	; 7
     dbc:	8d e6       	ldi	r24, 0x6D	; 109
     dbe:	96 e0       	ldi	r25, 0x06	; 6
     dc0:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     dc4:	8d e6       	ldi	r24, 0x6D	; 109
     dc6:	96 e0       	ldi	r25, 0x06	; 6
     dc8:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     dcc:	80 e0       	ldi	r24, 0x00	; 0
     dce:	0f 90       	pop	r0
     dd0:	0f 90       	pop	r0
     dd2:	0f 90       	pop	r0
     dd4:	0f 90       	pop	r0
     dd6:	0f 90       	pop	r0
     dd8:	df 91       	pop	r29
     dda:	cf 91       	pop	r28
     ddc:	0f 91       	pop	r16
     dde:	ff 90       	pop	r15
     de0:	ef 90       	pop	r14
     de2:	08 95       	ret
=======
00000d6e <cmdGetState>:
     d6e:	ef 92       	push	r14
     d70:	ff 92       	push	r15
     d72:	0f 93       	push	r16
     d74:	cf 93       	push	r28
     d76:	df 93       	push	r29
     d78:	00 d0       	rcall	.+0      	; 0xd7a <cmdGetState+0xc>
     d7a:	00 d0       	rcall	.+0      	; 0xd7c <cmdGetState+0xe>
     d7c:	1f 92       	push	r1
     d7e:	cd b7       	in	r28, 0x3d	; 61
     d80:	de b7       	in	r29, 0x3e	; 62
     d82:	eb e5       	ldi	r30, 0x5B	; 91
     d84:	f6 e0       	ldi	r31, 0x06	; 6
     d86:	85 81       	ldd	r24, Z+5	; 0x05
     d88:	96 81       	ldd	r25, Z+6	; 0x06
     d8a:	89 83       	std	Y+1, r24	; 0x01
     d8c:	85 81       	ldd	r24, Z+5	; 0x05
     d8e:	96 81       	ldd	r25, Z+6	; 0x06
     d90:	9a 83       	std	Y+2, r25	; 0x02
     d92:	81 85       	ldd	r24, Z+9	; 0x09
     d94:	92 85       	ldd	r25, Z+10	; 0x0a
     d96:	8b 83       	std	Y+3, r24	; 0x03
     d98:	81 85       	ldd	r24, Z+9	; 0x09
     d9a:	92 85       	ldd	r25, Z+10	; 0x0a
     d9c:	9c 83       	std	Y+4, r25	; 0x04
     d9e:	84 b7       	in	r24, 0x34	; 52
     da0:	8d 83       	std	Y+5, r24	; 0x05
     da2:	ce 01       	movw	r24, r28
     da4:	01 96       	adiw	r24, 0x01	; 1
     da6:	7c 01       	movw	r14, r24
     da8:	05 e0       	ldi	r16, 0x05	; 5
     daa:	20 e0       	ldi	r18, 0x00	; 0
     dac:	40 e0       	ldi	r20, 0x00	; 0
     dae:	67 e0       	ldi	r22, 0x07	; 7
     db0:	83 e7       	ldi	r24, 0x73	; 115
     db2:	96 e0       	ldi	r25, 0x06	; 6
     db4:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
     db8:	83 e7       	ldi	r24, 0x73	; 115
     dba:	96 e0       	ldi	r25, 0x06	; 6
     dbc:	0e 94 16 02 	call	0x42c	; 0x42c <cmdSendAnswer>
     dc0:	80 e0       	ldi	r24, 0x00	; 0
     dc2:	0f 90       	pop	r0
     dc4:	0f 90       	pop	r0
     dc6:	0f 90       	pop	r0
     dc8:	0f 90       	pop	r0
     dca:	0f 90       	pop	r0
     dcc:	df 91       	pop	r29
     dce:	cf 91       	pop	r28
     dd0:	0f 91       	pop	r16
     dd2:	ff 90       	pop	r15
     dd4:	ef 90       	pop	r14
     dd6:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000e3e <cmdSetDebugMode>:
     e3e:	ef 92       	push	r14
     e40:	ff 92       	push	r15
     e42:	0f 93       	push	r16
     e44:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <DebugModeEnable>
     e48:	81 11       	cpse	r24, r1
     e4a:	19 c0       	rjmp	.+50     	; 0xe7e <cmdSetDebugMode+0x40>
     e4c:	81 e0       	ldi	r24, 0x01	; 1
     e4e:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <DebugModeEnable>
     e52:	0f 2e       	mov	r0, r31
     e54:	f5 ef       	ldi	r31, 0xF5	; 245
     e56:	ef 2e       	mov	r14, r31
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	ff 2e       	mov	r15, r31
     e5c:	f0 2d       	mov	r31, r0
     e5e:	0d e0       	ldi	r16, 0x0D	; 13
     e60:	20 e0       	ldi	r18, 0x00	; 0
     e62:	44 e0       	ldi	r20, 0x04	; 4
     e64:	6f ef       	ldi	r22, 0xFF	; 255
     e66:	83 e9       	ldi	r24, 0x93	; 147
     e68:	92 e0       	ldi	r25, 0x02	; 2
     e6a:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     e6e:	e0 e6       	ldi	r30, 0x60	; 96
     e70:	f0 e0       	ldi	r31, 0x00	; 0
     e72:	80 e3       	ldi	r24, 0x30	; 48
     e74:	80 83       	st	Z, r24
     e76:	81 83       	std	Z+1, r24	; 0x01
     e78:	82 83       	std	Z+2, r24	; 0x02
     e7a:	83 83       	std	Z+3, r24	; 0x03
     e7c:	10 c0       	rjmp	.+32     	; 0xe9e <cmdSetDebugMode+0x60>
     e7e:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <DebugModeEnable>
     e82:	0f 2e       	mov	r0, r31
     e84:	f3 e0       	ldi	r31, 0x03	; 3
     e86:	ef 2e       	mov	r14, r31
     e88:	f1 e0       	ldi	r31, 0x01	; 1
     e8a:	ff 2e       	mov	r15, r31
     e8c:	f0 2d       	mov	r31, r0
     e8e:	0d e0       	ldi	r16, 0x0D	; 13
     e90:	20 e0       	ldi	r18, 0x00	; 0
     e92:	44 e0       	ldi	r20, 0x04	; 4
     e94:	6f ef       	ldi	r22, 0xFF	; 255
     e96:	83 e9       	ldi	r24, 0x93	; 147
     e98:	92 e0       	ldi	r25, 0x02	; 2
     e9a:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     e9e:	83 e9       	ldi	r24, 0x93	; 147
     ea0:	92 e0       	ldi	r25, 0x02	; 2
     ea2:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     ea6:	80 e0       	ldi	r24, 0x00	; 0
     ea8:	0f 91       	pop	r16
     eaa:	ff 90       	pop	r15
     eac:	ef 90       	pop	r14
     eae:	08 95       	ret
||||||| .r47
00000de4 <cmdSetDebugMode>:
     de4:	ef 92       	push	r14
     de6:	ff 92       	push	r15
     de8:	0f 93       	push	r16
     dea:	80 91 54 06 	lds	r24, 0x0654	; 0x800654 <DebugModeEnable>
     dee:	81 11       	cpse	r24, r1
     df0:	19 c0       	rjmp	.+50     	; 0xe24 <cmdSetDebugMode+0x40>
     df2:	81 e0       	ldi	r24, 0x01	; 1
     df4:	80 93 54 06 	sts	0x0654, r24	; 0x800654 <DebugModeEnable>
     df8:	0f 2e       	mov	r0, r31
     dfa:	f5 ef       	ldi	r31, 0xF5	; 245
     dfc:	ef 2e       	mov	r14, r31
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	ff 2e       	mov	r15, r31
     e02:	f0 2d       	mov	r31, r0
     e04:	0d e0       	ldi	r16, 0x0D	; 13
     e06:	20 e0       	ldi	r18, 0x00	; 0
     e08:	44 e0       	ldi	r20, 0x04	; 4
     e0a:	6f ef       	ldi	r22, 0xFF	; 255
     e0c:	8d e6       	ldi	r24, 0x6D	; 109
     e0e:	96 e0       	ldi	r25, 0x06	; 6
     e10:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     e14:	e0 e6       	ldi	r30, 0x60	; 96
     e16:	f0 e0       	ldi	r31, 0x00	; 0
     e18:	80 e3       	ldi	r24, 0x30	; 48
     e1a:	80 83       	st	Z, r24
     e1c:	81 83       	std	Z+1, r24	; 0x01
     e1e:	82 83       	std	Z+2, r24	; 0x02
     e20:	83 83       	std	Z+3, r24	; 0x03
     e22:	10 c0       	rjmp	.+32     	; 0xe44 <cmdSetDebugMode+0x60>
     e24:	10 92 54 06 	sts	0x0654, r1	; 0x800654 <DebugModeEnable>
     e28:	0f 2e       	mov	r0, r31
     e2a:	f3 e0       	ldi	r31, 0x03	; 3
     e2c:	ef 2e       	mov	r14, r31
     e2e:	f1 e0       	ldi	r31, 0x01	; 1
     e30:	ff 2e       	mov	r15, r31
     e32:	f0 2d       	mov	r31, r0
     e34:	0d e0       	ldi	r16, 0x0D	; 13
     e36:	20 e0       	ldi	r18, 0x00	; 0
     e38:	44 e0       	ldi	r20, 0x04	; 4
     e3a:	6f ef       	ldi	r22, 0xFF	; 255
     e3c:	8d e6       	ldi	r24, 0x6D	; 109
     e3e:	96 e0       	ldi	r25, 0x06	; 6
     e40:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     e44:	8d e6       	ldi	r24, 0x6D	; 109
     e46:	96 e0       	ldi	r25, 0x06	; 6
     e48:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     e4c:	80 e0       	ldi	r24, 0x00	; 0
     e4e:	0f 91       	pop	r16
     e50:	ff 90       	pop	r15
     e52:	ef 90       	pop	r14
     e54:	08 95       	ret
=======
00000dd8 <cmdSetDebugMode>:
     dd8:	ef 92       	push	r14
     dda:	ff 92       	push	r15
     ddc:	0f 93       	push	r16
     dde:	80 91 56 06 	lds	r24, 0x0656	; 0x800656 <DebugModeEnable>
     de2:	81 11       	cpse	r24, r1
     de4:	19 c0       	rjmp	.+50     	; 0xe18 <cmdSetDebugMode+0x40>
     de6:	81 e0       	ldi	r24, 0x01	; 1
     de8:	80 93 56 06 	sts	0x0656, r24	; 0x800656 <DebugModeEnable>
     dec:	0f 2e       	mov	r0, r31
     dee:	f7 ef       	ldi	r31, 0xF7	; 247
     df0:	ef 2e       	mov	r14, r31
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	ff 2e       	mov	r15, r31
     df6:	f0 2d       	mov	r31, r0
     df8:	0d e0       	ldi	r16, 0x0D	; 13
     dfa:	20 e0       	ldi	r18, 0x00	; 0
     dfc:	44 e0       	ldi	r20, 0x04	; 4
     dfe:	6f ef       	ldi	r22, 0xFF	; 255
     e00:	83 e7       	ldi	r24, 0x73	; 115
     e02:	96 e0       	ldi	r25, 0x06	; 6
     e04:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
     e08:	e0 e6       	ldi	r30, 0x60	; 96
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 e3       	ldi	r24, 0x30	; 48
     e0e:	80 83       	st	Z, r24
     e10:	81 83       	std	Z+1, r24	; 0x01
     e12:	82 83       	std	Z+2, r24	; 0x02
     e14:	83 83       	std	Z+3, r24	; 0x03
     e16:	10 c0       	rjmp	.+32     	; 0xe38 <cmdSetDebugMode+0x60>
     e18:	10 92 56 06 	sts	0x0656, r1	; 0x800656 <DebugModeEnable>
     e1c:	0f 2e       	mov	r0, r31
     e1e:	f5 e0       	ldi	r31, 0x05	; 5
     e20:	ef 2e       	mov	r14, r31
     e22:	f1 e0       	ldi	r31, 0x01	; 1
     e24:	ff 2e       	mov	r15, r31
     e26:	f0 2d       	mov	r31, r0
     e28:	0d e0       	ldi	r16, 0x0D	; 13
     e2a:	20 e0       	ldi	r18, 0x00	; 0
     e2c:	44 e0       	ldi	r20, 0x04	; 4
     e2e:	6f ef       	ldi	r22, 0xFF	; 255
     e30:	83 e7       	ldi	r24, 0x73	; 115
     e32:	96 e0       	ldi	r25, 0x06	; 6
     e34:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
     e38:	83 e7       	ldi	r24, 0x73	; 115
     e3a:	96 e0       	ldi	r25, 0x06	; 6
     e3c:	0e 94 16 02 	call	0x42c	; 0x42c <cmdSendAnswer>
     e40:	80 e0       	ldi	r24, 0x00	; 0
     e42:	0f 91       	pop	r16
     e44:	ff 90       	pop	r15
     e46:	ef 90       	pop	r14
     e48:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000eb0 <cmdGetVersion>:
     eb0:	ef 92       	push	r14
     eb2:	ff 92       	push	r15
     eb4:	0f 93       	push	r16
     eb6:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <buildVer>
     eba:	7c 01       	movw	r14, r24
     ebc:	01 e1       	ldi	r16, 0x11	; 17
     ebe:	20 e0       	ldi	r18, 0x00	; 0
     ec0:	44 e0       	ldi	r20, 0x04	; 4
     ec2:	61 e0       	ldi	r22, 0x01	; 1
     ec4:	83 e9       	ldi	r24, 0x93	; 147
     ec6:	92 e0       	ldi	r25, 0x02	; 2
     ec8:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     ecc:	83 e9       	ldi	r24, 0x93	; 147
     ece:	92 e0       	ldi	r25, 0x02	; 2
     ed0:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     ed4:	80 e0       	ldi	r24, 0x00	; 0
     ed6:	0f 91       	pop	r16
     ed8:	ff 90       	pop	r15
     eda:	ef 90       	pop	r14
     edc:	08 95       	ret
||||||| .r47
00000e56 <cmdGetVersion>:
     e56:	ef 92       	push	r14
     e58:	ff 92       	push	r15
     e5a:	0f 93       	push	r16
     e5c:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <buildVer>
     e60:	7c 01       	movw	r14, r24
     e62:	01 e1       	ldi	r16, 0x11	; 17
     e64:	20 e0       	ldi	r18, 0x00	; 0
     e66:	44 e0       	ldi	r20, 0x04	; 4
     e68:	61 e0       	ldi	r22, 0x01	; 1
     e6a:	8d e6       	ldi	r24, 0x6D	; 109
     e6c:	96 e0       	ldi	r25, 0x06	; 6
     e6e:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     e72:	8d e6       	ldi	r24, 0x6D	; 109
     e74:	96 e0       	ldi	r25, 0x06	; 6
     e76:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     e7a:	80 e0       	ldi	r24, 0x00	; 0
     e7c:	0f 91       	pop	r16
     e7e:	ff 90       	pop	r15
     e80:	ef 90       	pop	r14
     e82:	08 95       	ret
=======
00000e4a <cmdGetVersion>:
     e4a:	ef 92       	push	r14
     e4c:	ff 92       	push	r15
     e4e:	0f 93       	push	r16
     e50:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <buildVer>
     e54:	7c 01       	movw	r14, r24
     e56:	01 e1       	ldi	r16, 0x11	; 17
     e58:	20 e0       	ldi	r18, 0x00	; 0
     e5a:	44 e0       	ldi	r20, 0x04	; 4
     e5c:	61 e0       	ldi	r22, 0x01	; 1
     e5e:	83 e7       	ldi	r24, 0x73	; 115
     e60:	96 e0       	ldi	r25, 0x06	; 6
     e62:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
     e66:	83 e7       	ldi	r24, 0x73	; 115
     e68:	96 e0       	ldi	r25, 0x06	; 6
     e6a:	0e 94 16 02 	call	0x42c	; 0x42c <cmdSendAnswer>
     e6e:	80 e0       	ldi	r24, 0x00	; 0
     e70:	0f 91       	pop	r16
     e72:	ff 90       	pop	r15
     e74:	ef 90       	pop	r14
     e76:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000ede <cmdDisplay>:
     ede:	ef 92       	push	r14
     ee0:	ff 92       	push	r15
     ee2:	0f 93       	push	r16
     ee4:	cf 93       	push	r28
     ee6:	df 93       	push	r29
     ee8:	ec 01       	movw	r28, r24
     eea:	86 e9       	ldi	r24, 0x96	; 150
     eec:	90 e0       	ldi	r25, 0x00	; 0
     eee:	0e 94 2c 02 	call	0x458	; 0x458 <selectFont>
     ef2:	ec 81       	ldd	r30, Y+4	; 0x04
     ef4:	fd 81       	ldd	r31, Y+5	; 0x05
     ef6:	cf 01       	movw	r24, r30
     ef8:	01 96       	adiw	r24, 0x01	; 1
     efa:	9d 83       	std	Y+5, r25	; 0x05
     efc:	8c 83       	std	Y+4, r24	; 0x04
     efe:	80 81       	ld	r24, Z
     f00:	88 23       	and	r24, r24
     f02:	19 f0       	breq	.+6      	; 0xf0a <cmdDisplay+0x2c>
     f04:	81 30       	cpi	r24, 0x01	; 1
     f06:	c9 f0       	breq	.+50     	; 0xf3a <cmdDisplay+0x5c>
     f08:	31 c0       	rjmp	.+98     	; 0xf6c <cmdDisplay+0x8e>
     f0a:	82 e8       	ldi	r24, 0x82	; 130
     f0c:	90 e0       	ldi	r25, 0x00	; 0
     f0e:	0e 94 2c 02 	call	0x458	; 0x458 <selectFont>
     f12:	80 e3       	ldi	r24, 0x30	; 48
     f14:	e0 e6       	ldi	r30, 0x60	; 96
     f16:	f0 e0       	ldi	r31, 0x00	; 0
     f18:	80 83       	st	Z, r24
     f1a:	81 83       	std	Z+1, r24	; 0x01
     f1c:	82 83       	std	Z+2, r24	; 0x02
     f1e:	83 83       	std	Z+3, r24	; 0x03
     f20:	2f ef       	ldi	r18, 0xFF	; 255
     f22:	39 e6       	ldi	r19, 0x69	; 105
     f24:	98 e1       	ldi	r25, 0x18	; 24
     f26:	21 50       	subi	r18, 0x01	; 1
     f28:	30 40       	sbci	r19, 0x00	; 0
     f2a:	90 40       	sbci	r25, 0x00	; 0
     f2c:	e1 f7       	brne	.-8      	; 0xf26 <cmdDisplay+0x48>
     f2e:	00 c0       	rjmp	.+0      	; 0xf30 <cmdDisplay+0x52>
     f30:	00 00       	nop
     f32:	8f 5f       	subi	r24, 0xFF	; 255
     f34:	87 33       	cpi	r24, 0x37	; 55
     f36:	81 f7       	brne	.-32     	; 0xf18 <cmdDisplay+0x3a>
     f38:	19 c0       	rjmp	.+50     	; 0xf6c <cmdDisplay+0x8e>
     f3a:	e0 e6       	ldi	r30, 0x60	; 96
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	24 e6       	ldi	r18, 0x64	; 100
     f40:	30 e0       	ldi	r19, 0x00	; 0
     f42:	ac 81       	ldd	r26, Y+4	; 0x04
     f44:	bd 81       	ldd	r27, Y+5	; 0x05
     f46:	cd 01       	movw	r24, r26
     f48:	01 96       	adiw	r24, 0x01	; 1
     f4a:	9d 83       	std	Y+5, r25	; 0x05
     f4c:	8c 83       	std	Y+4, r24	; 0x04
     f4e:	8c 91       	ld	r24, X
     f50:	80 5d       	subi	r24, 0xD0	; 208
     f52:	81 93       	st	Z+, r24
     f54:	2e 17       	cp	r18, r30
     f56:	3f 07       	cpc	r19, r31
     f58:	a1 f7       	brne	.-24     	; 0xf42 <cmdDisplay+0x64>
     f5a:	2f ef       	ldi	r18, 0xFF	; 255
     f5c:	3d e3       	ldi	r19, 0x3D	; 61
     f5e:	89 e4       	ldi	r24, 0x49	; 73
     f60:	21 50       	subi	r18, 0x01	; 1
     f62:	30 40       	sbci	r19, 0x00	; 0
     f64:	80 40       	sbci	r24, 0x00	; 0
     f66:	e1 f7       	brne	.-8      	; 0xf60 <cmdDisplay+0x82>
     f68:	00 c0       	rjmp	.+0      	; 0xf6a <cmdDisplay+0x8c>
     f6a:	00 00       	nop
     f6c:	e1 2c       	mov	r14, r1
     f6e:	f1 2c       	mov	r15, r1
     f70:	00 e0       	ldi	r16, 0x00	; 0
     f72:	20 e0       	ldi	r18, 0x00	; 0
     f74:	40 e0       	ldi	r20, 0x00	; 0
     f76:	62 e0       	ldi	r22, 0x02	; 2
     f78:	83 e9       	ldi	r24, 0x93	; 147
     f7a:	92 e0       	ldi	r25, 0x02	; 2
     f7c:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     f80:	83 e9       	ldi	r24, 0x93	; 147
     f82:	92 e0       	ldi	r25, 0x02	; 2
     f84:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     f88:	80 e0       	ldi	r24, 0x00	; 0
     f8a:	df 91       	pop	r29
     f8c:	cf 91       	pop	r28
     f8e:	0f 91       	pop	r16
     f90:	ff 90       	pop	r15
     f92:	ef 90       	pop	r14
     f94:	08 95       	ret
||||||| .r47
00000e84 <cmdDisplay>:
     e84:	ef 92       	push	r14
     e86:	ff 92       	push	r15
     e88:	0f 93       	push	r16
     e8a:	cf 93       	push	r28
     e8c:	df 93       	push	r29
     e8e:	ec 01       	movw	r28, r24
     e90:	86 e9       	ldi	r24, 0x96	; 150
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	0e 94 2c 02 	call	0x458	; 0x458 <selectFont>
     e98:	ec 81       	ldd	r30, Y+4	; 0x04
     e9a:	fd 81       	ldd	r31, Y+5	; 0x05
     e9c:	cf 01       	movw	r24, r30
     e9e:	01 96       	adiw	r24, 0x01	; 1
     ea0:	9d 83       	std	Y+5, r25	; 0x05
     ea2:	8c 83       	std	Y+4, r24	; 0x04
     ea4:	80 81       	ld	r24, Z
     ea6:	88 23       	and	r24, r24
     ea8:	19 f0       	breq	.+6      	; 0xeb0 <cmdDisplay+0x2c>
     eaa:	81 30       	cpi	r24, 0x01	; 1
     eac:	c9 f0       	breq	.+50     	; 0xee0 <cmdDisplay+0x5c>
     eae:	31 c0       	rjmp	.+98     	; 0xf12 <cmdDisplay+0x8e>
     eb0:	82 e8       	ldi	r24, 0x82	; 130
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	0e 94 2c 02 	call	0x458	; 0x458 <selectFont>
     eb8:	80 e3       	ldi	r24, 0x30	; 48
     eba:	e0 e6       	ldi	r30, 0x60	; 96
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 83       	st	Z, r24
     ec0:	81 83       	std	Z+1, r24	; 0x01
     ec2:	82 83       	std	Z+2, r24	; 0x02
     ec4:	83 83       	std	Z+3, r24	; 0x03
     ec6:	2f ef       	ldi	r18, 0xFF	; 255
     ec8:	39 e6       	ldi	r19, 0x69	; 105
     eca:	98 e1       	ldi	r25, 0x18	; 24
     ecc:	21 50       	subi	r18, 0x01	; 1
     ece:	30 40       	sbci	r19, 0x00	; 0
     ed0:	90 40       	sbci	r25, 0x00	; 0
     ed2:	e1 f7       	brne	.-8      	; 0xecc <cmdDisplay+0x48>
     ed4:	00 c0       	rjmp	.+0      	; 0xed6 <cmdDisplay+0x52>
     ed6:	00 00       	nop
     ed8:	8f 5f       	subi	r24, 0xFF	; 255
     eda:	87 33       	cpi	r24, 0x37	; 55
     edc:	81 f7       	brne	.-32     	; 0xebe <cmdDisplay+0x3a>
     ede:	19 c0       	rjmp	.+50     	; 0xf12 <cmdDisplay+0x8e>
     ee0:	e0 e6       	ldi	r30, 0x60	; 96
     ee2:	f0 e0       	ldi	r31, 0x00	; 0
     ee4:	24 e6       	ldi	r18, 0x64	; 100
     ee6:	30 e0       	ldi	r19, 0x00	; 0
     ee8:	ac 81       	ldd	r26, Y+4	; 0x04
     eea:	bd 81       	ldd	r27, Y+5	; 0x05
     eec:	cd 01       	movw	r24, r26
     eee:	01 96       	adiw	r24, 0x01	; 1
     ef0:	9d 83       	std	Y+5, r25	; 0x05
     ef2:	8c 83       	std	Y+4, r24	; 0x04
     ef4:	8c 91       	ld	r24, X
     ef6:	80 5d       	subi	r24, 0xD0	; 208
     ef8:	81 93       	st	Z+, r24
     efa:	2e 17       	cp	r18, r30
     efc:	3f 07       	cpc	r19, r31
     efe:	a1 f7       	brne	.-24     	; 0xee8 <cmdDisplay+0x64>
     f00:	2f ef       	ldi	r18, 0xFF	; 255
     f02:	3d e3       	ldi	r19, 0x3D	; 61
     f04:	89 e4       	ldi	r24, 0x49	; 73
     f06:	21 50       	subi	r18, 0x01	; 1
     f08:	30 40       	sbci	r19, 0x00	; 0
     f0a:	80 40       	sbci	r24, 0x00	; 0
     f0c:	e1 f7       	brne	.-8      	; 0xf06 <cmdDisplay+0x82>
     f0e:	00 c0       	rjmp	.+0      	; 0xf10 <cmdDisplay+0x8c>
     f10:	00 00       	nop
     f12:	e1 2c       	mov	r14, r1
     f14:	f1 2c       	mov	r15, r1
     f16:	00 e0       	ldi	r16, 0x00	; 0
     f18:	20 e0       	ldi	r18, 0x00	; 0
     f1a:	40 e0       	ldi	r20, 0x00	; 0
     f1c:	62 e0       	ldi	r22, 0x02	; 2
     f1e:	8d e6       	ldi	r24, 0x6D	; 109
     f20:	96 e0       	ldi	r25, 0x06	; 6
     f22:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     f26:	8d e6       	ldi	r24, 0x6D	; 109
     f28:	96 e0       	ldi	r25, 0x06	; 6
     f2a:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     f2e:	80 e0       	ldi	r24, 0x00	; 0
     f30:	df 91       	pop	r29
     f32:	cf 91       	pop	r28
     f34:	0f 91       	pop	r16
     f36:	ff 90       	pop	r15
     f38:	ef 90       	pop	r14
     f3a:	08 95       	ret
=======
00000e78 <cmdDisplay>:
     e78:	ef 92       	push	r14
     e7a:	ff 92       	push	r15
     e7c:	0f 93       	push	r16
     e7e:	cf 93       	push	r28
     e80:	df 93       	push	r29
     e82:	ec 01       	movw	r28, r24
     e84:	88 e9       	ldi	r24, 0x98	; 152
     e86:	90 e0       	ldi	r25, 0x00	; 0
     e88:	0e 94 28 02 	call	0x450	; 0x450 <selectFont>
     e8c:	ec 81       	ldd	r30, Y+4	; 0x04
     e8e:	fd 81       	ldd	r31, Y+5	; 0x05
     e90:	cf 01       	movw	r24, r30
     e92:	01 96       	adiw	r24, 0x01	; 1
     e94:	9d 83       	std	Y+5, r25	; 0x05
     e96:	8c 83       	std	Y+4, r24	; 0x04
     e98:	80 81       	ld	r24, Z
     e9a:	88 23       	and	r24, r24
     e9c:	19 f0       	breq	.+6      	; 0xea4 <cmdDisplay+0x2c>
     e9e:	81 30       	cpi	r24, 0x01	; 1
     ea0:	c9 f0       	breq	.+50     	; 0xed4 <cmdDisplay+0x5c>
     ea2:	31 c0       	rjmp	.+98     	; 0xf06 <cmdDisplay+0x8e>
     ea4:	84 e8       	ldi	r24, 0x84	; 132
     ea6:	90 e0       	ldi	r25, 0x00	; 0
     ea8:	0e 94 28 02 	call	0x450	; 0x450 <selectFont>
     eac:	80 e3       	ldi	r24, 0x30	; 48
     eae:	e0 e6       	ldi	r30, 0x60	; 96
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 83       	st	Z, r24
     eb4:	81 83       	std	Z+1, r24	; 0x01
     eb6:	82 83       	std	Z+2, r24	; 0x02
     eb8:	83 83       	std	Z+3, r24	; 0x03
     eba:	2f ef       	ldi	r18, 0xFF	; 255
     ebc:	39 e6       	ldi	r19, 0x69	; 105
     ebe:	98 e1       	ldi	r25, 0x18	; 24
     ec0:	21 50       	subi	r18, 0x01	; 1
     ec2:	30 40       	sbci	r19, 0x00	; 0
     ec4:	90 40       	sbci	r25, 0x00	; 0
     ec6:	e1 f7       	brne	.-8      	; 0xec0 <cmdDisplay+0x48>
     ec8:	00 c0       	rjmp	.+0      	; 0xeca <cmdDisplay+0x52>
     eca:	00 00       	nop
     ecc:	8f 5f       	subi	r24, 0xFF	; 255
     ece:	87 33       	cpi	r24, 0x37	; 55
     ed0:	81 f7       	brne	.-32     	; 0xeb2 <cmdDisplay+0x3a>
     ed2:	19 c0       	rjmp	.+50     	; 0xf06 <cmdDisplay+0x8e>
     ed4:	e0 e6       	ldi	r30, 0x60	; 96
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	24 e6       	ldi	r18, 0x64	; 100
     eda:	30 e0       	ldi	r19, 0x00	; 0
     edc:	ac 81       	ldd	r26, Y+4	; 0x04
     ede:	bd 81       	ldd	r27, Y+5	; 0x05
     ee0:	cd 01       	movw	r24, r26
     ee2:	01 96       	adiw	r24, 0x01	; 1
     ee4:	9d 83       	std	Y+5, r25	; 0x05
     ee6:	8c 83       	std	Y+4, r24	; 0x04
     ee8:	8c 91       	ld	r24, X
     eea:	80 5d       	subi	r24, 0xD0	; 208
     eec:	81 93       	st	Z+, r24
     eee:	2e 17       	cp	r18, r30
     ef0:	3f 07       	cpc	r19, r31
     ef2:	a1 f7       	brne	.-24     	; 0xedc <cmdDisplay+0x64>
     ef4:	2f ef       	ldi	r18, 0xFF	; 255
     ef6:	3d e3       	ldi	r19, 0x3D	; 61
     ef8:	89 e4       	ldi	r24, 0x49	; 73
     efa:	21 50       	subi	r18, 0x01	; 1
     efc:	30 40       	sbci	r19, 0x00	; 0
     efe:	80 40       	sbci	r24, 0x00	; 0
     f00:	e1 f7       	brne	.-8      	; 0xefa <cmdDisplay+0x82>
     f02:	00 c0       	rjmp	.+0      	; 0xf04 <cmdDisplay+0x8c>
     f04:	00 00       	nop
     f06:	e1 2c       	mov	r14, r1
     f08:	f1 2c       	mov	r15, r1
     f0a:	00 e0       	ldi	r16, 0x00	; 0
     f0c:	20 e0       	ldi	r18, 0x00	; 0
     f0e:	40 e0       	ldi	r20, 0x00	; 0
     f10:	62 e0       	ldi	r22, 0x02	; 2
     f12:	83 e7       	ldi	r24, 0x73	; 115
     f14:	96 e0       	ldi	r25, 0x06	; 6
     f16:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
     f1a:	83 e7       	ldi	r24, 0x73	; 115
     f1c:	96 e0       	ldi	r25, 0x06	; 6
     f1e:	0e 94 16 02 	call	0x42c	; 0x42c <cmdSendAnswer>
     f22:	80 e0       	ldi	r24, 0x00	; 0
     f24:	df 91       	pop	r29
     f26:	cf 91       	pop	r28
     f28:	0f 91       	pop	r16
     f2a:	ff 90       	pop	r15
     f2c:	ef 90       	pop	r14
     f2e:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000f96 <cmdSetTime>:
     f96:	ef 92       	push	r14
     f98:	ff 92       	push	r15
     f9a:	0f 93       	push	r16
     f9c:	fc 01       	movw	r30, r24
     f9e:	20 81       	ld	r18, Z
     fa0:	23 30       	cpi	r18, 0x03	; 3
     fa2:	19 f5       	brne	.+70     	; 0xfea <cmdSetTime+0x54>
     fa4:	a4 81       	ldd	r26, Z+4	; 0x04
     fa6:	b5 81       	ldd	r27, Z+5	; 0x05
     fa8:	cd 01       	movw	r24, r26
     faa:	01 96       	adiw	r24, 0x01	; 1
     fac:	95 83       	std	Z+5, r25	; 0x05
     fae:	84 83       	std	Z+4, r24	; 0x04
     fb0:	8c 91       	ld	r24, X
     fb2:	9d 01       	movw	r18, r26
     fb4:	2e 5f       	subi	r18, 0xFE	; 254
     fb6:	3f 4f       	sbci	r19, 0xFF	; 255
     fb8:	35 83       	std	Z+5, r19	; 0x05
     fba:	24 83       	std	Z+4, r18	; 0x04
     fbc:	12 96       	adiw	r26, 0x02	; 2
     fbe:	4c 91       	ld	r20, X
     fc0:	12 97       	sbiw	r26, 0x02	; 2
     fc2:	11 96       	adiw	r26, 0x01	; 1
     fc4:	6c 91       	ld	r22, X
     fc6:	0e 94 97 03 	call	0x72e	; 0x72e <rtcSetTime>
     fca:	e1 2c       	mov	r14, r1
     fcc:	f1 2c       	mov	r15, r1
     fce:	00 e0       	ldi	r16, 0x00	; 0
     fd0:	20 e0       	ldi	r18, 0x00	; 0
     fd2:	40 e0       	ldi	r20, 0x00	; 0
     fd4:	63 e0       	ldi	r22, 0x03	; 3
     fd6:	83 e9       	ldi	r24, 0x93	; 147
     fd8:	92 e0       	ldi	r25, 0x02	; 2
     fda:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     fde:	83 e9       	ldi	r24, 0x93	; 147
     fe0:	92 e0       	ldi	r25, 0x02	; 2
     fe2:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     fe6:	80 e0       	ldi	r24, 0x00	; 0
     fe8:	01 c0       	rjmp	.+2      	; 0xfec <cmdSetTime+0x56>
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	0f 91       	pop	r16
     fee:	ff 90       	pop	r15
     ff0:	ef 90       	pop	r14
     ff2:	08 95       	ret
||||||| .r47
00000f3c <cmdSetTime>:
     f3c:	ef 92       	push	r14
     f3e:	ff 92       	push	r15
     f40:	0f 93       	push	r16
     f42:	fc 01       	movw	r30, r24
     f44:	20 81       	ld	r18, Z
     f46:	23 30       	cpi	r18, 0x03	; 3
     f48:	19 f5       	brne	.+70     	; 0xf90 <cmdSetTime+0x54>
     f4a:	a4 81       	ldd	r26, Z+4	; 0x04
     f4c:	b5 81       	ldd	r27, Z+5	; 0x05
     f4e:	cd 01       	movw	r24, r26
     f50:	01 96       	adiw	r24, 0x01	; 1
     f52:	95 83       	std	Z+5, r25	; 0x05
     f54:	84 83       	std	Z+4, r24	; 0x04
     f56:	8c 91       	ld	r24, X
     f58:	9d 01       	movw	r18, r26
     f5a:	2e 5f       	subi	r18, 0xFE	; 254
     f5c:	3f 4f       	sbci	r19, 0xFF	; 255
     f5e:	35 83       	std	Z+5, r19	; 0x05
     f60:	24 83       	std	Z+4, r18	; 0x04
     f62:	12 96       	adiw	r26, 0x02	; 2
     f64:	4c 91       	ld	r20, X
     f66:	12 97       	sbiw	r26, 0x02	; 2
     f68:	11 96       	adiw	r26, 0x01	; 1
     f6a:	6c 91       	ld	r22, X
     f6c:	0e 94 97 03 	call	0x72e	; 0x72e <rtcSetTime>
     f70:	e1 2c       	mov	r14, r1
     f72:	f1 2c       	mov	r15, r1
     f74:	00 e0       	ldi	r16, 0x00	; 0
     f76:	20 e0       	ldi	r18, 0x00	; 0
     f78:	40 e0       	ldi	r20, 0x00	; 0
     f7a:	63 e0       	ldi	r22, 0x03	; 3
     f7c:	8d e6       	ldi	r24, 0x6D	; 109
     f7e:	96 e0       	ldi	r25, 0x06	; 6
     f80:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
     f84:	8d e6       	ldi	r24, 0x6D	; 109
     f86:	96 e0       	ldi	r25, 0x06	; 6
     f88:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
     f8c:	80 e0       	ldi	r24, 0x00	; 0
     f8e:	01 c0       	rjmp	.+2      	; 0xf92 <cmdSetTime+0x56>
     f90:	81 e0       	ldi	r24, 0x01	; 1
     f92:	0f 91       	pop	r16
     f94:	ff 90       	pop	r15
     f96:	ef 90       	pop	r14
     f98:	08 95       	ret
=======
00000f30 <cmdSetTime>:
     f30:	ef 92       	push	r14
     f32:	ff 92       	push	r15
     f34:	0f 93       	push	r16
     f36:	fc 01       	movw	r30, r24
     f38:	20 81       	ld	r18, Z
     f3a:	23 30       	cpi	r18, 0x03	; 3
     f3c:	19 f5       	brne	.+70     	; 0xf84 <cmdSetTime+0x54>
     f3e:	a4 81       	ldd	r26, Z+4	; 0x04
     f40:	b5 81       	ldd	r27, Z+5	; 0x05
     f42:	cd 01       	movw	r24, r26
     f44:	01 96       	adiw	r24, 0x01	; 1
     f46:	95 83       	std	Z+5, r25	; 0x05
     f48:	84 83       	std	Z+4, r24	; 0x04
     f4a:	8c 91       	ld	r24, X
     f4c:	9d 01       	movw	r18, r26
     f4e:	2e 5f       	subi	r18, 0xFE	; 254
     f50:	3f 4f       	sbci	r19, 0xFF	; 255
     f52:	35 83       	std	Z+5, r19	; 0x05
     f54:	24 83       	std	Z+4, r18	; 0x04
     f56:	12 96       	adiw	r26, 0x02	; 2
     f58:	4c 91       	ld	r20, X
     f5a:	12 97       	sbiw	r26, 0x02	; 2
     f5c:	11 96       	adiw	r26, 0x01	; 1
     f5e:	6c 91       	ld	r22, X
     f60:	0e 94 93 03 	call	0x726	; 0x726 <rtcSetTime>
     f64:	e1 2c       	mov	r14, r1
     f66:	f1 2c       	mov	r15, r1
     f68:	00 e0       	ldi	r16, 0x00	; 0
     f6a:	20 e0       	ldi	r18, 0x00	; 0
     f6c:	40 e0       	ldi	r20, 0x00	; 0
     f6e:	63 e0       	ldi	r22, 0x03	; 3
     f70:	83 e7       	ldi	r24, 0x73	; 115
     f72:	96 e0       	ldi	r25, 0x06	; 6
     f74:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
     f78:	83 e7       	ldi	r24, 0x73	; 115
     f7a:	96 e0       	ldi	r25, 0x06	; 6
     f7c:	0e 94 16 02 	call	0x42c	; 0x42c <cmdSendAnswer>
     f80:	80 e0       	ldi	r24, 0x00	; 0
     f82:	01 c0       	rjmp	.+2      	; 0xf86 <cmdSetTime+0x56>
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	0f 91       	pop	r16
     f88:	ff 90       	pop	r15
     f8a:	ef 90       	pop	r14
     f8c:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00000ff4 <cmdReadRtc>:
     ff4:	ef 92       	push	r14
     ff6:	ff 92       	push	r15
     ff8:	0f 93       	push	r16
     ffa:	1f 93       	push	r17
     ffc:	cf 93       	push	r28
     ffe:	df 93       	push	r29
    1000:	00 d0       	rcall	.+0      	; 0x1002 <cmdReadRtc+0xe>
    1002:	00 d0       	rcall	.+0      	; 0x1004 <cmdReadRtc+0x10>
    1004:	00 d0       	rcall	.+0      	; 0x1006 <cmdReadRtc+0x12>
    1006:	cd b7       	in	r28, 0x3d	; 61
    1008:	de b7       	in	r29, 0x3e	; 62
    100a:	06 e8       	ldi	r16, 0x86	; 134
    100c:	12 e0       	ldi	r17, 0x02	; 2
    100e:	f8 01       	movw	r30, r16
    1010:	82 81       	ldd	r24, Z+2	; 0x02
    1012:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
    1016:	89 83       	std	Y+1, r24	; 0x01
    1018:	f8 01       	movw	r30, r16
    101a:	81 81       	ldd	r24, Z+1	; 0x01
    101c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
    1020:	8a 83       	std	Y+2, r24	; 0x02
    1022:	f8 01       	movw	r30, r16
    1024:	80 81       	ld	r24, Z
    1026:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
    102a:	8b 83       	std	Y+3, r24	; 0x03
    102c:	f8 01       	movw	r30, r16
    102e:	84 81       	ldd	r24, Z+4	; 0x04
    1030:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
    1034:	8c 83       	std	Y+4, r24	; 0x04
    1036:	f8 01       	movw	r30, r16
    1038:	83 81       	ldd	r24, Z+3	; 0x03
    103a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
    103e:	8d 83       	std	Y+5, r24	; 0x05
    1040:	f8 01       	movw	r30, r16
    1042:	86 81       	ldd	r24, Z+6	; 0x06
    1044:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
    1048:	8e 83       	std	Y+6, r24	; 0x06
    104a:	ce 01       	movw	r24, r28
    104c:	01 96       	adiw	r24, 0x01	; 1
    104e:	7c 01       	movw	r14, r24
    1050:	06 e0       	ldi	r16, 0x06	; 6
    1052:	20 e0       	ldi	r18, 0x00	; 0
    1054:	40 e0       	ldi	r20, 0x00	; 0
    1056:	64 e0       	ldi	r22, 0x04	; 4
    1058:	83 e9       	ldi	r24, 0x93	; 147
    105a:	92 e0       	ldi	r25, 0x02	; 2
    105c:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
    1060:	83 e9       	ldi	r24, 0x93	; 147
    1062:	92 e0       	ldi	r25, 0x02	; 2
    1064:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
    1068:	80 e0       	ldi	r24, 0x00	; 0
    106a:	26 96       	adiw	r28, 0x06	; 6
    106c:	0f b6       	in	r0, 0x3f	; 63
    106e:	f8 94       	cli
    1070:	de bf       	out	0x3e, r29	; 62
    1072:	0f be       	out	0x3f, r0	; 63
    1074:	cd bf       	out	0x3d, r28	; 61
    1076:	df 91       	pop	r29
    1078:	cf 91       	pop	r28
    107a:	1f 91       	pop	r17
    107c:	0f 91       	pop	r16
    107e:	ff 90       	pop	r15
    1080:	ef 90       	pop	r14
    1082:	08 95       	ret
||||||| .r47
00000f9a <cmdReadRtc>:
     f9a:	ef 92       	push	r14
     f9c:	ff 92       	push	r15
     f9e:	0f 93       	push	r16
     fa0:	1f 93       	push	r17
     fa2:	cf 93       	push	r28
     fa4:	df 93       	push	r29
     fa6:	00 d0       	rcall	.+0      	; 0xfa8 <cmdReadRtc+0xe>
     fa8:	00 d0       	rcall	.+0      	; 0xfaa <cmdReadRtc+0x10>
     faa:	00 d0       	rcall	.+0      	; 0xfac <cmdReadRtc+0x12>
     fac:	cd b7       	in	r28, 0x3d	; 61
     fae:	de b7       	in	r29, 0x3e	; 62
     fb0:	00 e6       	ldi	r16, 0x60	; 96
     fb2:	16 e0       	ldi	r17, 0x06	; 6
     fb4:	f8 01       	movw	r30, r16
     fb6:	82 81       	ldd	r24, Z+2	; 0x02
     fb8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
     fbc:	89 83       	std	Y+1, r24	; 0x01
     fbe:	f8 01       	movw	r30, r16
     fc0:	81 81       	ldd	r24, Z+1	; 0x01
     fc2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
     fc6:	8a 83       	std	Y+2, r24	; 0x02
     fc8:	f8 01       	movw	r30, r16
     fca:	80 81       	ld	r24, Z
     fcc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
     fd0:	8b 83       	std	Y+3, r24	; 0x03
     fd2:	f8 01       	movw	r30, r16
     fd4:	84 81       	ldd	r24, Z+4	; 0x04
     fd6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
     fda:	8c 83       	std	Y+4, r24	; 0x04
     fdc:	f8 01       	movw	r30, r16
     fde:	83 81       	ldd	r24, Z+3	; 0x03
     fe0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
     fe4:	8d 83       	std	Y+5, r24	; 0x05
     fe6:	f8 01       	movw	r30, r16
     fe8:	86 81       	ldd	r24, Z+6	; 0x06
     fea:	0e 94 79 03 	call	0x6f2	; 0x6f2 <rtcBcdToDec>
     fee:	8e 83       	std	Y+6, r24	; 0x06
     ff0:	ce 01       	movw	r24, r28
     ff2:	01 96       	adiw	r24, 0x01	; 1
     ff4:	7c 01       	movw	r14, r24
     ff6:	06 e0       	ldi	r16, 0x06	; 6
     ff8:	20 e0       	ldi	r18, 0x00	; 0
     ffa:	40 e0       	ldi	r20, 0x00	; 0
     ffc:	64 e0       	ldi	r22, 0x04	; 4
     ffe:	8d e6       	ldi	r24, 0x6D	; 109
    1000:	96 e0       	ldi	r25, 0x06	; 6
    1002:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
    1006:	8d e6       	ldi	r24, 0x6D	; 109
    1008:	96 e0       	ldi	r25, 0x06	; 6
    100a:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
    100e:	80 e0       	ldi	r24, 0x00	; 0
    1010:	26 96       	adiw	r28, 0x06	; 6
    1012:	0f b6       	in	r0, 0x3f	; 63
    1014:	f8 94       	cli
    1016:	de bf       	out	0x3e, r29	; 62
    1018:	0f be       	out	0x3f, r0	; 63
    101a:	cd bf       	out	0x3d, r28	; 61
    101c:	df 91       	pop	r29
    101e:	cf 91       	pop	r28
    1020:	1f 91       	pop	r17
    1022:	0f 91       	pop	r16
    1024:	ff 90       	pop	r15
    1026:	ef 90       	pop	r14
    1028:	08 95       	ret
=======
00000f8e <cmdReadRtc>:
     f8e:	ef 92       	push	r14
     f90:	ff 92       	push	r15
     f92:	0f 93       	push	r16
     f94:	1f 93       	push	r17
     f96:	cf 93       	push	r28
     f98:	df 93       	push	r29
     f9a:	00 d0       	rcall	.+0      	; 0xf9c <cmdReadRtc+0xe>
     f9c:	00 d0       	rcall	.+0      	; 0xf9e <cmdReadRtc+0x10>
     f9e:	00 d0       	rcall	.+0      	; 0xfa0 <cmdReadRtc+0x12>
     fa0:	cd b7       	in	r28, 0x3d	; 61
     fa2:	de b7       	in	r29, 0x3e	; 62
     fa4:	06 e6       	ldi	r16, 0x66	; 102
     fa6:	16 e0       	ldi	r17, 0x06	; 6
     fa8:	f8 01       	movw	r30, r16
     faa:	82 81       	ldd	r24, Z+2	; 0x02
     fac:	0e 94 75 03 	call	0x6ea	; 0x6ea <rtcBcdToDec>
     fb0:	89 83       	std	Y+1, r24	; 0x01
     fb2:	f8 01       	movw	r30, r16
     fb4:	81 81       	ldd	r24, Z+1	; 0x01
     fb6:	0e 94 75 03 	call	0x6ea	; 0x6ea <rtcBcdToDec>
     fba:	8a 83       	std	Y+2, r24	; 0x02
     fbc:	f8 01       	movw	r30, r16
     fbe:	80 81       	ld	r24, Z
     fc0:	0e 94 75 03 	call	0x6ea	; 0x6ea <rtcBcdToDec>
     fc4:	8b 83       	std	Y+3, r24	; 0x03
     fc6:	f8 01       	movw	r30, r16
     fc8:	84 81       	ldd	r24, Z+4	; 0x04
     fca:	0e 94 75 03 	call	0x6ea	; 0x6ea <rtcBcdToDec>
     fce:	8c 83       	std	Y+4, r24	; 0x04
     fd0:	f8 01       	movw	r30, r16
     fd2:	83 81       	ldd	r24, Z+3	; 0x03
     fd4:	0e 94 75 03 	call	0x6ea	; 0x6ea <rtcBcdToDec>
     fd8:	8d 83       	std	Y+5, r24	; 0x05
     fda:	f8 01       	movw	r30, r16
     fdc:	86 81       	ldd	r24, Z+6	; 0x06
     fde:	0e 94 75 03 	call	0x6ea	; 0x6ea <rtcBcdToDec>
     fe2:	8e 83       	std	Y+6, r24	; 0x06
     fe4:	ce 01       	movw	r24, r28
     fe6:	01 96       	adiw	r24, 0x01	; 1
     fe8:	7c 01       	movw	r14, r24
     fea:	06 e0       	ldi	r16, 0x06	; 6
     fec:	20 e0       	ldi	r18, 0x00	; 0
     fee:	40 e0       	ldi	r20, 0x00	; 0
     ff0:	64 e0       	ldi	r22, 0x04	; 4
     ff2:	83 e7       	ldi	r24, 0x73	; 115
     ff4:	96 e0       	ldi	r25, 0x06	; 6
     ff6:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
     ffa:	83 e7       	ldi	r24, 0x73	; 115
     ffc:	96 e0       	ldi	r25, 0x06	; 6
     ffe:	0e 94 16 02 	call	0x42c	; 0x42c <cmdSendAnswer>
    1002:	80 e0       	ldi	r24, 0x00	; 0
    1004:	26 96       	adiw	r28, 0x06	; 6
    1006:	0f b6       	in	r0, 0x3f	; 63
    1008:	f8 94       	cli
    100a:	de bf       	out	0x3e, r29	; 62
    100c:	0f be       	out	0x3f, r0	; 63
    100e:	cd bf       	out	0x3d, r28	; 61
    1010:	df 91       	pop	r29
    1012:	cf 91       	pop	r28
    1014:	1f 91       	pop	r17
    1016:	0f 91       	pop	r16
    1018:	ff 90       	pop	r15
    101a:	ef 90       	pop	r14
    101c:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001084 <checkTempSwell>:
    1084:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <tmp102+0x2>
    1088:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <sys+0x1>
    108c:	e7 e6       	ldi	r30, 0x67	; 103
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	92 81       	ldd	r25, Z+2	; 0x02
    1092:	21 81       	ldd	r18, Z+1	; 0x01
    1094:	92 17       	cp	r25, r18
    1096:	14 f4       	brge	.+4      	; 0x109c <checkTempSwell+0x18>
    1098:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <sts3x+0x1>
    109c:	20 91 6c 00 	lds	r18, 0x006C	; 0x80006c <tmp102+0x1>
    10a0:	82 17       	cp	r24, r18
    10a2:	14 f4       	brge	.+4      	; 0x10a8 <checkTempSwell+0x24>
    10a4:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <tmp102+0x1>
    10a8:	20 91 6a 00 	lds	r18, 0x006A	; 0x80006a <sts3x+0x3>
    10ac:	29 17       	cp	r18, r25
    10ae:	14 f4       	brge	.+4      	; 0x10b4 <checkTempSwell+0x30>
    10b0:	90 93 6a 00 	sts	0x006A, r25	; 0x80006a <sts3x+0x3>
    10b4:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <tmp102+0x3>
    10b8:	98 17       	cp	r25, r24
    10ba:	14 f4       	brge	.+4      	; 0x10c0 <checkTempSwell+0x3c>
    10bc:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <tmp102+0x3>
    10c0:	08 95       	ret
||||||| .r47
0000102a <checkTempSwell>:
    102a:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <tmp102+0x2>
    102e:	80 93 56 06 	sts	0x0656, r24	; 0x800656 <sys+0x1>
    1032:	e7 e6       	ldi	r30, 0x67	; 103
    1034:	f0 e0       	ldi	r31, 0x00	; 0
    1036:	92 81       	ldd	r25, Z+2	; 0x02
    1038:	21 81       	ldd	r18, Z+1	; 0x01
    103a:	92 17       	cp	r25, r18
    103c:	14 f4       	brge	.+4      	; 0x1042 <checkTempSwell+0x18>
    103e:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <sts3x+0x1>
    1042:	20 91 6c 00 	lds	r18, 0x006C	; 0x80006c <tmp102+0x1>
    1046:	82 17       	cp	r24, r18
    1048:	14 f4       	brge	.+4      	; 0x104e <checkTempSwell+0x24>
    104a:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <tmp102+0x1>
    104e:	20 91 6a 00 	lds	r18, 0x006A	; 0x80006a <sts3x+0x3>
    1052:	29 17       	cp	r18, r25
    1054:	14 f4       	brge	.+4      	; 0x105a <checkTempSwell+0x30>
    1056:	90 93 6a 00 	sts	0x006A, r25	; 0x80006a <sts3x+0x3>
    105a:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <tmp102+0x3>
    105e:	98 17       	cp	r25, r24
    1060:	14 f4       	brge	.+4      	; 0x1066 <checkTempSwell+0x3c>
    1062:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <tmp102+0x3>
    1066:	08 95       	ret
=======
0000101e <checkTempSwell>:
    101e:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <tmp102+0x2>
    1022:	80 93 5c 06 	sts	0x065C, r24	; 0x80065c <sys+0x1>
    1026:	e7 e6       	ldi	r30, 0x67	; 103
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	92 81       	ldd	r25, Z+2	; 0x02
    102c:	21 81       	ldd	r18, Z+1	; 0x01
    102e:	92 17       	cp	r25, r18
    1030:	14 f4       	brge	.+4      	; 0x1036 <checkTempSwell+0x18>
    1032:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <sts3x+0x1>
    1036:	20 91 6c 00 	lds	r18, 0x006C	; 0x80006c <tmp102+0x1>
    103a:	82 17       	cp	r24, r18
    103c:	14 f4       	brge	.+4      	; 0x1042 <checkTempSwell+0x24>
    103e:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <tmp102+0x1>
    1042:	20 91 6a 00 	lds	r18, 0x006A	; 0x80006a <sts3x+0x3>
    1046:	29 17       	cp	r18, r25
    1048:	14 f4       	brge	.+4      	; 0x104e <checkTempSwell+0x30>
    104a:	90 93 6a 00 	sts	0x006A, r25	; 0x80006a <sts3x+0x3>
    104e:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <tmp102+0x3>
    1052:	98 17       	cp	r25, r24
    1054:	14 f4       	brge	.+4      	; 0x105a <checkTempSwell+0x3c>
    1056:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <tmp102+0x3>
    105a:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
000010c2 <timerInit>:
    10c2:	8e b5       	in	r24, 0x2e	; 46
    10c4:	89 60       	ori	r24, 0x09	; 9
    10c6:	8e bd       	out	0x2e, r24	; 46
    10c8:	89 b7       	in	r24, 0x39	; 57
    10ca:	80 61       	ori	r24, 0x10	; 16
    10cc:	89 bf       	out	0x39, r24	; 57
    10ce:	80 ed       	ldi	r24, 0xD0	; 208
    10d0:	97 e0       	ldi	r25, 0x07	; 7
    10d2:	9b bd       	out	0x2b, r25	; 43
    10d4:	8a bd       	out	0x2a, r24	; 42
    10d6:	08 95       	ret
||||||| .r47
00001068 <timerInit>:
    1068:	8e b5       	in	r24, 0x2e	; 46
    106a:	89 60       	ori	r24, 0x09	; 9
    106c:	8e bd       	out	0x2e, r24	; 46
    106e:	89 b7       	in	r24, 0x39	; 57
    1070:	80 61       	ori	r24, 0x10	; 16
    1072:	89 bf       	out	0x39, r24	; 57
    1074:	80 ed       	ldi	r24, 0xD0	; 208
    1076:	97 e0       	ldi	r25, 0x07	; 7
    1078:	9b bd       	out	0x2b, r25	; 43
    107a:	8a bd       	out	0x2a, r24	; 42
    107c:	08 95       	ret
=======
0000105c <timerInit>:
    105c:	8e b5       	in	r24, 0x2e	; 46
    105e:	89 60       	ori	r24, 0x09	; 9
    1060:	8e bd       	out	0x2e, r24	; 46
    1062:	89 b7       	in	r24, 0x39	; 57
    1064:	80 61       	ori	r24, 0x10	; 16
    1066:	89 bf       	out	0x39, r24	; 57
    1068:	80 ed       	ldi	r24, 0xD0	; 208
    106a:	97 e0       	ldi	r25, 0x07	; 7
    106c:	9b bd       	out	0x2b, r25	; 43
    106e:	8a bd       	out	0x2a, r24	; 42
    1070:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
000010d8 <eepLoad>:
||||||| .r47
0000107e <eepLoad>:
=======
00001072 <eepLoad>:
    1072:	cf 93       	push	r28
    1074:	df 93       	push	r29
    1076:	ec 01       	movw	r28, r24
    1078:	0e 94 c6 0d 	call	0x1b8c	; 0x1b8c <eeprom_read_byte>
    107c:	82 3a       	cpi	r24, 0xA2	; 162
    107e:	39 f0       	breq	.+14     	; 0x108e <eepLoad+0x1c>
    1080:	10 92 72 06 	sts	0x0672, r1	; 0x800672 <eepRAM>
    1084:	62 ea       	ldi	r22, 0xA2	; 162
    1086:	ce 01       	movw	r24, r28
    1088:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <eeprom_write_byte>
    108c:	03 c0       	rjmp	.+6      	; 0x1094 <eepLoad+0x22>
    108e:	81 e0       	ldi	r24, 0x01	; 1
    1090:	80 93 72 06 	sts	0x0672, r24	; 0x800672 <eepRAM>
    1094:	df 91       	pop	r29
    1096:	cf 91       	pop	r28
    1098:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
void eepLoad( eep_t *e )
{
    10d8:	cf 93       	push	r28
    10da:	df 93       	push	r29
    10dc:	ec 01       	movw	r28, r24
	if ( eeprom_read_byte( &e->isInit ) != 0xA2 )
    10de:	0e 94 87 0d 	call	0x1b0e	; 0x1b0e <eeprom_read_byte>
    10e2:	82 3a       	cpi	r24, 0xA2	; 162
    10e4:	39 f0       	breq	.+14     	; 0x10f4 <eepLoad+0x1c>
	{
		eepRAM.isInit = 0x00;
    10e6:	10 92 92 02 	sts	0x0292, r1	; 0x800292 <eepRAM>
		eeprom_write_byte( &e->isInit , 0xA2 );
    10ea:	62 ea       	ldi	r22, 0xA2	; 162
    10ec:	ce 01       	movw	r24, r28
    10ee:	0e 94 8f 0d 	call	0x1b1e	; 0x1b1e <eeprom_write_byte>
    10f2:	03 c0       	rjmp	.+6      	; 0x10fa <eepLoad+0x22>
	}
	else
	{
		eepRAM.isInit = 0x01;
    10f4:	81 e0       	ldi	r24, 0x01	; 1
    10f6:	80 93 92 02 	sts	0x0292, r24	; 0x800292 <eepRAM>
	}
}
    10fa:	df 91       	pop	r29
    10fc:	cf 91       	pop	r28
    10fe:	08 95       	ret
||||||| .r47
void eepLoad( eep_t *e )
{
    107e:	cf 93       	push	r28
    1080:	df 93       	push	r29
    1082:	ec 01       	movw	r28, r24
	if ( eeprom_read_byte( &e->isInit ) != 0xA2 )
    1084:	0e 94 5a 0d 	call	0x1ab4	; 0x1ab4 <eeprom_read_byte>
    1088:	82 3a       	cpi	r24, 0xA2	; 162
    108a:	39 f0       	breq	.+14     	; 0x109a <eepLoad+0x1c>
	{
		eepRAM.isInit = 0x00;
    108c:	10 92 6c 06 	sts	0x066C, r1	; 0x80066c <eepRAM>
		eeprom_write_byte( &e->isInit , 0xA2 );
    1090:	62 ea       	ldi	r22, 0xA2	; 162
    1092:	ce 01       	movw	r24, r28
    1094:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <eeprom_write_byte>
    1098:	03 c0       	rjmp	.+6      	; 0x10a0 <eepLoad+0x22>
	}
	else
	{
		eepRAM.isInit = 0x01;
    109a:	81 e0       	ldi	r24, 0x01	; 1
    109c:	80 93 6c 06 	sts	0x066C, r24	; 0x80066c <eepRAM>
	}
}
    10a0:	df 91       	pop	r29
    10a2:	cf 91       	pop	r28
    10a4:	08 95       	ret
=======
0000109a <scrollMessage>:
    109a:	9f 92       	push	r9
    109c:	af 92       	push	r10
    109e:	bf 92       	push	r11
    10a0:	cf 92       	push	r12
    10a2:	df 92       	push	r13
    10a4:	ef 92       	push	r14
    10a6:	ff 92       	push	r15
    10a8:	0f 93       	push	r16
    10aa:	1f 93       	push	r17
    10ac:	cf 93       	push	r28
    10ae:	df 93       	push	r29
    10b0:	8c 01       	movw	r16, r24
    10b2:	7b 01       	movw	r14, r22
    10b4:	d4 2e       	mov	r13, r20
    10b6:	fc 01       	movw	r30, r24
    10b8:	01 90       	ld	r0, Z+
    10ba:	00 20       	and	r0, r0
    10bc:	e9 f7       	brne	.-6      	; 0x10b8 <scrollMessage+0x1e>
    10be:	31 97       	sbiw	r30, 0x01	; 1
    10c0:	5f 01       	movw	r10, r30
    10c2:	a8 1a       	sub	r10, r24
    10c4:	b9 0a       	sbc	r11, r25
    10c6:	88 e9       	ldi	r24, 0x98	; 152
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	0e 94 28 02 	call	0x450	; 0x450 <selectFont>
    10ce:	c0 90 71 00 	lds	r12, 0x0071	; 0x800071 <pos.2755>
    10d2:	cb e5       	ldi	r28, 0x5B	; 91
    10d4:	d6 e0       	ldi	r29, 0x06	; 6
    10d6:	bb 24       	eor	r11, r11
    10d8:	b5 01       	movw	r22, r10
    10da:	61 50       	subi	r22, 0x01	; 1
    10dc:	71 09       	sbc	r23, r1
    10de:	68 94       	set
    10e0:	99 24       	eor	r9, r9
    10e2:	95 f8       	bld	r9, 5
    10e4:	8a 81       	ldd	r24, Y+2	; 0x02
    10e6:	9b 81       	ldd	r25, Y+3	; 0x03
    10e8:	8e 15       	cp	r24, r14
    10ea:	9f 05       	cpc	r25, r15
    10ec:	80 f1       	brcs	.+96     	; 0x114e <scrollMessage+0xb4>
    10ee:	8c 81       	ldd	r24, Y+4	; 0x04
    10f0:	81 11       	cpse	r24, r1
    10f2:	2d c0       	rjmp	.+90     	; 0x114e <scrollMessage+0xb4>
    10f4:	4c 2d       	mov	r20, r12
    10f6:	0c 2c       	mov	r0, r12
    10f8:	00 0c       	add	r0, r0
    10fa:	55 0b       	sbc	r21, r21
    10fc:	a0 e6       	ldi	r26, 0x60	; 96
    10fe:	b0 e0       	ldi	r27, 0x00	; 0
    1100:	f8 01       	movw	r30, r16
    1102:	e4 0f       	add	r30, r20
    1104:	f5 1f       	adc	r31, r21
    1106:	9a 01       	movw	r18, r20
    1108:	2c 5f       	subi	r18, 0xFC	; 252
    110a:	3f 4f       	sbci	r19, 0xFF	; 255
    110c:	20 0f       	add	r18, r16
    110e:	31 1f       	adc	r19, r17
    1110:	cf 01       	movw	r24, r30
    1112:	80 1b       	sub	r24, r16
    1114:	91 0b       	sbc	r25, r17
    1116:	12 f4       	brpl	.+4      	; 0x111c <scrollMessage+0x82>
    1118:	9c 92       	st	X, r9
    111a:	07 c0       	rjmp	.+14     	; 0x112a <scrollMessage+0x90>
    111c:	68 17       	cp	r22, r24
    111e:	79 07       	cpc	r23, r25
    1120:	14 f4       	brge	.+4      	; 0x1126 <scrollMessage+0x8c>
    1122:	9c 92       	st	X, r9
    1124:	02 c0       	rjmp	.+4      	; 0x112a <scrollMessage+0x90>
    1126:	80 81       	ld	r24, Z
    1128:	8c 93       	st	X, r24
    112a:	11 96       	adiw	r26, 0x01	; 1
    112c:	31 96       	adiw	r30, 0x01	; 1
    112e:	e2 17       	cp	r30, r18
    1130:	f3 07       	cpc	r31, r19
    1132:	71 f7       	brne	.-36     	; 0x1110 <scrollMessage+0x76>
    1134:	4a 15       	cp	r20, r10
    1136:	5b 05       	cpc	r21, r11
    1138:	39 f4       	brne	.+14     	; 0x1148 <scrollMessage+0xae>
    113a:	8c ef       	ldi	r24, 0xFC	; 252
    113c:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <pos.2755>
    1140:	81 e0       	ldi	r24, 0x01	; 1
    1142:	80 93 5f 06 	sts	0x065F, r24	; 0x80065f <sys+0x4>
    1146:	07 c0       	rjmp	.+14     	; 0x1156 <scrollMessage+0xbc>
    1148:	c3 94       	inc	r12
    114a:	1b 82       	std	Y+3, r1	; 0x03
    114c:	1a 82       	std	Y+2, r1	; 0x02
    114e:	d1 10       	cpse	r13, r1
    1150:	c9 cf       	rjmp	.-110    	; 0x10e4 <scrollMessage+0x4a>
    1152:	c0 92 71 00 	sts	0x0071, r12	; 0x800071 <pos.2755>
    1156:	df 91       	pop	r29
    1158:	cf 91       	pop	r28
    115a:	1f 91       	pop	r17
    115c:	0f 91       	pop	r16
    115e:	ff 90       	pop	r15
    1160:	ef 90       	pop	r14
    1162:	df 90       	pop	r13
    1164:	cf 90       	pop	r12
    1166:	bf 90       	pop	r11
    1168:	af 90       	pop	r10
    116a:	9f 90       	pop	r9
    116c:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001100 <scrollMessage>:
||||||| .r47
000010a6 <scrollMessage>:
=======
0000116e <main>:
uint8_t RelaisState = 0;
>>>>>>> .r50

<<<<<<< .mine
void scrollMessage( char *msg , uint16_t delay_ms , uint8_t wait )
{
    1100:	9f 92       	push	r9
    1102:	af 92       	push	r10
    1104:	bf 92       	push	r11
    1106:	cf 92       	push	r12
    1108:	df 92       	push	r13
    110a:	ef 92       	push	r14
    110c:	ff 92       	push	r15
    110e:	0f 93       	push	r16
    1110:	1f 93       	push	r17
    1112:	cf 93       	push	r28
    1114:	df 93       	push	r29
    1116:	8c 01       	movw	r16, r24
    1118:	7b 01       	movw	r14, r22
    111a:	d4 2e       	mov	r13, r20
	uint8_t leng = strlen( msg );
    111c:	fc 01       	movw	r30, r24
    111e:	01 90       	ld	r0, Z+
    1120:	00 20       	and	r0, r0
    1122:	e9 f7       	brne	.-6      	; 0x111e <scrollMessage+0x1e>
    1124:	31 97       	sbiw	r30, 0x01	; 1
    1126:	5f 01       	movw	r10, r30
    1128:	a8 1a       	sub	r10, r24
    112a:	b9 0a       	sbc	r11, r25
	static int8_t pos = -DIGITS;
	uint8_t w_ = wait;
	
	selectFont( (char**) charMap );
    112c:	86 e9       	ldi	r24, 0x96	; 150
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	0e 94 2c 02 	call	0x458	; 0x458 <selectFont>
    1134:	c0 90 6f 00 	lds	r12, 0x006F	; 0x80006f <pos.2727>
	
	do 
	{
		if ( sys.scroll >= delay_ms && !sys.scrollIsRdy )
    1138:	cb e7       	ldi	r28, 0x7B	; 123
    113a:	d2 e0       	ldi	r29, 0x02	; 2
			{
				if ( (pos + ramPos) < 0 )
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
				}
				else if ( (pos + ramPos) > leng - 1 )
    113c:	bb 24       	eor	r11, r11
    113e:	b5 01       	movw	r22, r10
    1140:	61 50       	subi	r22, 0x01	; 1
    1142:	71 09       	sbc	r23, r1
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
    1144:	68 94       	set
    1146:	99 24       	eor	r9, r9
    1148:	95 f8       	bld	r9, 5
	
	selectFont( (char**) charMap );
	
	do 
	{
		if ( sys.scroll >= delay_ms && !sys.scrollIsRdy )
    114a:	8a 81       	ldd	r24, Y+2	; 0x02
    114c:	9b 81       	ldd	r25, Y+3	; 0x03
    114e:	8e 15       	cp	r24, r14
    1150:	9f 05       	cpc	r25, r15
    1152:	80 f1       	brcs	.+96     	; 0x11b4 <scrollMessage+0xb4>
    1154:	8c 81       	ldd	r24, Y+4	; 0x04
    1156:	81 11       	cpse	r24, r1
    1158:	2d c0       	rjmp	.+90     	; 0x11b4 <scrollMessage+0xb4>
		{
			for ( int8_t ramPos = 0 ; ramPos < DIGITS ; ramPos++ )
			{
				if ( (pos + ramPos) < 0 )
    115a:	4c 2d       	mov	r20, r12
    115c:	0c 2c       	mov	r0, r12
    115e:	00 0c       	add	r0, r0
    1160:	55 0b       	sbc	r21, r21
    1162:	a0 e6       	ldi	r26, 0x60	; 96
    1164:	b0 e0       	ldi	r27, 0x00	; 0
    1166:	f8 01       	movw	r30, r16
    1168:	e4 0f       	add	r30, r20
    116a:	f5 1f       	adc	r31, r21
    116c:	9a 01       	movw	r18, r20
    116e:	2c 5f       	subi	r18, 0xFC	; 252
    1170:	3f 4f       	sbci	r19, 0xFF	; 255
    1172:	20 0f       	add	r18, r16
    1174:	31 1f       	adc	r19, r17
    1176:	cf 01       	movw	r24, r30
    1178:	80 1b       	sub	r24, r16
    117a:	91 0b       	sbc	r25, r17
    117c:	12 f4       	brpl	.+4      	; 0x1182 <scrollMessage+0x82>
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
    117e:	9c 92       	st	X, r9
    1180:	07 c0       	rjmp	.+14     	; 0x1190 <scrollMessage+0x90>
				}
				else if ( (pos + ramPos) > leng - 1 )
    1182:	68 17       	cp	r22, r24
    1184:	79 07       	cpc	r23, r25
    1186:	14 f4       	brge	.+4      	; 0x118c <scrollMessage+0x8c>
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
    1188:	9c 92       	st	X, r9
    118a:	02 c0       	rjmp	.+4      	; 0x1190 <scrollMessage+0x90>
				}
				else
				{
					disp.dig[ramPos] = msg[ ramPos + pos ];
    118c:	80 81       	ld	r24, Z
    118e:	8c 93       	st	X, r24
    1190:	11 96       	adiw	r26, 0x01	; 1
    1192:	31 96       	adiw	r30, 0x01	; 1
	
	do 
	{
		if ( sys.scroll >= delay_ms && !sys.scrollIsRdy )
		{
			for ( int8_t ramPos = 0 ; ramPos < DIGITS ; ramPos++ )
    1194:	e2 17       	cp	r30, r18
    1196:	f3 07       	cpc	r31, r19
    1198:	71 f7       	brne	.-36     	; 0x1176 <scrollMessage+0x76>
				{
					disp.dig[ramPos] = msg[ ramPos + pos ];
				}
			}
||||||| .r47
void scrollMessage( char *msg , uint16_t delay_ms , uint8_t wait )
{
    10a6:	9f 92       	push	r9
    10a8:	af 92       	push	r10
    10aa:	bf 92       	push	r11
    10ac:	cf 92       	push	r12
    10ae:	df 92       	push	r13
    10b0:	ef 92       	push	r14
    10b2:	ff 92       	push	r15
    10b4:	0f 93       	push	r16
    10b6:	1f 93       	push	r17
    10b8:	cf 93       	push	r28
    10ba:	df 93       	push	r29
    10bc:	8c 01       	movw	r16, r24
    10be:	7b 01       	movw	r14, r22
    10c0:	d4 2e       	mov	r13, r20
	uint8_t leng = strlen( msg );
    10c2:	fc 01       	movw	r30, r24
    10c4:	01 90       	ld	r0, Z+
    10c6:	00 20       	and	r0, r0
    10c8:	e9 f7       	brne	.-6      	; 0x10c4 <scrollMessage+0x1e>
    10ca:	31 97       	sbiw	r30, 0x01	; 1
    10cc:	5f 01       	movw	r10, r30
    10ce:	a8 1a       	sub	r10, r24
    10d0:	b9 0a       	sbc	r11, r25
	static int8_t pos = -DIGITS;
	uint8_t w_ = wait;
	
	selectFont( (char**) charMap );
    10d2:	86 e9       	ldi	r24, 0x96	; 150
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	0e 94 2c 02 	call	0x458	; 0x458 <selectFont>
    10da:	c0 90 6f 00 	lds	r12, 0x006F	; 0x80006f <pos.2740>
	
	do 
	{
		if ( sys.scroll >= delay_ms && !sys.scrollIsRdy )
    10de:	c5 e5       	ldi	r28, 0x55	; 85
    10e0:	d6 e0       	ldi	r29, 0x06	; 6
			{
				if ( (pos + ramPos) < 0 )
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
				}
				else if ( (pos + ramPos) > leng - 1 )
    10e2:	bb 24       	eor	r11, r11
    10e4:	b5 01       	movw	r22, r10
    10e6:	61 50       	subi	r22, 0x01	; 1
    10e8:	71 09       	sbc	r23, r1
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
    10ea:	68 94       	set
    10ec:	99 24       	eor	r9, r9
    10ee:	95 f8       	bld	r9, 5
	
	selectFont( (char**) charMap );
	
	do 
	{
		if ( sys.scroll >= delay_ms && !sys.scrollIsRdy )
    10f0:	8a 81       	ldd	r24, Y+2	; 0x02
    10f2:	9b 81       	ldd	r25, Y+3	; 0x03
    10f4:	8e 15       	cp	r24, r14
    10f6:	9f 05       	cpc	r25, r15
    10f8:	80 f1       	brcs	.+96     	; 0x115a <scrollMessage+0xb4>
    10fa:	8c 81       	ldd	r24, Y+4	; 0x04
    10fc:	81 11       	cpse	r24, r1
    10fe:	2d c0       	rjmp	.+90     	; 0x115a <scrollMessage+0xb4>
		{
			for ( int8_t ramPos = 0 ; ramPos < DIGITS ; ramPos++ )
			{
				if ( (pos + ramPos) < 0 )
    1100:	4c 2d       	mov	r20, r12
    1102:	0c 2c       	mov	r0, r12
    1104:	00 0c       	add	r0, r0
    1106:	55 0b       	sbc	r21, r21
    1108:	a0 e6       	ldi	r26, 0x60	; 96
    110a:	b0 e0       	ldi	r27, 0x00	; 0
    110c:	f8 01       	movw	r30, r16
    110e:	e4 0f       	add	r30, r20
    1110:	f5 1f       	adc	r31, r21
    1112:	9a 01       	movw	r18, r20
    1114:	2c 5f       	subi	r18, 0xFC	; 252
    1116:	3f 4f       	sbci	r19, 0xFF	; 255
    1118:	20 0f       	add	r18, r16
    111a:	31 1f       	adc	r19, r17
    111c:	cf 01       	movw	r24, r30
    111e:	80 1b       	sub	r24, r16
    1120:	91 0b       	sbc	r25, r17
    1122:	12 f4       	brpl	.+4      	; 0x1128 <scrollMessage+0x82>
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
    1124:	9c 92       	st	X, r9
    1126:	07 c0       	rjmp	.+14     	; 0x1136 <scrollMessage+0x90>
				}
				else if ( (pos + ramPos) > leng - 1 )
    1128:	68 17       	cp	r22, r24
    112a:	79 07       	cpc	r23, r25
    112c:	14 f4       	brge	.+4      	; 0x1132 <scrollMessage+0x8c>
				{
					disp.dig[ramPos] = ' '; // Leerzeichen
    112e:	9c 92       	st	X, r9
    1130:	02 c0       	rjmp	.+4      	; 0x1136 <scrollMessage+0x90>
				}
				else
				{
					disp.dig[ramPos] = msg[ ramPos + pos ];
    1132:	80 81       	ld	r24, Z
    1134:	8c 93       	st	X, r24
    1136:	11 96       	adiw	r26, 0x01	; 1
    1138:	31 96       	adiw	r30, 0x01	; 1
	
	do 
	{
		if ( sys.scroll >= delay_ms && !sys.scrollIsRdy )
		{
			for ( int8_t ramPos = 0 ; ramPos < DIGITS ; ramPos++ )
    113a:	e2 17       	cp	r30, r18
    113c:	f3 07       	cpc	r31, r19
    113e:	71 f7       	brne	.-36     	; 0x111c <scrollMessage+0x76>
				{
					disp.dig[ramPos] = msg[ ramPos + pos ];
				}
			}
=======
Switch_t Switch;
>>>>>>> .r50

<<<<<<< .mine
			if( pos == leng )
    119a:	4a 15       	cp	r20, r10
    119c:	5b 05       	cpc	r21, r11
    119e:	39 f4       	brne	.+14     	; 0x11ae <scrollMessage+0xae>
			{
				pos = -DIGITS;
    11a0:	8c ef       	ldi	r24, 0xFC	; 252
    11a2:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <pos.2727>
				sys.scrollIsRdy = 1;
    11a6:	81 e0       	ldi	r24, 0x01	; 1
    11a8:	80 93 7f 02 	sts	0x027F, r24	; 0x80027f <sys+0x4>
				w_ = 0;
				break;
    11ac:	07 c0       	rjmp	.+14     	; 0x11bc <scrollMessage+0xbc>
			}
			else
			{
				pos += 1;
    11ae:	c3 94       	inc	r12
			}	
		
			sys.scroll	= 0;
    11b0:	1b 82       	std	Y+3, r1	; 0x03
    11b2:	1a 82       	std	Y+2, r1	; 0x02
		}		
	} while ( w_ );
    11b4:	d1 10       	cpse	r13, r1
    11b6:	c9 cf       	rjmp	.-110    	; 0x114a <scrollMessage+0x4a>
    11b8:	c0 92 6f 00 	sts	0x006F, r12	; 0x80006f <pos.2727>
}
    11bc:	df 91       	pop	r29
    11be:	cf 91       	pop	r28
    11c0:	1f 91       	pop	r17
    11c2:	0f 91       	pop	r16
    11c4:	ff 90       	pop	r15
    11c6:	ef 90       	pop	r14
    11c8:	df 90       	pop	r13
    11ca:	cf 90       	pop	r12
    11cc:	bf 90       	pop	r11
    11ce:	af 90       	pop	r10
    11d0:	9f 90       	pop	r9
    11d2:	08 95       	ret

000011d4 <main>:
uint8_t	streamIn[128]	= "";

uint8_t RelaisState = 0;

||||||| .r47
			if( pos == leng )
    1140:	4a 15       	cp	r20, r10
    1142:	5b 05       	cpc	r21, r11
    1144:	39 f4       	brne	.+14     	; 0x1154 <scrollMessage+0xae>
			{
				pos = -DIGITS;
    1146:	8c ef       	ldi	r24, 0xFC	; 252
    1148:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <pos.2740>
				sys.scrollIsRdy = 1;
    114c:	81 e0       	ldi	r24, 0x01	; 1
    114e:	80 93 59 06 	sts	0x0659, r24	; 0x800659 <sys+0x4>
				w_ = 0;
				break;
    1152:	07 c0       	rjmp	.+14     	; 0x1162 <scrollMessage+0xbc>
			}
			else
			{
				pos += 1;
    1154:	c3 94       	inc	r12
			}	
		
			sys.scroll	= 0;
    1156:	1b 82       	std	Y+3, r1	; 0x03
    1158:	1a 82       	std	Y+2, r1	; 0x02
		}		
	} while ( w_ );
    115a:	d1 10       	cpse	r13, r1
    115c:	c9 cf       	rjmp	.-110    	; 0x10f0 <scrollMessage+0x4a>
    115e:	c0 92 6f 00 	sts	0x006F, r12	; 0x80006f <pos.2740>
}
    1162:	df 91       	pop	r29
    1164:	cf 91       	pop	r28
    1166:	1f 91       	pop	r17
    1168:	0f 91       	pop	r16
    116a:	ff 90       	pop	r15
    116c:	ef 90       	pop	r14
    116e:	df 90       	pop	r13
    1170:	cf 90       	pop	r12
    1172:	bf 90       	pop	r11
    1174:	af 90       	pop	r10
    1176:	9f 90       	pop	r9
    1178:	08 95       	ret

0000117a <main>:
uint8_t	streamIn[128]	= "";

uint8_t RelaisState = 0;

=======
>>>>>>> .r50
int main(void)
{
<<<<<<< .mine
    11d4:	cf 93       	push	r28
    11d6:	df 93       	push	r29
    11d8:	cd b7       	in	r28, 0x3d	; 61
    11da:	de b7       	in	r29, 0x3e	; 62
    11dc:	28 97       	sbiw	r28, 0x08	; 8
    11de:	0f b6       	in	r0, 0x3f	; 63
    11e0:	f8 94       	cli
    11e2:	de bf       	out	0x3e, r29	; 62
    11e4:	0f be       	out	0x3f, r0	; 63
    11e6:	cd bf       	out	0x3d, r28	; 61
||||||| .r47
    117a:	cf 93       	push	r28
    117c:	df 93       	push	r29
    117e:	cd b7       	in	r28, 0x3d	; 61
    1180:	de b7       	in	r29, 0x3e	; 62
    1182:	28 97       	sbiw	r28, 0x08	; 8
    1184:	0f b6       	in	r0, 0x3f	; 63
    1186:	f8 94       	cli
    1188:	de bf       	out	0x3e, r29	; 62
    118a:	0f be       	out	0x3f, r0	; 63
    118c:	cd bf       	out	0x3d, r28	; 61
=======
    116e:	cf 93       	push	r28
    1170:	df 93       	push	r29
    1172:	cd b7       	in	r28, 0x3d	; 61
    1174:	de b7       	in	r29, 0x3e	; 62
    1176:	2a 97       	sbiw	r28, 0x0a	; 10
    1178:	0f b6       	in	r0, 0x3f	; 63
    117a:	f8 94       	cli
    117c:	de bf       	out	0x3e, r29	; 62
    117e:	0f be       	out	0x3f, r0	; 63
    1180:	cd bf       	out	0x3d, r28	; 61
>>>>>>> .r50
	hardware_init();
<<<<<<< .mine
    11e8:	0e 94 26 03 	call	0x64c	; 0x64c <hardware_init>
	uartInit( UART_BAUD_SELECT( 19200 , F_CPU ) );
    11ec:	83 e3       	ldi	r24, 0x33	; 51
    11ee:	90 e0       	ldi	r25, 0x00	; 0
    11f0:	0e 94 8b 05 	call	0xb16	; 0xb16 <uartInit>
||||||| .r47
    118e:	0e 94 26 03 	call	0x64c	; 0x64c <hardware_init>
	uart_init( UART_BAUD_SELECT( 19200 , F_CPU ) );
    1192:	83 e3       	ldi	r24, 0x33	; 51
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	0e 94 6a 05 	call	0xad4	; 0xad4 <uart_init>
=======
    1182:	0e 94 22 03 	call	0x644	; 0x644 <hardware_init>
	
	SwitchInit( &PORTB , 0b00001111 , &Switch );
    1186:	47 e5       	ldi	r20, 0x57	; 87
    1188:	56 e0       	ldi	r21, 0x06	; 6
    118a:	6f e0       	ldi	r22, 0x0F	; 15
    118c:	88 e3       	ldi	r24, 0x38	; 56
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	0e 94 48 0b 	call	0x1690	; 0x1690 <SwitchInit>
	
	uart_init( UART_BAUD_SELECT( 19200 , F_CPU ) );
    1194:	83 e3       	ldi	r24, 0x33	; 51
    1196:	90 e0       	ldi	r25, 0x00	; 0
    1198:	0e 94 66 05 	call	0xacc	; 0xacc <uart_init>
>>>>>>> .r50
	
	eepLoad( &eep );
<<<<<<< .mine
    11f4:	80 e0       	ldi	r24, 0x00	; 0
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <eepLoad>
||||||| .r47
    119a:	80 e0       	ldi	r24, 0x00	; 0
    119c:	90 e0       	ldi	r25, 0x00	; 0
    119e:	0e 94 3f 08 	call	0x107e	; 0x107e <eepLoad>
=======
    119c:	80 e0       	ldi	r24, 0x00	; 0
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	0e 94 39 08 	call	0x1072	; 0x1072 <eepLoad>
>>>>>>> .r50
	i2c_init();
<<<<<<< .mine
    11fc:	0e 94 75 00 	call	0xea	; 0xea <i2c_init>
||||||| .r47
    11a2:	0e 94 75 00 	call	0xea	; 0xea <i2c_init>
=======
    11a4:	0e 94 75 00 	call	0xea	; 0xea <i2c_init>
>>>>>>> .r50
	mcp23017_init();
<<<<<<< .mine
    1200:	0e 94 5d 03 	call	0x6ba	; 0x6ba <mcp23017_init>
||||||| .r47
    11a6:	0e 94 5d 03 	call	0x6ba	; 0x6ba <mcp23017_init>
=======
    11a8:	0e 94 59 03 	call	0x6b2	; 0x6b2 <mcp23017_init>
>>>>>>> .r50

	sts3xInit();
<<<<<<< .mine
    1204:	0e 94 96 04 	call	0x92c	; 0x92c <sts3xInit>
||||||| .r47
    11aa:	0e 94 96 04 	call	0x92c	; 0x92c <sts3xInit>
=======
    11ac:	0e 94 92 04 	call	0x924	; 0x924 <sts3xInit>
>>>>>>> .r50
	timerInit();
<<<<<<< .mine
    1208:	0e 94 61 08 	call	0x10c2	; 0x10c2 <timerInit>
||||||| .r47
    11ae:	0e 94 34 08 	call	0x1068	; 0x1068 <timerInit>
=======
    11b0:	0e 94 2e 08 	call	0x105c	; 0x105c <timerInit>
>>>>>>> .r50
	cmdInit( &cmd );
<<<<<<< .mine
    120c:	83 e9       	ldi	r24, 0x93	; 147
    120e:	92 e0       	ldi	r25, 0x02	; 2
    1210:	0e 94 04 01 	call	0x208	; 0x208 <cmdInit>
||||||| .r47
    11b2:	8d e6       	ldi	r24, 0x6D	; 109
    11b4:	96 e0       	ldi	r25, 0x06	; 6
    11b6:	0e 94 04 01 	call	0x208	; 0x208 <cmdInit>
=======
    11b4:	83 e7       	ldi	r24, 0x73	; 115
    11b6:	96 e0       	ldi	r25, 0x06	; 6
    11b8:	0e 94 00 01 	call	0x200	; 0x200 <cmdInit>
>>>>>>> .r50

	sei();
<<<<<<< .mine
    1214:	78 94       	sei
||||||| .r47
    11ba:	78 94       	sei
=======
    11bc:	78 94       	sei
>>>>>>> .r50
	
	cmdBuildAnswer( &cmd , ID_APPLICATION , DATA_TYP_STRING , 0 , 4 , (uint8_t*)"Boot");
<<<<<<< .mine
    1216:	0f 2e       	mov	r0, r31
    1218:	f1 e1       	ldi	r31, 0x11	; 17
    121a:	ef 2e       	mov	r14, r31
    121c:	f1 e0       	ldi	r31, 0x01	; 1
    121e:	ff 2e       	mov	r15, r31
    1220:	f0 2d       	mov	r31, r0
    1222:	04 e0       	ldi	r16, 0x04	; 4
    1224:	20 e0       	ldi	r18, 0x00	; 0
    1226:	44 e0       	ldi	r20, 0x04	; 4
    1228:	6f ef       	ldi	r22, 0xFF	; 255
    122a:	83 e9       	ldi	r24, 0x93	; 147
    122c:	92 e0       	ldi	r25, 0x02	; 2
    122e:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
||||||| .r47
    11bc:	0f 2e       	mov	r0, r31
    11be:	f1 e1       	ldi	r31, 0x11	; 17
    11c0:	ef 2e       	mov	r14, r31
    11c2:	f1 e0       	ldi	r31, 0x01	; 1
    11c4:	ff 2e       	mov	r15, r31
    11c6:	f0 2d       	mov	r31, r0
    11c8:	04 e0       	ldi	r16, 0x04	; 4
    11ca:	20 e0       	ldi	r18, 0x00	; 0
    11cc:	44 e0       	ldi	r20, 0x04	; 4
    11ce:	6f ef       	ldi	r22, 0xFF	; 255
    11d0:	8d e6       	ldi	r24, 0x6D	; 109
    11d2:	96 e0       	ldi	r25, 0x06	; 6
    11d4:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
=======
    11be:	0f 2e       	mov	r0, r31
    11c0:	f3 e1       	ldi	r31, 0x13	; 19
    11c2:	ef 2e       	mov	r14, r31
    11c4:	f1 e0       	ldi	r31, 0x01	; 1
    11c6:	ff 2e       	mov	r15, r31
    11c8:	f0 2d       	mov	r31, r0
    11ca:	04 e0       	ldi	r16, 0x04	; 4
    11cc:	20 e0       	ldi	r18, 0x00	; 0
    11ce:	44 e0       	ldi	r20, 0x04	; 4
    11d0:	6f ef       	ldi	r22, 0xFF	; 255
    11d2:	83 e7       	ldi	r24, 0x73	; 115
    11d4:	96 e0       	ldi	r25, 0x06	; 6
    11d6:	0e 94 08 02 	call	0x410	; 0x410 <cmdBuildAnswer>
>>>>>>> .r50
	cmdSendAnswer( &cmd );		
<<<<<<< .mine
    1232:	83 e9       	ldi	r24, 0x93	; 147
    1234:	92 e0       	ldi	r25, 0x02	; 2
    1236:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
||||||| .r47
    11d8:	8d e6       	ldi	r24, 0x6D	; 109
    11da:	96 e0       	ldi	r25, 0x06	; 6
    11dc:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
=======
    11da:	83 e7       	ldi	r24, 0x73	; 115
    11dc:	96 e0       	ldi	r25, 0x06	; 6
    11de:	0e 94 16 02 	call	0x42c	; 0x42c <cmdSendAnswer>
>>>>>>> .r50

	cmdGetVersion( &cmd );
<<<<<<< .mine
    123a:	83 e9       	ldi	r24, 0x93	; 147
    123c:	92 e0       	ldi	r25, 0x02	; 2
    123e:	0e 94 58 07 	call	0xeb0	; 0xeb0 <cmdGetVersion>
||||||| .r47
    11e0:	8d e6       	ldi	r24, 0x6D	; 109
    11e2:	96 e0       	ldi	r25, 0x06	; 6
    11e4:	0e 94 2b 07 	call	0xe56	; 0xe56 <cmdGetVersion>
	
	sys.scrollIsRdy = 1;
    11e8:	81 e0       	ldi	r24, 0x01	; 1
    11ea:	80 93 59 06 	sts	0x0659, r24	; 0x800659 <sys+0x4>
=======
    11e2:	83 e7       	ldi	r24, 0x73	; 115
    11e4:	96 e0       	ldi	r25, 0x06	; 6
    11e6:	0e 94 25 07 	call	0xe4a	; 0xe4a <cmdGetVersion>
	
	sys.scrollIsRdy = 1;
    11ea:	81 e0       	ldi	r24, 0x01	; 1
    11ec:	80 93 5f 06 	sts	0x065F, r24	; 0x80065f <sys+0x4>
>>>>>>> .r50
			switch ( ParserState )
			{
				case 0:
				{
					cmdTab[cmd.MessageID].fnc( &cmd );
					sys.cmdCounter++;
<<<<<<< .mine
    1242:	0f 2e       	mov	r0, r31
    1244:	fb e7       	ldi	r31, 0x7B	; 123
    1246:	cf 2e       	mov	r12, r31
    1248:	f2 e0       	ldi	r31, 0x02	; 2
    124a:	df 2e       	mov	r13, r31
    124c:	f0 2d       	mov	r31, r0
					RelaisState ^= 1<<0;
    124e:	11 e0       	ldi	r17, 0x01	; 1
||||||| .r47
    11ee:	05 e5       	ldi	r16, 0x55	; 85
    11f0:	16 e0       	ldi	r17, 0x06	; 6
=======
    11f0:	0b e5       	ldi	r16, 0x5B	; 91
    11f2:	16 e0       	ldi	r17, 0x06	; 6
					RelaisState ^= 1<<0;
    11f4:	33 24       	eor	r3, r3
    11f6:	33 94       	inc	r3
						RELAIS_PORT2_PORT &= ~(RELAIS_7_PORT2 | RELAIS_8_PORT2);
						RELAIS_PORT1_PORT = (RELAIS_1_PORT1 | RELAIS_2_PORT1 | RELAIS_3_PORT1 | RELAIS_4_PORT1);
					}
					else
					{
	 					RELAIS_PORT1_PORT = (RELAIS_5_PORT1 | RELAIS_6_PORT1);
    11f8:	0f 2e       	mov	r0, r31
    11fa:	f0 ec       	ldi	r31, 0xC0	; 192
    11fc:	2f 2e       	mov	r2, r31
    11fe:	f0 2d       	mov	r31, r0
>>>>>>> .r50
 			strcat( out , timeBcdToStr( rtc.hour , rtc.minute , rtc.second ) );
 			scrollMessage( out , 1500 , 0 );			
		}
		else
		{
			disp.dig[0] = ((sys.cmdCounter / 1000) % 10) + '0';
<<<<<<< .mine
    1250:	0f 2e       	mov	r0, r31
    1252:	f0 e6       	ldi	r31, 0x60	; 96
    1254:	af 2e       	mov	r10, r31
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	bf 2e       	mov	r11, r31
    125a:	f0 2d       	mov	r31, r0
||||||| .r47
    11f2:	0f 2e       	mov	r0, r31
    11f4:	f0 e6       	ldi	r31, 0x60	; 96
    11f6:	ef 2e       	mov	r14, r31
    11f8:	f0 e0       	ldi	r31, 0x00	; 0
    11fa:	ff 2e       	mov	r15, r31
    11fc:	f0 2d       	mov	r31, r0
=======
    1200:	0f 2e       	mov	r0, r31
    1202:	f0 e6       	ldi	r31, 0x60	; 96
    1204:	ef 2e       	mov	r14, r31
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	ff 2e       	mov	r15, r31
    120a:	f0 2d       	mov	r31, r0
>>>>>>> .r50
			sys.scrollIsRdy = 0; // Es darf wieder gescrollt werden
		}
		
		if ( DebugModeEnable == false )
		{
			char tmp[6] = "";
<<<<<<< .mine
    125c:	ce 01       	movw	r24, r28
    125e:	03 96       	adiw	r24, 0x03	; 3
    1260:	98 87       	std	Y+8, r25	; 0x08
    1262:	8f 83       	std	Y+7, r24	; 0x07
||||||| .r47
    11fe:	ce 01       	movw	r24, r28
    1200:	03 96       	adiw	r24, 0x03	; 3
    1202:	98 87       	std	Y+8, r25	; 0x08
    1204:	8f 83       	std	Y+7, r24	; 0x07
=======
    120c:	ce 01       	movw	r24, r28
    120e:	03 96       	adiw	r24, 0x03	; 3
    1210:	9a 87       	std	Y+10, r25	; 0x0a
    1212:	89 87       	std	Y+9, r24	; 0x09
>>>>>>> .r50
 			strcpy( out , buildTemperatureString( tmp , sts3x.actual , 0 ) );
<<<<<<< .mine
    1264:	0f 2e       	mov	r0, r31
    1266:	f7 e6       	ldi	r31, 0x67	; 103
    1268:	2f 2e       	mov	r2, r31
    126a:	f0 e0       	ldi	r31, 0x00	; 0
    126c:	3f 2e       	mov	r3, r31
    126e:	f0 2d       	mov	r31, r0
||||||| .r47
    1206:	0f 2e       	mov	r0, r31
    1208:	f7 e6       	ldi	r31, 0x67	; 103
    120a:	4f 2e       	mov	r4, r31
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	5f 2e       	mov	r5, r31
    1210:	f0 2d       	mov	r31, r0
=======
>>>>>>> .r50
 			strcat( out , " - " );
<<<<<<< .mine
    1270:	0f 2e       	mov	r0, r31
    1272:	f0 e2       	ldi	r31, 0x20	; 32
    1274:	6f 2e       	mov	r6, r31
    1276:	fd e2       	ldi	r31, 0x2D	; 45
    1278:	7f 2e       	mov	r7, r31
    127a:	f0 2d       	mov	r31, r0
    127c:	68 94       	set
    127e:	88 24       	eor	r8, r8
    1280:	85 f8       	bld	r8, 5
    1282:	91 2c       	mov	r9, r1
||||||| .r47
    1212:	0f 2e       	mov	r0, r31
    1214:	f0 e2       	ldi	r31, 0x20	; 32
    1216:	8f 2e       	mov	r8, r31
    1218:	fd e2       	ldi	r31, 0x2D	; 45
    121a:	9f 2e       	mov	r9, r31
    121c:	f0 2d       	mov	r31, r0
    121e:	68 94       	set
    1220:	aa 24       	eor	r10, r10
    1222:	a5 f8       	bld	r10, 5
    1224:	b1 2c       	mov	r11, r1
=======
    1214:	0f 2e       	mov	r0, r31
    1216:	f0 e2       	ldi	r31, 0x20	; 32
    1218:	8f 2e       	mov	r8, r31
    121a:	fd e2       	ldi	r31, 0x2D	; 45
    121c:	9f 2e       	mov	r9, r31
    121e:	f0 2d       	mov	r31, r0
    1220:	68 94       	set
    1222:	aa 24       	eor	r10, r10
    1224:	a5 f8       	bld	r10, 5
    1226:	b1 2c       	mov	r11, r1
>>>>>>> .r50
 			strcat( out , buildTemperatureString( tmp , tmp102.actual , 1 ) );
 			strcat( out , " - " );
 			strcat( out , timeBcdToStr( rtc.hour , rtc.minute , rtc.second ) );
<<<<<<< .mine
    1284:	0f 2e       	mov	r0, r31
    1286:	f6 e8       	ldi	r31, 0x86	; 134
    1288:	4f 2e       	mov	r4, r31
    128a:	f2 e0       	ldi	r31, 0x02	; 2
    128c:	5f 2e       	mov	r5, r31
    128e:	f0 2d       	mov	r31, r0
||||||| .r47
    1232:	0f 2e       	mov	r0, r31
    1234:	f0 e6       	ldi	r31, 0x60	; 96
    1236:	6f 2e       	mov	r6, r31
    1238:	f6 e0       	ldi	r31, 0x06	; 6
    123a:	7f 2e       	mov	r7, r31
    123c:	f0 2d       	mov	r31, r0
	
	sys.scrollIsRdy = 1;
=======
    1228:	0f 2e       	mov	r0, r31
    122a:	f6 e6       	ldi	r31, 0x66	; 102
    122c:	4f 2e       	mov	r4, r31
    122e:	f6 e0       	ldi	r31, 0x06	; 6
    1230:	5f 2e       	mov	r5, r31
    1232:	f0 2d       	mov	r31, r0
			disp.dig[3] = (sys.cmdCounter  % 10) + '0';
		}
	

			
			if ( Switch.Info & 1<<0 )
    1234:	0f 2e       	mov	r0, r31
    1236:	f7 e5       	ldi	r31, 0x57	; 87
    1238:	cf 2e       	mov	r12, r31
    123a:	f6 e0       	ldi	r31, 0x06	; 6
    123c:	df 2e       	mov	r13, r31
    123e:	f0 2d       	mov	r31, r0
	
	sys.scrollIsRdy = 1;
>>>>>>> .r50

	cmdGetVersion( &cmd );

	while (1) 
<<<<<<< .mine
    {			
		streamPtr	= uartReadRingBuff( streamIn , 0 );
    1290:	60 e0       	ldi	r22, 0x00	; 0
    1292:	8a ea       	ldi	r24, 0xAA	; 170
    1294:	91 e0       	ldi	r25, 0x01	; 1
    1296:	0e 94 ce 05 	call	0xb9c	; 0xb9c <uartReadRingBuff>
    129a:	90 93 2b 02 	sts	0x022B, r25	; 0x80022b <streamPtr+0x1>
    129e:	80 93 2a 02 	sts	0x022A, r24	; 0x80022a <streamPtr>
||||||| .r47
    {	
		streamPtr	= uartReadRingBuff( streamIn );
    123e:	8a e8       	ldi	r24, 0x8A	; 138
    1240:	95 e0       	ldi	r25, 0x05	; 5
    1242:	0e 94 ad 05 	call	0xb5a	; 0xb5a <uartReadRingBuff>
    1246:	90 93 0b 06 	sts	0x060B, r25	; 0x80060b <streamPtr+0x1>
    124a:	80 93 0a 06 	sts	0x060A, r24	; 0x80060a <streamPtr>
=======
    {	
		streamPtr	= uartReadRingBuff( streamIn );
    1240:	8c e8       	ldi	r24, 0x8C	; 140
    1242:	95 e0       	ldi	r25, 0x05	; 5
    1244:	0e 94 a7 05 	call	0xb4e	; 0xb4e <uartReadRingBuff>
    1248:	90 93 0d 06 	sts	0x060D, r25	; 0x80060d <streamPtr+0x1>
    124c:	80 93 0c 06 	sts	0x060C, r24	; 0x80060c <streamPtr>
>>>>>>> .r50

		if ( streamPtr != NULL )
<<<<<<< .mine
    12a2:	00 97       	sbiw	r24, 0x00	; 0
    12a4:	09 f4       	brne	.+2      	; 0x12a8 <main+0xd4>
    12a6:	41 c0       	rjmp	.+130    	; 0x132a <main+0x156>
||||||| .r47
    124e:	00 97       	sbiw	r24, 0x00	; 0
    1250:	59 f1       	breq	.+86     	; 0x12a8 <main+0x12e>
=======
    1250:	00 97       	sbiw	r24, 0x00	; 0
    1252:	49 f1       	breq	.+82     	; 0x12a6 <main+0x138>
>>>>>>> .r50
		{
			uint8_t ParserState = cmdParse( streamPtr , &cmd );
<<<<<<< .mine
    12a8:	63 e9       	ldi	r22, 0x93	; 147
    12aa:	72 e0       	ldi	r23, 0x02	; 2
    12ac:	0e 94 12 01 	call	0x224	; 0x224 <cmdParse>
||||||| .r47
    1252:	6d e6       	ldi	r22, 0x6D	; 109
    1254:	76 e0       	ldi	r23, 0x06	; 6
    1256:	0e 94 12 01 	call	0x224	; 0x224 <cmdParse>
=======
    1254:	63 e7       	ldi	r22, 0x73	; 115
    1256:	76 e0       	ldi	r23, 0x06	; 6
    1258:	0e 94 0e 01 	call	0x21c	; 0x21c <cmdParse>
>>>>>>> .r50
			
			switch ( ParserState )
<<<<<<< .mine
    12b0:	88 23       	and	r24, r24
    12b2:	19 f0       	breq	.+6      	; 0x12ba <main+0xe6>
    12b4:	83 30       	cpi	r24, 0x03	; 3
    12b6:	31 f1       	breq	.+76     	; 0x1304 <main+0x130>
    12b8:	38 c0       	rjmp	.+112    	; 0x132a <main+0x156>
||||||| .r47
    125a:	81 11       	cpse	r24, r1
    125c:	25 c0       	rjmp	.+74     	; 0x12a8 <main+0x12e>
=======
    125c:	81 11       	cpse	r24, r1
    125e:	23 c0       	rjmp	.+70     	; 0x12a6 <main+0x138>
>>>>>>> .r50
			{
				case 0:
				{
					cmdTab[cmd.MessageID].fnc( &cmd );
<<<<<<< .mine
    12ba:	e0 91 95 02 	lds	r30, 0x0295	; 0x800295 <cmd+0x2>
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	ee 0f       	add	r30, r30
    12c2:	ff 1f       	adc	r31, r31
    12c4:	ea 5e       	subi	r30, 0xEA	; 234
    12c6:	fe 4f       	sbci	r31, 0xFE	; 254
    12c8:	01 90       	ld	r0, Z+
    12ca:	f0 81       	ld	r31, Z
    12cc:	e0 2d       	mov	r30, r0
    12ce:	83 e9       	ldi	r24, 0x93	; 147
    12d0:	92 e0       	ldi	r25, 0x02	; 2
    12d2:	09 95       	icall
||||||| .r47
    125e:	e0 91 6f 06 	lds	r30, 0x066F	; 0x80066f <cmd+0x2>
    1262:	f0 e0       	ldi	r31, 0x00	; 0
    1264:	ee 0f       	add	r30, r30
    1266:	ff 1f       	adc	r31, r31
    1268:	ea 5e       	subi	r30, 0xEA	; 234
    126a:	fe 4f       	sbci	r31, 0xFE	; 254
    126c:	01 90       	ld	r0, Z+
    126e:	f0 81       	ld	r31, Z
    1270:	e0 2d       	mov	r30, r0
    1272:	8d e6       	ldi	r24, 0x6D	; 109
    1274:	96 e0       	ldi	r25, 0x06	; 6
    1276:	09 95       	icall
=======
    1260:	e0 91 75 06 	lds	r30, 0x0675	; 0x800675 <cmd+0x2>
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	ee 0f       	add	r30, r30
    1268:	ff 1f       	adc	r31, r31
    126a:	e8 5e       	subi	r30, 0xE8	; 232
    126c:	fe 4f       	sbci	r31, 0xFE	; 254
    126e:	01 90       	ld	r0, Z+
    1270:	f0 81       	ld	r31, Z
    1272:	e0 2d       	mov	r30, r0
    1274:	83 e7       	ldi	r24, 0x73	; 115
    1276:	96 e0       	ldi	r25, 0x06	; 6
    1278:	09 95       	icall
>>>>>>> .r50
					sys.cmdCounter++;
<<<<<<< .mine
    12d4:	f6 01       	movw	r30, r12
    12d6:	81 85       	ldd	r24, Z+9	; 0x09
    12d8:	92 85       	ldd	r25, Z+10	; 0x0a
    12da:	01 96       	adiw	r24, 0x01	; 1
    12dc:	92 87       	std	Z+10, r25	; 0x0a
    12de:	81 87       	std	Z+9, r24	; 0x09
||||||| .r47
    1278:	f8 01       	movw	r30, r16
    127a:	81 85       	ldd	r24, Z+9	; 0x09
    127c:	92 85       	ldd	r25, Z+10	; 0x0a
    127e:	01 96       	adiw	r24, 0x01	; 1
    1280:	92 87       	std	Z+10, r25	; 0x0a
    1282:	81 87       	std	Z+9, r24	; 0x09
=======
    127a:	f8 01       	movw	r30, r16
    127c:	81 85       	ldd	r24, Z+9	; 0x09
    127e:	92 85       	ldd	r25, Z+10	; 0x0a
    1280:	01 96       	adiw	r24, 0x01	; 1
    1282:	92 87       	std	Z+10, r25	; 0x0a
    1284:	81 87       	std	Z+9, r24	; 0x09
>>>>>>> .r50
					RelaisState ^= 1<<0;
<<<<<<< .mine
    12e0:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <RelaisState>
    12e4:	81 27       	eor	r24, r17
    12e6:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <RelaisState>
||||||| .r47
    1284:	80 91 89 05 	lds	r24, 0x0589	; 0x800589 <RelaisState>
    1288:	f1 e0       	ldi	r31, 0x01	; 1
    128a:	8f 27       	eor	r24, r31
    128c:	80 93 89 05 	sts	0x0589, r24	; 0x800589 <RelaisState>
=======
    1286:	80 91 8b 05 	lds	r24, 0x058B	; 0x80058b <RelaisState>
    128a:	83 25       	eor	r24, r3
    128c:	80 93 8b 05 	sts	0x058B, r24	; 0x80058b <RelaisState>
>>>>>>> .r50
					if ( RelaisState & 1<<0 )
<<<<<<< .mine
    12ea:	80 ff       	sbrs	r24, 0
    12ec:	06 c0       	rjmp	.+12     	; 0x12fa <main+0x126>
||||||| .r47
    1290:	80 ff       	sbrs	r24, 0
    1292:	06 c0       	rjmp	.+12     	; 0x12a0 <main+0x126>
=======
    1290:	80 ff       	sbrs	r24, 0
    1292:	06 c0       	rjmp	.+12     	; 0x12a0 <main+0x132>
>>>>>>> .r50
					{
						RELAIS_PORT2_PORT &= ~(RELAIS_7_PORT2 | RELAIS_8_PORT2);
    12ee:	85 b3       	in	r24, 0x15	; 21
    12f0:	83 7f       	andi	r24, 0xF3	; 243
    12f2:	85 bb       	out	0x15, r24	; 21
						RELAIS_PORT1_PORT = (RELAIS_1_PORT1 | RELAIS_2_PORT1 | RELAIS_3_PORT1 | RELAIS_4_PORT1);
<<<<<<< .mine
    12f4:	fc e3       	ldi	r31, 0x3C	; 60
    12f6:	f2 bb       	out	0x12, r31	; 18
    12f8:	18 c0       	rjmp	.+48     	; 0x132a <main+0x156>
||||||| .r47
    129a:	8c e3       	ldi	r24, 0x3C	; 60
    129c:	82 bb       	out	0x12, r24	; 18
    129e:	04 c0       	rjmp	.+8      	; 0x12a8 <main+0x12e>
=======
    129a:	8c e3       	ldi	r24, 0x3C	; 60
    129c:	82 bb       	out	0x12, r24	; 18
    129e:	03 c0       	rjmp	.+6      	; 0x12a6 <main+0x138>
>>>>>>> .r50
					}
					else
					{
<<<<<<< .mine
						RELAIS_PORT1_PORT = (RELAIS_5_PORT1 | RELAIS_6_PORT1);
    12fa:	80 ec       	ldi	r24, 0xC0	; 192
    12fc:	82 bb       	out	0x12, r24	; 18
||||||| .r47
						RELAIS_PORT1_PORT = (RELAIS_5_PORT1 | RELAIS_6_PORT1);
    12a0:	90 ec       	ldi	r25, 0xC0	; 192
    12a2:	92 bb       	out	0x12, r25	; 18
=======
	 					RELAIS_PORT1_PORT = (RELAIS_5_PORT1 | RELAIS_6_PORT1);
    12a0:	22 ba       	out	0x12, r2	; 18
>>>>>>> .r50
						RELAIS_PORT2_PORT = (RELAIS_7_PORT2 | RELAIS_8_PORT2);
<<<<<<< .mine
    12fe:	9c e0       	ldi	r25, 0x0C	; 12
    1300:	95 bb       	out	0x15, r25	; 21
    1302:	13 c0       	rjmp	.+38     	; 0x132a <main+0x156>
||||||| .r47
    12a4:	ec e0       	ldi	r30, 0x0C	; 12
    12a6:	e5 bb       	out	0x15, r30	; 21
=======
    12a2:	8c e0       	ldi	r24, 0x0C	; 12
    12a4:	85 bb       	out	0x15, r24	; 21
>>>>>>> .r50
									
				}break;
				
				case 3:
				{
					uartReadRingBuff( NULL , 0x01 );
    1304:	61 2f       	mov	r22, r17
    1306:	80 e0       	ldi	r24, 0x00	; 0
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	0e 94 ce 05 	call	0xb9c	; 0xb9c <uartReadRingBuff>
					cmdBuildAnswer(&cmd,ID_APPLICATION,DATA_TYP_UINT8,4,0,NULL);
    130e:	e1 2c       	mov	r14, r1
    1310:	f1 2c       	mov	r15, r1
    1312:	00 e0       	ldi	r16, 0x00	; 0
    1314:	24 e0       	ldi	r18, 0x04	; 4
    1316:	40 e0       	ldi	r20, 0x00	; 0
    1318:	6f ef       	ldi	r22, 0xFF	; 255
    131a:	83 e9       	ldi	r24, 0x93	; 147
    131c:	92 e0       	ldi	r25, 0x02	; 2
    131e:	0e 94 0c 02 	call	0x418	; 0x418 <cmdBuildAnswer>
					cmdSendAnswer(&cmd);
    1322:	83 e9       	ldi	r24, 0x93	; 147
    1324:	92 e0       	ldi	r25, 0x02	; 2
    1326:	0e 94 1a 02 	call	0x434	; 0x434 <cmdSendAnswer>
				}
			}	
		}

		if ( sys.scrollIsRdy && DebugModeEnable == false )
<<<<<<< .mine
    132a:	f6 01       	movw	r30, r12
    132c:	84 81       	ldd	r24, Z+4	; 0x04
    132e:	88 23       	and	r24, r24
    1330:	c9 f0       	breq	.+50     	; 0x1364 <main+0x190>
    1332:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <DebugModeEnable>
    1336:	81 11       	cpse	r24, r1
    1338:	61 c0       	rjmp	.+194    	; 0x13fc <main+0x228>
||||||| .r47
    12a8:	f8 01       	movw	r30, r16
    12aa:	84 81       	ldd	r24, Z+4	; 0x04
    12ac:	88 23       	and	r24, r24
    12ae:	c9 f0       	breq	.+50     	; 0x12e2 <main+0x168>
    12b0:	80 91 54 06 	lds	r24, 0x0654	; 0x800654 <DebugModeEnable>
    12b4:	81 11       	cpse	r24, r1
    12b6:	61 c0       	rjmp	.+194    	; 0x137a <main+0x200>
=======
    12a6:	f8 01       	movw	r30, r16
    12a8:	84 81       	ldd	r24, Z+4	; 0x04
    12aa:	88 23       	and	r24, r24
    12ac:	c9 f0       	breq	.+50     	; 0x12e0 <main+0x172>
    12ae:	80 91 56 06 	lds	r24, 0x0656	; 0x800656 <DebugModeEnable>
    12b2:	81 11       	cpse	r24, r1
    12b4:	61 c0       	rjmp	.+194    	; 0x1378 <main+0x20a>
>>>>>>> .r50
		{
			sys.i2cBusy = 1; // Multiplexing unterbrechen
<<<<<<< .mine
    133a:	80 81       	ld	r24, Z
    133c:	81 60       	ori	r24, 0x01	; 1
    133e:	80 83       	st	Z, r24
||||||| .r47
    12b8:	80 81       	ld	r24, Z
    12ba:	81 60       	ori	r24, 0x01	; 1
    12bc:	80 83       	st	Z, r24
=======
    12b6:	80 81       	ld	r24, Z
    12b8:	81 60       	ori	r24, 0x01	; 1
    12ba:	80 83       	st	Z, r24
>>>>>>> .r50
			
			sts3x.actual	= sts3xGetTemp();
<<<<<<< .mine
    1340:	0e 94 83 04 	call	0x906	; 0x906 <sts3xGetTemp>
    1344:	f1 01       	movw	r30, r2
    1346:	82 83       	std	Z+2, r24	; 0x02
||||||| .r47
    12be:	0e 94 83 04 	call	0x906	; 0x906 <sts3xGetTemp>
    12c2:	f2 01       	movw	r30, r4
    12c4:	82 83       	std	Z+2, r24	; 0x02
=======
    12bc:	0e 94 7f 04 	call	0x8fe	; 0x8fe <sts3xGetTemp>
    12c0:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <sts3x+0x2>
>>>>>>> .r50
			tmp102.actual	= tmp102GetTemp();
<<<<<<< .mine
    1348:	0e 94 1c 05 	call	0xa38	; 0xa38 <tmp102GetTemp>
    134c:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <tmp102+0x2>
||||||| .r47
    12c6:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <tmp102GetTemp>
    12ca:	f1 01       	movw	r30, r2
    12cc:	82 83       	std	Z+2, r24	; 0x02
=======
    12c4:	0e 94 f7 04 	call	0x9ee	; 0x9ee <tmp102GetTemp>
    12c8:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <tmp102+0x2>
>>>>>>> .r50
			checkTempSwell();
<<<<<<< .mine
    1350:	0e 94 42 08 	call	0x1084	; 0x1084 <checkTempSwell>
||||||| .r47
    12ce:	0e 94 15 08 	call	0x102a	; 0x102a <checkTempSwell>
=======
    12cc:	0e 94 0f 08 	call	0x101e	; 0x101e <checkTempSwell>
>>>>>>> .r50
			
			rtcGetData( &rtc );
<<<<<<< .mine
    1354:	c2 01       	movw	r24, r4
    1356:	0e 94 bf 03 	call	0x77e	; 0x77e <rtcGetData>
||||||| .r47
    12d2:	c3 01       	movw	r24, r6
    12d4:	0e 94 bf 03 	call	0x77e	; 0x77e <rtcGetData>
=======
    12d0:	c2 01       	movw	r24, r4
    12d2:	0e 94 bb 03 	call	0x776	; 0x776 <rtcGetData>
>>>>>>> .r50
			
			sys.i2cBusy = 0; // Multiplexing wieder freigeben
<<<<<<< .mine
    135a:	f6 01       	movw	r30, r12
    135c:	80 81       	ld	r24, Z
    135e:	8e 7f       	andi	r24, 0xFE	; 254
    1360:	80 83       	st	Z, r24
||||||| .r47
    12d8:	f8 01       	movw	r30, r16
    12da:	80 81       	ld	r24, Z
    12dc:	8e 7f       	andi	r24, 0xFE	; 254
    12de:	80 83       	st	Z, r24
=======
    12d6:	f8 01       	movw	r30, r16
    12d8:	80 81       	ld	r24, Z
    12da:	8e 7f       	andi	r24, 0xFE	; 254
    12dc:	80 83       	st	Z, r24
>>>>>>> .r50
			sys.scrollIsRdy = 0; // Es darf wieder gescrollt werden
<<<<<<< .mine
    1362:	14 82       	std	Z+4, r1	; 0x04
||||||| .r47
    12e0:	14 82       	std	Z+4, r1	; 0x04
=======
    12de:	14 82       	std	Z+4, r1	; 0x04
>>>>>>> .r50
		}
		
		if ( DebugModeEnable == false )
<<<<<<< .mine
    1364:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <DebugModeEnable>
    1368:	81 11       	cpse	r24, r1
    136a:	48 c0       	rjmp	.+144    	; 0x13fc <main+0x228>
||||||| .r47
    12e2:	80 91 54 06 	lds	r24, 0x0654	; 0x800654 <DebugModeEnable>
    12e6:	81 11       	cpse	r24, r1
    12e8:	48 c0       	rjmp	.+144    	; 0x137a <main+0x200>
=======
    12e0:	80 91 56 06 	lds	r24, 0x0656	; 0x800656 <DebugModeEnable>
    12e4:	81 11       	cpse	r24, r1
    12e6:	48 c0       	rjmp	.+144    	; 0x1378 <main+0x20a>
>>>>>>> .r50
		{
			char tmp[6] = "";
<<<<<<< .mine
    136c:	1a 82       	std	Y+2, r1	; 0x02
    136e:	19 82       	std	Y+1, r1	; 0x01
    1370:	84 e0       	ldi	r24, 0x04	; 4
    1372:	ef 81       	ldd	r30, Y+7	; 0x07
    1374:	f8 85       	ldd	r31, Y+8	; 0x08
    1376:	11 92       	st	Z+, r1
    1378:	8a 95       	dec	r24
    137a:	e9 f7       	brne	.-6      	; 0x1376 <main+0x1a2>
||||||| .r47
    12ea:	1a 82       	std	Y+2, r1	; 0x02
    12ec:	19 82       	std	Y+1, r1	; 0x01
    12ee:	84 e0       	ldi	r24, 0x04	; 4
    12f0:	ef 81       	ldd	r30, Y+7	; 0x07
    12f2:	f8 85       	ldd	r31, Y+8	; 0x08
    12f4:	11 92       	st	Z+, r1
    12f6:	8a 95       	dec	r24
    12f8:	e9 f7       	brne	.-6      	; 0x12f4 <main+0x17a>
=======
    12e8:	1a 82       	std	Y+2, r1	; 0x02
    12ea:	19 82       	std	Y+1, r1	; 0x01
    12ec:	84 e0       	ldi	r24, 0x04	; 4
    12ee:	e9 85       	ldd	r30, Y+9	; 0x09
    12f0:	fa 85       	ldd	r31, Y+10	; 0x0a
    12f2:	11 92       	st	Z+, r1
    12f4:	8a 95       	dec	r24
    12f6:	e9 f7       	brne	.-6      	; 0x12f2 <main+0x184>
>>>>>>> .r50
 			strcpy( out , buildTemperatureString( tmp , sts3x.actual , 0 ) );
<<<<<<< .mine
    137c:	40 e0       	ldi	r20, 0x00	; 0
    137e:	f1 01       	movw	r30, r2
    1380:	62 81       	ldd	r22, Z+2	; 0x02
    1382:	ce 01       	movw	r24, r28
    1384:	01 96       	adiw	r24, 0x01	; 1
    1386:	0e 94 8e 02 	call	0x51c	; 0x51c <buildTemperatureString>
    138a:	bc 01       	movw	r22, r24
    138c:	8c e2       	ldi	r24, 0x2C	; 44
    138e:	92 e0       	ldi	r25, 0x02	; 2
    1390:	0e 94 80 0d 	call	0x1b00	; 0x1b00 <strcpy>
||||||| .r47
    12fa:	40 e0       	ldi	r20, 0x00	; 0
    12fc:	f2 01       	movw	r30, r4
    12fe:	62 81       	ldd	r22, Z+2	; 0x02
    1300:	ce 01       	movw	r24, r28
    1302:	01 96       	adiw	r24, 0x01	; 1
    1304:	0e 94 8e 02 	call	0x51c	; 0x51c <buildTemperatureString>
    1308:	bc 01       	movw	r22, r24
    130a:	8c e0       	ldi	r24, 0x0C	; 12
    130c:	96 e0       	ldi	r25, 0x06	; 6
    130e:	0e 94 53 0d 	call	0x1aa6	; 0x1aa6 <strcpy>
=======
    12f8:	40 e0       	ldi	r20, 0x00	; 0
    12fa:	60 91 69 00 	lds	r22, 0x0069	; 0x800069 <sts3x+0x2>
    12fe:	ce 01       	movw	r24, r28
    1300:	01 96       	adiw	r24, 0x01	; 1
    1302:	0e 94 8a 02 	call	0x514	; 0x514 <buildTemperatureString>
    1306:	bc 01       	movw	r22, r24
    1308:	8e e0       	ldi	r24, 0x0E	; 14
    130a:	96 e0       	ldi	r25, 0x06	; 6
    130c:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <strcpy>
>>>>>>> .r50
 			strcat( out , " - " );
<<<<<<< .mine
    1394:	0f 2e       	mov	r0, r31
    1396:	fc e2       	ldi	r31, 0x2C	; 44
    1398:	ef 2e       	mov	r14, r31
    139a:	f2 e0       	ldi	r31, 0x02	; 2
    139c:	ff 2e       	mov	r15, r31
    139e:	f0 2d       	mov	r31, r0
    13a0:	f7 01       	movw	r30, r14
    13a2:	01 90       	ld	r0, Z+
    13a4:	00 20       	and	r0, r0
    13a6:	e9 f7       	brne	.-6      	; 0x13a2 <main+0x1ce>
    13a8:	31 97       	sbiw	r30, 0x01	; 1
    13aa:	71 82       	std	Z+1, r7	; 0x01
    13ac:	60 82       	st	Z, r6
    13ae:	93 82       	std	Z+3, r9	; 0x03
    13b0:	82 82       	std	Z+2, r8	; 0x02
||||||| .r47
    1312:	0f 2e       	mov	r0, r31
    1314:	fc e0       	ldi	r31, 0x0C	; 12
    1316:	cf 2e       	mov	r12, r31
    1318:	f6 e0       	ldi	r31, 0x06	; 6
    131a:	df 2e       	mov	r13, r31
    131c:	f0 2d       	mov	r31, r0
    131e:	f6 01       	movw	r30, r12
    1320:	01 90       	ld	r0, Z+
    1322:	00 20       	and	r0, r0
    1324:	e9 f7       	brne	.-6      	; 0x1320 <main+0x1a6>
    1326:	31 97       	sbiw	r30, 0x01	; 1
    1328:	91 82       	std	Z+1, r9	; 0x01
    132a:	80 82       	st	Z, r8
    132c:	b3 82       	std	Z+3, r11	; 0x03
    132e:	a2 82       	std	Z+2, r10	; 0x02
=======
    1310:	0f 2e       	mov	r0, r31
    1312:	fe e0       	ldi	r31, 0x0E	; 14
    1314:	6f 2e       	mov	r6, r31
    1316:	f6 e0       	ldi	r31, 0x06	; 6
    1318:	7f 2e       	mov	r7, r31
    131a:	f0 2d       	mov	r31, r0
    131c:	f3 01       	movw	r30, r6
    131e:	01 90       	ld	r0, Z+
    1320:	00 20       	and	r0, r0
    1322:	e9 f7       	brne	.-6      	; 0x131e <main+0x1b0>
    1324:	31 97       	sbiw	r30, 0x01	; 1
    1326:	91 82       	std	Z+1, r9	; 0x01
    1328:	80 82       	st	Z, r8
    132a:	b3 82       	std	Z+3, r11	; 0x03
    132c:	a2 82       	std	Z+2, r10	; 0x02
>>>>>>> .r50
 			strcat( out , buildTemperatureString( tmp , tmp102.actual , 1 ) );
<<<<<<< .mine
    13b2:	41 2f       	mov	r20, r17
    13b4:	60 91 6d 00 	lds	r22, 0x006D	; 0x80006d <tmp102+0x2>
    13b8:	ce 01       	movw	r24, r28
    13ba:	01 96       	adiw	r24, 0x01	; 1
    13bc:	0e 94 8e 02 	call	0x51c	; 0x51c <buildTemperatureString>
    13c0:	bc 01       	movw	r22, r24
    13c2:	c7 01       	movw	r24, r14
    13c4:	0e 94 75 0d 	call	0x1aea	; 0x1aea <strcat>
||||||| .r47
    1330:	41 e0       	ldi	r20, 0x01	; 1
    1332:	f1 01       	movw	r30, r2
    1334:	62 81       	ldd	r22, Z+2	; 0x02
    1336:	ce 01       	movw	r24, r28
    1338:	01 96       	adiw	r24, 0x01	; 1
    133a:	0e 94 8e 02 	call	0x51c	; 0x51c <buildTemperatureString>
    133e:	bc 01       	movw	r22, r24
    1340:	c6 01       	movw	r24, r12
    1342:	0e 94 48 0d 	call	0x1a90	; 0x1a90 <strcat>
=======
    132e:	43 2d       	mov	r20, r3
    1330:	60 91 6d 00 	lds	r22, 0x006D	; 0x80006d <tmp102+0x2>
    1334:	ce 01       	movw	r24, r28
    1336:	01 96       	adiw	r24, 0x01	; 1
    1338:	0e 94 8a 02 	call	0x514	; 0x514 <buildTemperatureString>
    133c:	bc 01       	movw	r22, r24
    133e:	c3 01       	movw	r24, r6
    1340:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <strcat>
>>>>>>> .r50
 			strcat( out , " - " );
<<<<<<< .mine
    13c8:	f7 01       	movw	r30, r14
    13ca:	01 90       	ld	r0, Z+
    13cc:	00 20       	and	r0, r0
    13ce:	e9 f7       	brne	.-6      	; 0x13ca <main+0x1f6>
    13d0:	31 97       	sbiw	r30, 0x01	; 1
    13d2:	71 82       	std	Z+1, r7	; 0x01
    13d4:	60 82       	st	Z, r6
    13d6:	93 82       	std	Z+3, r9	; 0x03
    13d8:	82 82       	std	Z+2, r8	; 0x02
||||||| .r47
    1346:	f6 01       	movw	r30, r12
    1348:	01 90       	ld	r0, Z+
    134a:	00 20       	and	r0, r0
    134c:	e9 f7       	brne	.-6      	; 0x1348 <main+0x1ce>
    134e:	31 97       	sbiw	r30, 0x01	; 1
    1350:	91 82       	std	Z+1, r9	; 0x01
    1352:	80 82       	st	Z, r8
    1354:	b3 82       	std	Z+3, r11	; 0x03
    1356:	a2 82       	std	Z+2, r10	; 0x02
=======
    1344:	f3 01       	movw	r30, r6
    1346:	01 90       	ld	r0, Z+
    1348:	00 20       	and	r0, r0
    134a:	e9 f7       	brne	.-6      	; 0x1346 <main+0x1d8>
    134c:	31 97       	sbiw	r30, 0x01	; 1
    134e:	91 82       	std	Z+1, r9	; 0x01
    1350:	80 82       	st	Z, r8
    1352:	b3 82       	std	Z+3, r11	; 0x03
    1354:	a2 82       	std	Z+2, r10	; 0x02
>>>>>>> .r50
 			strcat( out , timeBcdToStr( rtc.hour , rtc.minute , rtc.second ) );
<<<<<<< .mine
    13da:	f2 01       	movw	r30, r4
    13dc:	40 81       	ld	r20, Z
    13de:	61 81       	ldd	r22, Z+1	; 0x01
    13e0:	82 81       	ldd	r24, Z+2	; 0x02
    13e2:	0e 94 4d 02 	call	0x49a	; 0x49a <timeBcdToStr>
    13e6:	bc 01       	movw	r22, r24
    13e8:	c7 01       	movw	r24, r14
    13ea:	0e 94 75 0d 	call	0x1aea	; 0x1aea <strcat>
||||||| .r47
    1358:	f3 01       	movw	r30, r6
    135a:	40 81       	ld	r20, Z
    135c:	61 81       	ldd	r22, Z+1	; 0x01
    135e:	82 81       	ldd	r24, Z+2	; 0x02
    1360:	0e 94 4d 02 	call	0x49a	; 0x49a <timeBcdToStr>
    1364:	bc 01       	movw	r22, r24
    1366:	c6 01       	movw	r24, r12
    1368:	0e 94 48 0d 	call	0x1a90	; 0x1a90 <strcat>
=======
    1356:	f2 01       	movw	r30, r4
    1358:	40 81       	ld	r20, Z
    135a:	61 81       	ldd	r22, Z+1	; 0x01
    135c:	82 81       	ldd	r24, Z+2	; 0x02
    135e:	0e 94 49 02 	call	0x492	; 0x492 <timeBcdToStr>
    1362:	bc 01       	movw	r22, r24
    1364:	c3 01       	movw	r24, r6
    1366:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <strcat>
>>>>>>> .r50
 			scrollMessage( out , 1500 , 0 );			
<<<<<<< .mine
    13ee:	40 e0       	ldi	r20, 0x00	; 0
    13f0:	6c ed       	ldi	r22, 0xDC	; 220
    13f2:	75 e0       	ldi	r23, 0x05	; 5
    13f4:	c7 01       	movw	r24, r14
    13f6:	0e 94 80 08 	call	0x1100	; 0x1100 <scrollMessage>
    13fa:	4a cf       	rjmp	.-364    	; 0x1290 <main+0xbc>
||||||| .r47
    136c:	40 e0       	ldi	r20, 0x00	; 0
    136e:	6c ed       	ldi	r22, 0xDC	; 220
    1370:	75 e0       	ldi	r23, 0x05	; 5
    1372:	c6 01       	movw	r24, r12
    1374:	0e 94 53 08 	call	0x10a6	; 0x10a6 <scrollMessage>
    1378:	62 cf       	rjmp	.-316    	; 0x123e <main+0xc4>
=======
    136a:	40 e0       	ldi	r20, 0x00	; 0
    136c:	6c ed       	ldi	r22, 0xDC	; 220
    136e:	75 e0       	ldi	r23, 0x05	; 5
    1370:	c3 01       	movw	r24, r6
    1372:	0e 94 4d 08 	call	0x109a	; 0x109a <scrollMessage>
    1376:	99 c0       	rjmp	.+306    	; 0x14aa <main+0x33c>
>>>>>>> .r50
		}
		else
		{
			disp.dig[0] = ((sys.cmdCounter / 1000) % 10) + '0';
<<<<<<< .mine
    13fc:	f6 01       	movw	r30, r12
    13fe:	21 85       	ldd	r18, Z+9	; 0x09
    1400:	32 85       	ldd	r19, Z+10	; 0x0a
    1402:	36 95       	lsr	r19
    1404:	27 95       	ror	r18
    1406:	36 95       	lsr	r19
    1408:	27 95       	ror	r18
    140a:	36 95       	lsr	r19
    140c:	27 95       	ror	r18
    140e:	a5 ec       	ldi	r26, 0xC5	; 197
    1410:	b0 e2       	ldi	r27, 0x20	; 32
    1412:	0e 94 66 0d 	call	0x1acc	; 0x1acc <__umulhisi3>
    1416:	ac 01       	movw	r20, r24
    1418:	52 95       	swap	r21
    141a:	42 95       	swap	r20
    141c:	4f 70       	andi	r20, 0x0F	; 15
    141e:	45 27       	eor	r20, r21
    1420:	5f 70       	andi	r21, 0x0F	; 15
    1422:	45 27       	eor	r20, r21
    1424:	9a 01       	movw	r18, r20
    1426:	ad ec       	ldi	r26, 0xCD	; 205
    1428:	bc ec       	ldi	r27, 0xCC	; 204
    142a:	0e 94 66 0d 	call	0x1acc	; 0x1acc <__umulhisi3>
    142e:	96 95       	lsr	r25
    1430:	87 95       	ror	r24
    1432:	96 95       	lsr	r25
    1434:	87 95       	ror	r24
    1436:	96 95       	lsr	r25
    1438:	87 95       	ror	r24
    143a:	9c 01       	movw	r18, r24
    143c:	22 0f       	add	r18, r18
    143e:	33 1f       	adc	r19, r19
    1440:	88 0f       	add	r24, r24
    1442:	99 1f       	adc	r25, r25
    1444:	88 0f       	add	r24, r24
    1446:	99 1f       	adc	r25, r25
    1448:	88 0f       	add	r24, r24
    144a:	99 1f       	adc	r25, r25
    144c:	82 0f       	add	r24, r18
    144e:	93 1f       	adc	r25, r19
    1450:	48 1b       	sub	r20, r24
    1452:	59 0b       	sbc	r21, r25
    1454:	40 5d       	subi	r20, 0xD0	; 208
    1456:	f5 01       	movw	r30, r10
    1458:	40 83       	st	Z, r20
||||||| .r47
    137a:	f8 01       	movw	r30, r16
    137c:	21 85       	ldd	r18, Z+9	; 0x09
    137e:	32 85       	ldd	r19, Z+10	; 0x0a
    1380:	36 95       	lsr	r19
    1382:	27 95       	ror	r18
    1384:	36 95       	lsr	r19
    1386:	27 95       	ror	r18
    1388:	36 95       	lsr	r19
    138a:	27 95       	ror	r18
    138c:	a5 ec       	ldi	r26, 0xC5	; 197
    138e:	b0 e2       	ldi	r27, 0x20	; 32
    1390:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <__umulhisi3>
    1394:	ac 01       	movw	r20, r24
    1396:	52 95       	swap	r21
    1398:	42 95       	swap	r20
    139a:	4f 70       	andi	r20, 0x0F	; 15
    139c:	45 27       	eor	r20, r21
    139e:	5f 70       	andi	r21, 0x0F	; 15
    13a0:	45 27       	eor	r20, r21
    13a2:	9a 01       	movw	r18, r20
    13a4:	ad ec       	ldi	r26, 0xCD	; 205
    13a6:	bc ec       	ldi	r27, 0xCC	; 204
    13a8:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <__umulhisi3>
    13ac:	96 95       	lsr	r25
    13ae:	87 95       	ror	r24
    13b0:	96 95       	lsr	r25
    13b2:	87 95       	ror	r24
    13b4:	96 95       	lsr	r25
    13b6:	87 95       	ror	r24
    13b8:	9c 01       	movw	r18, r24
    13ba:	22 0f       	add	r18, r18
    13bc:	33 1f       	adc	r19, r19
    13be:	88 0f       	add	r24, r24
    13c0:	99 1f       	adc	r25, r25
    13c2:	88 0f       	add	r24, r24
    13c4:	99 1f       	adc	r25, r25
    13c6:	88 0f       	add	r24, r24
    13c8:	99 1f       	adc	r25, r25
    13ca:	82 0f       	add	r24, r18
    13cc:	93 1f       	adc	r25, r19
    13ce:	48 1b       	sub	r20, r24
    13d0:	59 0b       	sbc	r21, r25
    13d2:	40 5d       	subi	r20, 0xD0	; 208
    13d4:	f7 01       	movw	r30, r14
    13d6:	40 83       	st	Z, r20
=======
    1378:	f8 01       	movw	r30, r16
    137a:	21 85       	ldd	r18, Z+9	; 0x09
    137c:	32 85       	ldd	r19, Z+10	; 0x0a
    137e:	36 95       	lsr	r19
    1380:	27 95       	ror	r18
    1382:	36 95       	lsr	r19
    1384:	27 95       	ror	r18
    1386:	36 95       	lsr	r19
    1388:	27 95       	ror	r18
    138a:	a5 ec       	ldi	r26, 0xC5	; 197
    138c:	b0 e2       	ldi	r27, 0x20	; 32
    138e:	0e 94 91 0d 	call	0x1b22	; 0x1b22 <__umulhisi3>
    1392:	ac 01       	movw	r20, r24
    1394:	52 95       	swap	r21
    1396:	42 95       	swap	r20
    1398:	4f 70       	andi	r20, 0x0F	; 15
    139a:	45 27       	eor	r20, r21
    139c:	5f 70       	andi	r21, 0x0F	; 15
    139e:	45 27       	eor	r20, r21
    13a0:	9a 01       	movw	r18, r20
    13a2:	ad ec       	ldi	r26, 0xCD	; 205
    13a4:	bc ec       	ldi	r27, 0xCC	; 204
    13a6:	0e 94 91 0d 	call	0x1b22	; 0x1b22 <__umulhisi3>
    13aa:	96 95       	lsr	r25
    13ac:	87 95       	ror	r24
    13ae:	96 95       	lsr	r25
    13b0:	87 95       	ror	r24
    13b2:	96 95       	lsr	r25
    13b4:	87 95       	ror	r24
    13b6:	9c 01       	movw	r18, r24
    13b8:	22 0f       	add	r18, r18
    13ba:	33 1f       	adc	r19, r19
    13bc:	88 0f       	add	r24, r24
    13be:	99 1f       	adc	r25, r25
    13c0:	88 0f       	add	r24, r24
    13c2:	99 1f       	adc	r25, r25
    13c4:	88 0f       	add	r24, r24
    13c6:	99 1f       	adc	r25, r25
    13c8:	82 0f       	add	r24, r18
    13ca:	93 1f       	adc	r25, r19
    13cc:	48 1b       	sub	r20, r24
    13ce:	59 0b       	sbc	r21, r25
    13d0:	40 5d       	subi	r20, 0xD0	; 208
    13d2:	f7 01       	movw	r30, r14
    13d4:	40 83       	st	Z, r20
>>>>>>> .r50
			disp.dig[1] = ((sys.cmdCounter / 100) % 10) + '0';
<<<<<<< .mine
    145a:	f6 01       	movw	r30, r12
    145c:	21 85       	ldd	r18, Z+9	; 0x09
    145e:	32 85       	ldd	r19, Z+10	; 0x0a
    1460:	36 95       	lsr	r19
    1462:	27 95       	ror	r18
    1464:	36 95       	lsr	r19
    1466:	27 95       	ror	r18
    1468:	ab e7       	ldi	r26, 0x7B	; 123
    146a:	b4 e1       	ldi	r27, 0x14	; 20
    146c:	0e 94 66 0d 	call	0x1acc	; 0x1acc <__umulhisi3>
    1470:	ac 01       	movw	r20, r24
    1472:	56 95       	lsr	r21
    1474:	47 95       	ror	r20
    1476:	9a 01       	movw	r18, r20
    1478:	ad ec       	ldi	r26, 0xCD	; 205
    147a:	bc ec       	ldi	r27, 0xCC	; 204
    147c:	0e 94 66 0d 	call	0x1acc	; 0x1acc <__umulhisi3>
    1480:	96 95       	lsr	r25
    1482:	87 95       	ror	r24
    1484:	96 95       	lsr	r25
    1486:	87 95       	ror	r24
    1488:	96 95       	lsr	r25
    148a:	87 95       	ror	r24
    148c:	9c 01       	movw	r18, r24
    148e:	22 0f       	add	r18, r18
    1490:	33 1f       	adc	r19, r19
    1492:	88 0f       	add	r24, r24
    1494:	99 1f       	adc	r25, r25
    1496:	88 0f       	add	r24, r24
    1498:	99 1f       	adc	r25, r25
    149a:	88 0f       	add	r24, r24
    149c:	99 1f       	adc	r25, r25
    149e:	82 0f       	add	r24, r18
    14a0:	93 1f       	adc	r25, r19
    14a2:	48 1b       	sub	r20, r24
    14a4:	59 0b       	sbc	r21, r25
    14a6:	40 5d       	subi	r20, 0xD0	; 208
    14a8:	f5 01       	movw	r30, r10
    14aa:	41 83       	std	Z+1, r20	; 0x01
			disp.dig[2] = ((sys.cmdCounter / 10) % 10) + '0';
    14ac:	f6 01       	movw	r30, r12
    14ae:	21 85       	ldd	r18, Z+9	; 0x09
    14b0:	32 85       	ldd	r19, Z+10	; 0x0a
    14b2:	0e 94 66 0d 	call	0x1acc	; 0x1acc <__umulhisi3>
    14b6:	ac 01       	movw	r20, r24
    14b8:	56 95       	lsr	r21
    14ba:	47 95       	ror	r20
    14bc:	56 95       	lsr	r21
    14be:	47 95       	ror	r20
    14c0:	56 95       	lsr	r21
    14c2:	47 95       	ror	r20
    14c4:	9a 01       	movw	r18, r20
    14c6:	0e 94 66 0d 	call	0x1acc	; 0x1acc <__umulhisi3>
    14ca:	96 95       	lsr	r25
    14cc:	87 95       	ror	r24
    14ce:	96 95       	lsr	r25
    14d0:	87 95       	ror	r24
    14d2:	96 95       	lsr	r25
    14d4:	87 95       	ror	r24
    14d6:	9c 01       	movw	r18, r24
    14d8:	22 0f       	add	r18, r18
    14da:	33 1f       	adc	r19, r19
    14dc:	88 0f       	add	r24, r24
    14de:	99 1f       	adc	r25, r25
    14e0:	88 0f       	add	r24, r24
    14e2:	99 1f       	adc	r25, r25
    14e4:	88 0f       	add	r24, r24
    14e6:	99 1f       	adc	r25, r25
    14e8:	82 0f       	add	r24, r18
    14ea:	93 1f       	adc	r25, r19
    14ec:	48 1b       	sub	r20, r24
    14ee:	59 0b       	sbc	r21, r25
    14f0:	40 5d       	subi	r20, 0xD0	; 208
    14f2:	f5 01       	movw	r30, r10
    14f4:	42 83       	std	Z+2, r20	; 0x02
			disp.dig[3] = (sys.cmdCounter  % 10) + '0';
    14f6:	f6 01       	movw	r30, r12
    14f8:	41 85       	ldd	r20, Z+9	; 0x09
    14fa:	52 85       	ldd	r21, Z+10	; 0x0a
    14fc:	9a 01       	movw	r18, r20
    14fe:	0e 94 66 0d 	call	0x1acc	; 0x1acc <__umulhisi3>
    1502:	96 95       	lsr	r25
    1504:	87 95       	ror	r24
    1506:	96 95       	lsr	r25
    1508:	87 95       	ror	r24
    150a:	96 95       	lsr	r25
    150c:	87 95       	ror	r24
    150e:	9c 01       	movw	r18, r24
    1510:	22 0f       	add	r18, r18
    1512:	33 1f       	adc	r19, r19
    1514:	88 0f       	add	r24, r24
    1516:	99 1f       	adc	r25, r25
    1518:	88 0f       	add	r24, r24
    151a:	99 1f       	adc	r25, r25
    151c:	88 0f       	add	r24, r24
    151e:	99 1f       	adc	r25, r25
    1520:	82 0f       	add	r24, r18
    1522:	93 1f       	adc	r25, r19
    1524:	48 1b       	sub	r20, r24
    1526:	59 0b       	sbc	r21, r25
    1528:	40 5d       	subi	r20, 0xD0	; 208
    152a:	f5 01       	movw	r30, r10
    152c:	43 83       	std	Z+3, r20	; 0x03
    152e:	b0 ce       	rjmp	.-672    	; 0x1290 <main+0xbc>
||||||| .r47
    13d8:	f8 01       	movw	r30, r16
    13da:	21 85       	ldd	r18, Z+9	; 0x09
    13dc:	32 85       	ldd	r19, Z+10	; 0x0a
    13de:	36 95       	lsr	r19
    13e0:	27 95       	ror	r18
    13e2:	36 95       	lsr	r19
    13e4:	27 95       	ror	r18
    13e6:	ab e7       	ldi	r26, 0x7B	; 123
    13e8:	b4 e1       	ldi	r27, 0x14	; 20
    13ea:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <__umulhisi3>
    13ee:	ac 01       	movw	r20, r24
    13f0:	56 95       	lsr	r21
    13f2:	47 95       	ror	r20
    13f4:	9a 01       	movw	r18, r20
    13f6:	ad ec       	ldi	r26, 0xCD	; 205
    13f8:	bc ec       	ldi	r27, 0xCC	; 204
    13fa:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <__umulhisi3>
    13fe:	96 95       	lsr	r25
    1400:	87 95       	ror	r24
    1402:	96 95       	lsr	r25
    1404:	87 95       	ror	r24
    1406:	96 95       	lsr	r25
    1408:	87 95       	ror	r24
    140a:	9c 01       	movw	r18, r24
    140c:	22 0f       	add	r18, r18
    140e:	33 1f       	adc	r19, r19
    1410:	88 0f       	add	r24, r24
    1412:	99 1f       	adc	r25, r25
    1414:	88 0f       	add	r24, r24
    1416:	99 1f       	adc	r25, r25
    1418:	88 0f       	add	r24, r24
    141a:	99 1f       	adc	r25, r25
    141c:	82 0f       	add	r24, r18
    141e:	93 1f       	adc	r25, r19
    1420:	48 1b       	sub	r20, r24
    1422:	59 0b       	sbc	r21, r25
    1424:	40 5d       	subi	r20, 0xD0	; 208
    1426:	f7 01       	movw	r30, r14
    1428:	41 83       	std	Z+1, r20	; 0x01
			disp.dig[2] = ((sys.cmdCounter / 10) % 10) + '0';
    142a:	f8 01       	movw	r30, r16
    142c:	21 85       	ldd	r18, Z+9	; 0x09
    142e:	32 85       	ldd	r19, Z+10	; 0x0a
    1430:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <__umulhisi3>
    1434:	ac 01       	movw	r20, r24
    1436:	56 95       	lsr	r21
    1438:	47 95       	ror	r20
    143a:	56 95       	lsr	r21
    143c:	47 95       	ror	r20
    143e:	56 95       	lsr	r21
    1440:	47 95       	ror	r20
    1442:	9a 01       	movw	r18, r20
    1444:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <__umulhisi3>
    1448:	96 95       	lsr	r25
    144a:	87 95       	ror	r24
    144c:	96 95       	lsr	r25
    144e:	87 95       	ror	r24
    1450:	96 95       	lsr	r25
    1452:	87 95       	ror	r24
    1454:	9c 01       	movw	r18, r24
    1456:	22 0f       	add	r18, r18
    1458:	33 1f       	adc	r19, r19
    145a:	88 0f       	add	r24, r24
    145c:	99 1f       	adc	r25, r25
    145e:	88 0f       	add	r24, r24
    1460:	99 1f       	adc	r25, r25
    1462:	88 0f       	add	r24, r24
    1464:	99 1f       	adc	r25, r25
    1466:	82 0f       	add	r24, r18
    1468:	93 1f       	adc	r25, r19
    146a:	48 1b       	sub	r20, r24
    146c:	59 0b       	sbc	r21, r25
    146e:	40 5d       	subi	r20, 0xD0	; 208
    1470:	f7 01       	movw	r30, r14
    1472:	42 83       	std	Z+2, r20	; 0x02
			disp.dig[3] = (sys.cmdCounter  % 10) + '0';
    1474:	f8 01       	movw	r30, r16
    1476:	41 85       	ldd	r20, Z+9	; 0x09
    1478:	52 85       	ldd	r21, Z+10	; 0x0a
    147a:	9a 01       	movw	r18, r20
    147c:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <__umulhisi3>
    1480:	96 95       	lsr	r25
    1482:	87 95       	ror	r24
    1484:	96 95       	lsr	r25
    1486:	87 95       	ror	r24
    1488:	96 95       	lsr	r25
    148a:	87 95       	ror	r24
    148c:	9c 01       	movw	r18, r24
    148e:	22 0f       	add	r18, r18
    1490:	33 1f       	adc	r19, r19
    1492:	88 0f       	add	r24, r24
    1494:	99 1f       	adc	r25, r25
    1496:	88 0f       	add	r24, r24
    1498:	99 1f       	adc	r25, r25
    149a:	88 0f       	add	r24, r24
    149c:	99 1f       	adc	r25, r25
    149e:	82 0f       	add	r24, r18
    14a0:	93 1f       	adc	r25, r19
    14a2:	48 1b       	sub	r20, r24
    14a4:	59 0b       	sbc	r21, r25
    14a6:	40 5d       	subi	r20, 0xD0	; 208
    14a8:	f7 01       	movw	r30, r14
    14aa:	43 83       	std	Z+3, r20	; 0x03
    14ac:	c8 ce       	rjmp	.-624    	; 0x123e <main+0xc4>
=======
    13d6:	f8 01       	movw	r30, r16
    13d8:	21 85       	ldd	r18, Z+9	; 0x09
    13da:	32 85       	ldd	r19, Z+10	; 0x0a
    13dc:	36 95       	lsr	r19
    13de:	27 95       	ror	r18
    13e0:	36 95       	lsr	r19
    13e2:	27 95       	ror	r18
    13e4:	ab e7       	ldi	r26, 0x7B	; 123
    13e6:	b4 e1       	ldi	r27, 0x14	; 20
    13e8:	0e 94 91 0d 	call	0x1b22	; 0x1b22 <__umulhisi3>
    13ec:	ac 01       	movw	r20, r24
    13ee:	56 95       	lsr	r21
    13f0:	47 95       	ror	r20
    13f2:	9a 01       	movw	r18, r20
    13f4:	ad ec       	ldi	r26, 0xCD	; 205
    13f6:	bc ec       	ldi	r27, 0xCC	; 204
    13f8:	0e 94 91 0d 	call	0x1b22	; 0x1b22 <__umulhisi3>
    13fc:	96 95       	lsr	r25
    13fe:	87 95       	ror	r24
    1400:	96 95       	lsr	r25
    1402:	87 95       	ror	r24
    1404:	96 95       	lsr	r25
    1406:	87 95       	ror	r24
    1408:	9c 01       	movw	r18, r24
    140a:	22 0f       	add	r18, r18
    140c:	33 1f       	adc	r19, r19
    140e:	88 0f       	add	r24, r24
    1410:	99 1f       	adc	r25, r25
    1412:	88 0f       	add	r24, r24
    1414:	99 1f       	adc	r25, r25
    1416:	88 0f       	add	r24, r24
    1418:	99 1f       	adc	r25, r25
    141a:	82 0f       	add	r24, r18
    141c:	93 1f       	adc	r25, r19
    141e:	48 1b       	sub	r20, r24
    1420:	59 0b       	sbc	r21, r25
    1422:	40 5d       	subi	r20, 0xD0	; 208
    1424:	f7 01       	movw	r30, r14
    1426:	41 83       	std	Z+1, r20	; 0x01
			disp.dig[2] = ((sys.cmdCounter / 10) % 10) + '0';
    1428:	f8 01       	movw	r30, r16
    142a:	21 85       	ldd	r18, Z+9	; 0x09
    142c:	32 85       	ldd	r19, Z+10	; 0x0a
    142e:	0e 94 91 0d 	call	0x1b22	; 0x1b22 <__umulhisi3>
    1432:	ac 01       	movw	r20, r24
    1434:	56 95       	lsr	r21
    1436:	47 95       	ror	r20
    1438:	56 95       	lsr	r21
    143a:	47 95       	ror	r20
    143c:	56 95       	lsr	r21
    143e:	47 95       	ror	r20
    1440:	9a 01       	movw	r18, r20
    1442:	0e 94 91 0d 	call	0x1b22	; 0x1b22 <__umulhisi3>
    1446:	96 95       	lsr	r25
    1448:	87 95       	ror	r24
    144a:	96 95       	lsr	r25
    144c:	87 95       	ror	r24
    144e:	96 95       	lsr	r25
    1450:	87 95       	ror	r24
    1452:	9c 01       	movw	r18, r24
    1454:	22 0f       	add	r18, r18
    1456:	33 1f       	adc	r19, r19
    1458:	88 0f       	add	r24, r24
    145a:	99 1f       	adc	r25, r25
    145c:	88 0f       	add	r24, r24
    145e:	99 1f       	adc	r25, r25
    1460:	88 0f       	add	r24, r24
    1462:	99 1f       	adc	r25, r25
    1464:	82 0f       	add	r24, r18
    1466:	93 1f       	adc	r25, r19
    1468:	48 1b       	sub	r20, r24
    146a:	59 0b       	sbc	r21, r25
    146c:	40 5d       	subi	r20, 0xD0	; 208
    146e:	f7 01       	movw	r30, r14
    1470:	42 83       	std	Z+2, r20	; 0x02
			disp.dig[3] = (sys.cmdCounter  % 10) + '0';
    1472:	f8 01       	movw	r30, r16
    1474:	41 85       	ldd	r20, Z+9	; 0x09
    1476:	52 85       	ldd	r21, Z+10	; 0x0a
    1478:	9a 01       	movw	r18, r20
    147a:	0e 94 91 0d 	call	0x1b22	; 0x1b22 <__umulhisi3>
    147e:	96 95       	lsr	r25
    1480:	87 95       	ror	r24
    1482:	96 95       	lsr	r25
    1484:	87 95       	ror	r24
    1486:	96 95       	lsr	r25
    1488:	87 95       	ror	r24
    148a:	9c 01       	movw	r18, r24
    148c:	22 0f       	add	r18, r18
    148e:	33 1f       	adc	r19, r19
    1490:	88 0f       	add	r24, r24
    1492:	99 1f       	adc	r25, r25
    1494:	88 0f       	add	r24, r24
    1496:	99 1f       	adc	r25, r25
    1498:	88 0f       	add	r24, r24
    149a:	99 1f       	adc	r25, r25
    149c:	82 0f       	add	r24, r18
    149e:	93 1f       	adc	r25, r19
    14a0:	48 1b       	sub	r20, r24
    14a2:	59 0b       	sbc	r21, r25
    14a4:	40 5d       	subi	r20, 0xD0	; 208
    14a6:	f7 01       	movw	r30, r14
    14a8:	43 83       	std	Z+3, r20	; 0x03
		}
	
>>>>>>> .r50

<<<<<<< .mine
00001530 <__vector_7>:
    }
||||||| .r47
000014ae <__vector_7>:
    }
=======
			
			if ( Switch.Info & 1<<0 )
    14aa:	f6 01       	movw	r30, r12
    14ac:	82 81       	ldd	r24, Z+2	; 0x02
    14ae:	80 ff       	sbrs	r24, 0
    14b0:	08 c0       	rjmp	.+16     	; 0x14c2 <main+0x354>
			{
				Switch.Info &= ~(1<<0);
    14b2:	8e 7f       	andi	r24, 0xFE	; 254
    14b4:	82 83       	std	Z+2, r24	; 0x02
				DebugModeEnable ^= true;
    14b6:	80 91 56 06 	lds	r24, 0x0656	; 0x800656 <DebugModeEnable>
    14ba:	83 25       	eor	r24, r3
    14bc:	80 93 56 06 	sts	0x0656, r24	; 0x800656 <DebugModeEnable>
    14c0:	bf ce       	rjmp	.-642    	; 0x1240 <main+0xd2>
			}else if ( Switch.Info & 1<<2 )
    14c2:	82 ff       	sbrs	r24, 2
    14c4:	0a c0       	rjmp	.+20     	; 0x14da <main+0x36c>
			{
				Switch.Info &= ~(1<<2);
    14c6:	8b 7f       	andi	r24, 0xFB	; 251
    14c8:	f6 01       	movw	r30, r12
    14ca:	82 83       	std	Z+2, r24	; 0x02
				sys.cmdCounter--;
    14cc:	f8 01       	movw	r30, r16
    14ce:	81 85       	ldd	r24, Z+9	; 0x09
    14d0:	92 85       	ldd	r25, Z+10	; 0x0a
    14d2:	01 97       	sbiw	r24, 0x01	; 1
    14d4:	92 87       	std	Z+10, r25	; 0x0a
    14d6:	81 87       	std	Z+9, r24	; 0x09
    14d8:	b3 ce       	rjmp	.-666    	; 0x1240 <main+0xd2>
			}else if ( Switch.Info & 1<<3 )
    14da:	83 ff       	sbrs	r24, 3
    14dc:	0a c0       	rjmp	.+20     	; 0x14f2 <main+0x384>
			{
				Switch.Info &= ~(1<<3);
    14de:	87 7f       	andi	r24, 0xF7	; 247
    14e0:	f6 01       	movw	r30, r12
    14e2:	82 83       	std	Z+2, r24	; 0x02
				sys.cmdCounter++;
    14e4:	f8 01       	movw	r30, r16
    14e6:	81 85       	ldd	r24, Z+9	; 0x09
    14e8:	92 85       	ldd	r25, Z+10	; 0x0a
    14ea:	01 96       	adiw	r24, 0x01	; 1
    14ec:	92 87       	std	Z+10, r25	; 0x0a
    14ee:	81 87       	std	Z+9, r24	; 0x09
    14f0:	a7 ce       	rjmp	.-690    	; 0x1240 <main+0xd2>
			}else if ( Switch.Info & 1<<1 )
    14f2:	81 ff       	sbrs	r24, 1
    14f4:	a5 ce       	rjmp	.-694    	; 0x1240 <main+0xd2>
			{
				Switch.Info &= ~(1<<1);
    14f6:	8d 7f       	andi	r24, 0xFD	; 253
    14f8:	f6 01       	movw	r30, r12
    14fa:	82 83       	std	Z+2, r24	; 0x02
				cmd_t TestRelais;
				static int8_t Relais = 1;
				static uint8_t SetState = 0x01;
				uint8_t Buffer[] = { Relais , SetState };
    14fc:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <Relais.2785>
    1500:	8f 83       	std	Y+7, r24	; 0x07
    1502:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <SetState.2786>
    1506:	88 87       	std	Y+8, r24	; 0x08
				TestRelais.DataPtr = Buffer;
    1508:	87 e0       	ldi	r24, 0x07	; 7
    150a:	90 e0       	ldi	r25, 0x00	; 0
    150c:	8c 0f       	add	r24, r28
    150e:	9d 1f       	adc	r25, r29
    1510:	9e 83       	std	Y+6, r25	; 0x06
    1512:	8d 83       	std	Y+5, r24	; 0x05
				cmdRelais( &TestRelais );
    1514:	ce 01       	movw	r24, r28
    1516:	01 96       	adiw	r24, 0x01	; 1
    1518:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <cmdRelais>
				
				if ( Relais < 8 )
    151c:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <Relais.2785>
    1520:	88 30       	cpi	r24, 0x08	; 8
    1522:	34 f4       	brge	.+12     	; 0x1530 <main+0x3c2>
				{
					Relais++;
    1524:	8f 5f       	subi	r24, 0xFF	; 255
    1526:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <Relais.2785>
					SetState = 1;
    152a:	30 92 6f 00 	sts	0x006F, r3	; 0x80006f <SetState.2786>
    152e:	88 ce       	rjmp	.-752    	; 0x1240 <main+0xd2>
				}
				else
				{
					Relais = 0;
    1530:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <Relais.2785>
					SetState = 2;
    1534:	82 e0       	ldi	r24, 0x02	; 2
    1536:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <SetState.2786>
    153a:	82 ce       	rjmp	.-764    	; 0x1240 <main+0xd2>

0000153c <__vector_7>:
   }
>>>>>>> .r50
}

/* live the CPU?*/
ISR(TIMER1_COMPA_vect)
{
<<<<<<< .mine
    1530:	1f 92       	push	r1
    1532:	0f 92       	push	r0
    1534:	0f b6       	in	r0, 0x3f	; 63
    1536:	0f 92       	push	r0
    1538:	11 24       	eor	r1, r1
    153a:	2f 93       	push	r18
    153c:	3f 93       	push	r19
    153e:	4f 93       	push	r20
    1540:	5f 93       	push	r21
    1542:	6f 93       	push	r22
    1544:	7f 93       	push	r23
    1546:	8f 93       	push	r24
    1548:	9f 93       	push	r25
    154a:	af 93       	push	r26
    154c:	bf 93       	push	r27
    154e:	ef 93       	push	r30
    1550:	ff 93       	push	r31
||||||| .r47
    14ae:	1f 92       	push	r1
    14b0:	0f 92       	push	r0
    14b2:	0f b6       	in	r0, 0x3f	; 63
    14b4:	0f 92       	push	r0
    14b6:	11 24       	eor	r1, r1
    14b8:	2f 93       	push	r18
    14ba:	3f 93       	push	r19
    14bc:	4f 93       	push	r20
    14be:	5f 93       	push	r21
    14c0:	6f 93       	push	r22
    14c2:	7f 93       	push	r23
    14c4:	8f 93       	push	r24
    14c6:	9f 93       	push	r25
    14c8:	af 93       	push	r26
    14ca:	bf 93       	push	r27
    14cc:	ef 93       	push	r30
    14ce:	ff 93       	push	r31
=======
    153c:	1f 92       	push	r1
    153e:	0f 92       	push	r0
    1540:	0f b6       	in	r0, 0x3f	; 63
    1542:	0f 92       	push	r0
    1544:	11 24       	eor	r1, r1
    1546:	2f 93       	push	r18
    1548:	3f 93       	push	r19
    154a:	4f 93       	push	r20
    154c:	5f 93       	push	r21
    154e:	6f 93       	push	r22
    1550:	7f 93       	push	r23
    1552:	8f 93       	push	r24
    1554:	9f 93       	push	r25
    1556:	af 93       	push	r26
    1558:	bf 93       	push	r27
    155a:	ef 93       	push	r30
    155c:	ff 93       	push	r31
>>>>>>> .r50
	static uint32_t stateLED = 0;
	sys.scroll++;
<<<<<<< .mine
    1552:	eb e7       	ldi	r30, 0x7B	; 123
    1554:	f2 e0       	ldi	r31, 0x02	; 2
    1556:	82 81       	ldd	r24, Z+2	; 0x02
    1558:	93 81       	ldd	r25, Z+3	; 0x03
    155a:	01 96       	adiw	r24, 0x01	; 1
    155c:	93 83       	std	Z+3, r25	; 0x03
    155e:	82 83       	std	Z+2, r24	; 0x02
||||||| .r47
    14d0:	e5 e5       	ldi	r30, 0x55	; 85
    14d2:	f6 e0       	ldi	r31, 0x06	; 6
    14d4:	82 81       	ldd	r24, Z+2	; 0x02
    14d6:	93 81       	ldd	r25, Z+3	; 0x03
    14d8:	01 96       	adiw	r24, 0x01	; 1
    14da:	93 83       	std	Z+3, r25	; 0x03
    14dc:	82 83       	std	Z+2, r24	; 0x02
=======
    155e:	eb e5       	ldi	r30, 0x5B	; 91
    1560:	f6 e0       	ldi	r31, 0x06	; 6
    1562:	82 81       	ldd	r24, Z+2	; 0x02
    1564:	93 81       	ldd	r25, Z+3	; 0x03
    1566:	01 96       	adiw	r24, 0x01	; 1
    1568:	93 83       	std	Z+3, r25	; 0x03
    156a:	82 83       	std	Z+2, r24	; 0x02
>>>>>>> .r50
	
	SwitchRead( &Switch , &PORTB );
    156c:	68 e3       	ldi	r22, 0x38	; 56
    156e:	70 e0       	ldi	r23, 0x00	; 0
    1570:	87 e5       	ldi	r24, 0x57	; 87
    1572:	96 e0       	ldi	r25, 0x06	; 6
    1574:	0e 94 54 0b 	call	0x16a8	; 0x16a8 <SwitchRead>
	
	/*
	*	Status Anzeige
	*/
	stateLED = checkMaxValue( ++stateLED , 10e3 );
<<<<<<< .mine
    1560:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <stateLED.2753>
    1564:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <stateLED.2753+0x1>
    1568:	a0 91 a7 01 	lds	r26, 0x01A7	; 0x8001a7 <stateLED.2753+0x2>
    156c:	b0 91 a8 01 	lds	r27, 0x01A8	; 0x8001a8 <stateLED.2753+0x3>
    1570:	01 96       	adiw	r24, 0x01	; 1
    1572:	a1 1d       	adc	r26, r1
    1574:	b1 1d       	adc	r27, r1
||||||| .r47
    14de:	80 91 85 05 	lds	r24, 0x0585	; 0x800585 <stateLED.2765>
    14e2:	90 91 86 05 	lds	r25, 0x0586	; 0x800586 <stateLED.2765+0x1>
    14e6:	a0 91 87 05 	lds	r26, 0x0587	; 0x800587 <stateLED.2765+0x2>
    14ea:	b0 91 88 05 	lds	r27, 0x0588	; 0x800588 <stateLED.2765+0x3>
    14ee:	01 96       	adiw	r24, 0x01	; 1
    14f0:	a1 1d       	adc	r26, r1
    14f2:	b1 1d       	adc	r27, r1
=======
    1578:	80 91 87 05 	lds	r24, 0x0587	; 0x800587 <stateLED.2794>
    157c:	90 91 88 05 	lds	r25, 0x0588	; 0x800588 <stateLED.2794+0x1>
    1580:	a0 91 89 05 	lds	r26, 0x0589	; 0x800589 <stateLED.2794+0x2>
    1584:	b0 91 8a 05 	lds	r27, 0x058A	; 0x80058a <stateLED.2794+0x3>
    1588:	01 96       	adiw	r24, 0x01	; 1
    158a:	a1 1d       	adc	r26, r1
    158c:	b1 1d       	adc	r27, r1
>>>>>>> .r50
	OCR1A   = ( (uint16_t)( F_CPU / 1 / 8000 ) );	
}

uint16_t checkMaxValue( uint16_t val , uint16_t max )
{
	if( val > max )
<<<<<<< .mine
    1576:	81 31       	cpi	r24, 0x11	; 17
    1578:	27 e2       	ldi	r18, 0x27	; 39
    157a:	92 07       	cpc	r25, r18
    157c:	08 f0       	brcs	.+2      	; 0x1580 <__vector_7+0x50>
    157e:	62 c0       	rjmp	.+196    	; 0x1644 <__vector_7+0x114>
    1580:	aa 27       	eor	r26, r26
    1582:	bb 27       	eor	r27, r27
	sys.scroll++;
||||||| .r47
    14f4:	81 31       	cpi	r24, 0x11	; 17
    14f6:	27 e2       	ldi	r18, 0x27	; 39
    14f8:	92 07       	cpc	r25, r18
    14fa:	08 f0       	brcs	.+2      	; 0x14fe <__vector_7+0x50>
    14fc:	62 c0       	rjmp	.+196    	; 0x15c2 <__vector_7+0x114>
    14fe:	aa 27       	eor	r26, r26
    1500:	bb 27       	eor	r27, r27
	sys.scroll++;
=======
    158e:	81 31       	cpi	r24, 0x11	; 17
    1590:	27 e2       	ldi	r18, 0x27	; 39
    1592:	92 07       	cpc	r25, r18
    1594:	08 f0       	brcs	.+2      	; 0x1598 <__vector_7+0x5c>
    1596:	62 c0       	rjmp	.+196    	; 0x165c <__vector_7+0x120>
    1598:	aa 27       	eor	r26, r26
    159a:	bb 27       	eor	r27, r27
	SwitchRead( &Switch , &PORTB );
>>>>>>> .r50
	
	/*
	*	Status Anzeige
	*/
	stateLED = checkMaxValue( ++stateLED , 10e3 );
<<<<<<< .mine
    1584:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <stateLED.2753>
    1588:	90 93 a6 01 	sts	0x01A6, r25	; 0x8001a6 <stateLED.2753+0x1>
    158c:	a0 93 a7 01 	sts	0x01A7, r26	; 0x8001a7 <stateLED.2753+0x2>
    1590:	b0 93 a8 01 	sts	0x01A8, r27	; 0x8001a8 <stateLED.2753+0x3>
||||||| .r47
    1502:	80 93 85 05 	sts	0x0585, r24	; 0x800585 <stateLED.2765>
    1506:	90 93 86 05 	sts	0x0586, r25	; 0x800586 <stateLED.2765+0x1>
    150a:	a0 93 87 05 	sts	0x0587, r26	; 0x800587 <stateLED.2765+0x2>
    150e:	b0 93 88 05 	sts	0x0588, r27	; 0x800588 <stateLED.2765+0x3>
=======
    159c:	80 93 87 05 	sts	0x0587, r24	; 0x800587 <stateLED.2794>
    15a0:	90 93 88 05 	sts	0x0588, r25	; 0x800588 <stateLED.2794+0x1>
    15a4:	a0 93 89 05 	sts	0x0589, r26	; 0x800589 <stateLED.2794+0x2>
    15a8:	b0 93 8a 05 	sts	0x058A, r27	; 0x80058a <stateLED.2794+0x3>
>>>>>>> .r50
	
	if ( stateLED <= 200 )
<<<<<<< .mine
    1594:	89 3c       	cpi	r24, 0xC9	; 201
    1596:	91 05       	cpc	r25, r1
    1598:	a1 05       	cpc	r26, r1
    159a:	b1 05       	cpc	r27, r1
    159c:	10 f4       	brcc	.+4      	; 0x15a2 <__vector_7+0x72>
||||||| .r47
    1512:	89 3c       	cpi	r24, 0xC9	; 201
    1514:	91 05       	cpc	r25, r1
    1516:	a1 05       	cpc	r26, r1
    1518:	b1 05       	cpc	r27, r1
    151a:	10 f4       	brcc	.+4      	; 0x1520 <__vector_7+0x72>
=======
    15ac:	89 3c       	cpi	r24, 0xC9	; 201
    15ae:	91 05       	cpc	r25, r1
    15b0:	a1 05       	cpc	r26, r1
    15b2:	b1 05       	cpc	r27, r1
    15b4:	10 f4       	brcc	.+4      	; 0x15ba <__vector_7+0x7e>
>>>>>>> .r50
	{
		BC(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    159e:	c7 98       	cbi	0x18, 7	; 24
    15a0:	24 c0       	rjmp	.+72     	; 0x15ea <__vector_7+0xba>
||||||| .r47
    151c:	c7 98       	cbi	0x18, 7	; 24
    151e:	24 c0       	rjmp	.+72     	; 0x1568 <__vector_7+0xba>
=======
    15b6:	c7 98       	cbi	0x18, 7	; 24
    15b8:	24 c0       	rjmp	.+72     	; 0x1602 <__vector_7+0xc6>
>>>>>>> .r50
	}
	else if ( ( stateLED >= 400 ) && ( stateLED <= 600 ) )
<<<<<<< .mine
    15a2:	ac 01       	movw	r20, r24
    15a4:	bd 01       	movw	r22, r26
    15a6:	40 59       	subi	r20, 0x90	; 144
    15a8:	51 40       	sbci	r21, 0x01	; 1
    15aa:	61 09       	sbc	r22, r1
    15ac:	71 09       	sbc	r23, r1
    15ae:	49 3c       	cpi	r20, 0xC9	; 201
    15b0:	51 05       	cpc	r21, r1
    15b2:	61 05       	cpc	r22, r1
    15b4:	71 05       	cpc	r23, r1
    15b6:	10 f4       	brcc	.+4      	; 0x15bc <__vector_7+0x8c>
||||||| .r47
    1520:	ac 01       	movw	r20, r24
    1522:	bd 01       	movw	r22, r26
    1524:	40 59       	subi	r20, 0x90	; 144
    1526:	51 40       	sbci	r21, 0x01	; 1
    1528:	61 09       	sbc	r22, r1
    152a:	71 09       	sbc	r23, r1
    152c:	49 3c       	cpi	r20, 0xC9	; 201
    152e:	51 05       	cpc	r21, r1
    1530:	61 05       	cpc	r22, r1
    1532:	71 05       	cpc	r23, r1
    1534:	10 f4       	brcc	.+4      	; 0x153a <__vector_7+0x8c>
=======
    15ba:	ac 01       	movw	r20, r24
    15bc:	bd 01       	movw	r22, r26
    15be:	40 59       	subi	r20, 0x90	; 144
    15c0:	51 40       	sbci	r21, 0x01	; 1
    15c2:	61 09       	sbc	r22, r1
    15c4:	71 09       	sbc	r23, r1
    15c6:	49 3c       	cpi	r20, 0xC9	; 201
    15c8:	51 05       	cpc	r21, r1
    15ca:	61 05       	cpc	r22, r1
    15cc:	71 05       	cpc	r23, r1
    15ce:	10 f4       	brcc	.+4      	; 0x15d4 <__vector_7+0x98>
>>>>>>> .r50
	{
		BS(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    15b8:	c7 9a       	sbi	0x18, 7	; 24
    15ba:	17 c0       	rjmp	.+46     	; 0x15ea <__vector_7+0xba>
||||||| .r47
    1536:	c7 9a       	sbi	0x18, 7	; 24
    1538:	17 c0       	rjmp	.+46     	; 0x1568 <__vector_7+0xba>
=======
    15d0:	c7 9a       	sbi	0x18, 7	; 24
    15d2:	17 c0       	rjmp	.+46     	; 0x1602 <__vector_7+0xc6>
>>>>>>> .r50
	}
	else if ( ( stateLED >= 1000 ) && ( stateLED <= 1400 ) )
<<<<<<< .mine
    15bc:	ac 01       	movw	r20, r24
    15be:	bd 01       	movw	r22, r26
    15c0:	48 5e       	subi	r20, 0xE8	; 232
    15c2:	53 40       	sbci	r21, 0x03	; 3
    15c4:	61 09       	sbc	r22, r1
    15c6:	71 09       	sbc	r23, r1
    15c8:	41 39       	cpi	r20, 0x91	; 145
    15ca:	51 40       	sbci	r21, 0x01	; 1
    15cc:	61 05       	cpc	r22, r1
    15ce:	71 05       	cpc	r23, r1
    15d0:	10 f4       	brcc	.+4      	; 0x15d6 <__vector_7+0xa6>
||||||| .r47
    153a:	ac 01       	movw	r20, r24
    153c:	bd 01       	movw	r22, r26
    153e:	48 5e       	subi	r20, 0xE8	; 232
    1540:	53 40       	sbci	r21, 0x03	; 3
    1542:	61 09       	sbc	r22, r1
    1544:	71 09       	sbc	r23, r1
    1546:	41 39       	cpi	r20, 0x91	; 145
    1548:	51 40       	sbci	r21, 0x01	; 1
    154a:	61 05       	cpc	r22, r1
    154c:	71 05       	cpc	r23, r1
    154e:	10 f4       	brcc	.+4      	; 0x1554 <__vector_7+0xa6>
=======
    15d4:	ac 01       	movw	r20, r24
    15d6:	bd 01       	movw	r22, r26
    15d8:	48 5e       	subi	r20, 0xE8	; 232
    15da:	53 40       	sbci	r21, 0x03	; 3
    15dc:	61 09       	sbc	r22, r1
    15de:	71 09       	sbc	r23, r1
    15e0:	41 39       	cpi	r20, 0x91	; 145
    15e2:	51 40       	sbci	r21, 0x01	; 1
    15e4:	61 05       	cpc	r22, r1
    15e6:	71 05       	cpc	r23, r1
    15e8:	10 f4       	brcc	.+4      	; 0x15ee <__vector_7+0xb2>
>>>>>>> .r50
	{
		BC(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    15d2:	c7 98       	cbi	0x18, 7	; 24
    15d4:	0a c0       	rjmp	.+20     	; 0x15ea <__vector_7+0xba>
||||||| .r47
    1550:	c7 98       	cbi	0x18, 7	; 24
    1552:	0a c0       	rjmp	.+20     	; 0x1568 <__vector_7+0xba>
=======
    15ea:	c7 98       	cbi	0x18, 7	; 24
    15ec:	0a c0       	rjmp	.+20     	; 0x1602 <__vector_7+0xc6>
>>>>>>> .r50
	}
	else if ( ( stateLED >= 1600 ) && ( stateLED <= 1800 ) )
<<<<<<< .mine
    15d6:	80 54       	subi	r24, 0x40	; 64
    15d8:	96 40       	sbci	r25, 0x06	; 6
    15da:	a1 09       	sbc	r26, r1
    15dc:	b1 09       	sbc	r27, r1
    15de:	89 3c       	cpi	r24, 0xC9	; 201
    15e0:	91 05       	cpc	r25, r1
    15e2:	a1 05       	cpc	r26, r1
    15e4:	b1 05       	cpc	r27, r1
    15e6:	08 f4       	brcc	.+2      	; 0x15ea <__vector_7+0xba>
||||||| .r47
    1554:	80 54       	subi	r24, 0x40	; 64
    1556:	96 40       	sbci	r25, 0x06	; 6
    1558:	a1 09       	sbc	r26, r1
    155a:	b1 09       	sbc	r27, r1
    155c:	89 3c       	cpi	r24, 0xC9	; 201
    155e:	91 05       	cpc	r25, r1
    1560:	a1 05       	cpc	r26, r1
    1562:	b1 05       	cpc	r27, r1
    1564:	08 f4       	brcc	.+2      	; 0x1568 <__vector_7+0xba>
=======
    15ee:	80 54       	subi	r24, 0x40	; 64
    15f0:	96 40       	sbci	r25, 0x06	; 6
    15f2:	a1 09       	sbc	r26, r1
    15f4:	b1 09       	sbc	r27, r1
    15f6:	89 3c       	cpi	r24, 0xC9	; 201
    15f8:	91 05       	cpc	r25, r1
    15fa:	a1 05       	cpc	r26, r1
    15fc:	b1 05       	cpc	r27, r1
    15fe:	08 f4       	brcc	.+2      	; 0x1602 <__vector_7+0xc6>
>>>>>>> .r50
	{
		BS(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    15e8:	c7 9a       	sbi	0x18, 7	; 24
||||||| .r47
    1566:	c7 9a       	sbi	0x18, 7	; 24
=======
    1600:	c7 9a       	sbi	0x18, 7	; 24
>>>>>>> .r50
	}
	
	/*
	*	Drehencoder auswertung.
	*/
	encoder.Last = ( ( encoder.Last << 2 ) & 0x0F );
<<<<<<< .mine
    15ea:	e0 e7       	ldi	r30, 0x70	; 112
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	81 89       	ldd	r24, Z+17	; 0x11
    15f0:	24 e0       	ldi	r18, 0x04	; 4
    15f2:	82 02       	muls	r24, r18
    15f4:	c0 01       	movw	r24, r0
    15f6:	11 24       	eor	r1, r1
    15f8:	8f 70       	andi	r24, 0x0F	; 15
    15fa:	81 8b       	std	Z+17, r24	; 0x11
||||||| .r47
    1568:	e0 e7       	ldi	r30, 0x70	; 112
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	81 89       	ldd	r24, Z+17	; 0x11
    156e:	24 e0       	ldi	r18, 0x04	; 4
    1570:	82 02       	muls	r24, r18
    1572:	c0 01       	movw	r24, r0
    1574:	11 24       	eor	r1, r1
    1576:	8f 70       	andi	r24, 0x0F	; 15
    1578:	81 8b       	std	Z+17, r24	; 0x11
=======
    1602:	e2 e7       	ldi	r30, 0x72	; 114
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	81 89       	ldd	r24, Z+17	; 0x11
    1608:	24 e0       	ldi	r18, 0x04	; 4
    160a:	82 02       	muls	r24, r18
    160c:	c0 01       	movw	r24, r0
    160e:	11 24       	eor	r1, r1
    1610:	8f 70       	andi	r24, 0x0F	; 15
    1612:	81 8b       	std	Z+17, r24	; 0x11
>>>>>>> .r50
	if (ENC_PIN & 1<<ENC_B)
<<<<<<< .mine
    15fc:	c9 9b       	sbis	0x19, 1	; 25
    15fe:	03 c0       	rjmp	.+6      	; 0x1606 <__vector_7+0xd6>
||||||| .r47
    157a:	c9 9b       	sbis	0x19, 1	; 25
    157c:	03 c0       	rjmp	.+6      	; 0x1584 <__vector_7+0xd6>
=======
    1614:	c9 9b       	sbis	0x19, 1	; 25
    1616:	03 c0       	rjmp	.+6      	; 0x161e <__vector_7+0xe2>
>>>>>>> .r50
	{
		encoder.Last |= 2;
<<<<<<< .mine
    1600:	81 89       	ldd	r24, Z+17	; 0x11
    1602:	82 60       	ori	r24, 0x02	; 2
    1604:	81 8b       	std	Z+17, r24	; 0x11
||||||| .r47
    157e:	81 89       	ldd	r24, Z+17	; 0x11
    1580:	82 60       	ori	r24, 0x02	; 2
    1582:	81 8b       	std	Z+17, r24	; 0x11
=======
    1618:	81 89       	ldd	r24, Z+17	; 0x11
    161a:	82 60       	ori	r24, 0x02	; 2
    161c:	81 8b       	std	Z+17, r24	; 0x11
>>>>>>> .r50
	}
	if (ENC_PIN & 1<<ENC_A)
<<<<<<< .mine
    1606:	ca 9b       	sbis	0x19, 2	; 25
    1608:	05 c0       	rjmp	.+10     	; 0x1614 <__vector_7+0xe4>
||||||| .r47
    1584:	ca 9b       	sbis	0x19, 2	; 25
    1586:	05 c0       	rjmp	.+10     	; 0x1592 <__vector_7+0xe4>
=======
    161e:	ca 9b       	sbis	0x19, 2	; 25
    1620:	05 c0       	rjmp	.+10     	; 0x162c <__vector_7+0xf0>
>>>>>>> .r50
	{
		encoder.Last |= 1;
<<<<<<< .mine
    160a:	e0 e7       	ldi	r30, 0x70	; 112
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	81 89       	ldd	r24, Z+17	; 0x11
    1610:	81 60       	ori	r24, 0x01	; 1
    1612:	81 8b       	std	Z+17, r24	; 0x11
||||||| .r47
    1588:	e0 e7       	ldi	r30, 0x70	; 112
    158a:	f0 e0       	ldi	r31, 0x00	; 0
    158c:	81 89       	ldd	r24, Z+17	; 0x11
    158e:	81 60       	ori	r24, 0x01	; 1
    1590:	81 8b       	std	Z+17, r24	; 0x11
=======
    1622:	e2 e7       	ldi	r30, 0x72	; 114
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	81 89       	ldd	r24, Z+17	; 0x11
    1628:	81 60       	ori	r24, 0x01	; 1
    162a:	81 8b       	std	Z+17, r24	; 0x11
>>>>>>> .r50
	} 	
	encoder.result += encoder.Table[encoder.Last];	
<<<<<<< .mine
    1614:	a0 e7       	ldi	r26, 0x70	; 112
    1616:	b0 e0       	ldi	r27, 0x00	; 0
    1618:	51 96       	adiw	r26, 0x11	; 17
    161a:	ec 91       	ld	r30, X
    161c:	51 97       	sbiw	r26, 0x11	; 17
    161e:	0e 2e       	mov	r0, r30
    1620:	00 0c       	add	r0, r0
    1622:	ff 0b       	sbc	r31, r31
    1624:	e0 59       	subi	r30, 0x90	; 144
    1626:	ff 4f       	sbci	r31, 0xFF	; 255
    1628:	80 81       	ld	r24, Z
    162a:	50 96       	adiw	r26, 0x10	; 16
    162c:	9c 91       	ld	r25, X
    162e:	50 97       	sbiw	r26, 0x10	; 16
    1630:	89 0f       	add	r24, r25
    1632:	50 96       	adiw	r26, 0x10	; 16
    1634:	8c 93       	st	X, r24

||||||| .r47
    1592:	a0 e7       	ldi	r26, 0x70	; 112
    1594:	b0 e0       	ldi	r27, 0x00	; 0
    1596:	51 96       	adiw	r26, 0x11	; 17
    1598:	ec 91       	ld	r30, X
    159a:	51 97       	sbiw	r26, 0x11	; 17
    159c:	0e 2e       	mov	r0, r30
    159e:	00 0c       	add	r0, r0
    15a0:	ff 0b       	sbc	r31, r31
    15a2:	e0 59       	subi	r30, 0x90	; 144
    15a4:	ff 4f       	sbci	r31, 0xFF	; 255
    15a6:	80 81       	ld	r24, Z
    15a8:	50 96       	adiw	r26, 0x10	; 16
    15aa:	9c 91       	ld	r25, X
    15ac:	50 97       	sbiw	r26, 0x10	; 16
    15ae:	89 0f       	add	r24, r25
    15b0:	50 96       	adiw	r26, 0x10	; 16
    15b2:	8c 93       	st	X, r24
		
=======
    162c:	a2 e7       	ldi	r26, 0x72	; 114
    162e:	b0 e0       	ldi	r27, 0x00	; 0
    1630:	51 96       	adiw	r26, 0x11	; 17
    1632:	ec 91       	ld	r30, X
    1634:	51 97       	sbiw	r26, 0x11	; 17
    1636:	0e 2e       	mov	r0, r30
    1638:	00 0c       	add	r0, r0
    163a:	ff 0b       	sbc	r31, r31
    163c:	ee 58       	subi	r30, 0x8E	; 142
    163e:	ff 4f       	sbci	r31, 0xFF	; 255
    1640:	80 81       	ld	r24, Z
    1642:	50 96       	adiw	r26, 0x10	; 16
    1644:	9c 91       	ld	r25, X
    1646:	50 97       	sbiw	r26, 0x10	; 16
    1648:	89 0f       	add	r24, r25
    164a:	50 96       	adiw	r26, 0x10	; 16
    164c:	8c 93       	st	X, r24
		
>>>>>>> .r50
	if ( !sys.i2cBusy )
<<<<<<< .mine
    1636:	80 91 7b 02 	lds	r24, 0x027B	; 0x80027b <sys>
    163a:	80 fd       	sbrc	r24, 0
    163c:	0c c0       	rjmp	.+24     	; 0x1656 <__vector_7+0x126>
||||||| .r47
    15b4:	80 91 55 06 	lds	r24, 0x0655	; 0x800655 <sys>
    15b8:	80 fd       	sbrc	r24, 0
    15ba:	0c c0       	rjmp	.+24     	; 0x15d4 <__vector_7+0x126>
=======
    164e:	80 91 5b 06 	lds	r24, 0x065B	; 0x80065b <sys>
    1652:	80 fd       	sbrc	r24, 0
    1654:	0c c0       	rjmp	.+24     	; 0x166e <__vector_7+0x132>
>>>>>>> .r50
	{
		muxDigits();
<<<<<<< .mine
    163e:	0e 94 e6 02 	call	0x5cc	; 0x5cc <muxDigits>
||||||| .r47
    15bc:	0e 94 e6 02 	call	0x5cc	; 0x5cc <muxDigits>
=======
    1656:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <muxDigits>
>>>>>>> .r50
	}
<<<<<<< .mine
    1642:	09 c0       	rjmp	.+18     	; 0x1656 <__vector_7+0x126>
	sys.scroll++;
||||||| .r47
    15c0:	09 c0       	rjmp	.+18     	; 0x15d4 <__vector_7+0x126>
	sys.scroll++;
=======
    165a:	09 c0       	rjmp	.+18     	; 0x166e <__vector_7+0x132>
	SwitchRead( &Switch , &PORTB );
>>>>>>> .r50
	
	/*
	*	Status Anzeige
	*/
	stateLED = checkMaxValue( ++stateLED , 10e3 );
<<<<<<< .mine
    1644:	10 92 a5 01 	sts	0x01A5, r1	; 0x8001a5 <stateLED.2753>
    1648:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <stateLED.2753+0x1>
    164c:	10 92 a7 01 	sts	0x01A7, r1	; 0x8001a7 <stateLED.2753+0x2>
    1650:	10 92 a8 01 	sts	0x01A8, r1	; 0x8001a8 <stateLED.2753+0x3>
    1654:	a4 cf       	rjmp	.-184    	; 0x159e <__vector_7+0x6e>

||||||| .r47
    15c2:	10 92 85 05 	sts	0x0585, r1	; 0x800585 <stateLED.2765>
    15c6:	10 92 86 05 	sts	0x0586, r1	; 0x800586 <stateLED.2765+0x1>
    15ca:	10 92 87 05 	sts	0x0587, r1	; 0x800587 <stateLED.2765+0x2>
    15ce:	10 92 88 05 	sts	0x0588, r1	; 0x800588 <stateLED.2765+0x3>
    15d2:	a4 cf       	rjmp	.-184    	; 0x151c <__vector_7+0x6e>
		
=======
    165c:	10 92 87 05 	sts	0x0587, r1	; 0x800587 <stateLED.2794>
    1660:	10 92 88 05 	sts	0x0588, r1	; 0x800588 <stateLED.2794+0x1>
    1664:	10 92 89 05 	sts	0x0589, r1	; 0x800589 <stateLED.2794+0x2>
    1668:	10 92 8a 05 	sts	0x058A, r1	; 0x80058a <stateLED.2794+0x3>
    166c:	a4 cf       	rjmp	.-184    	; 0x15b6 <__vector_7+0x7a>
		
>>>>>>> .r50
	if ( !sys.i2cBusy )
	{
		muxDigits();
	}
<<<<<<< .mine
    1656:	ff 91       	pop	r31
    1658:	ef 91       	pop	r30
    165a:	bf 91       	pop	r27
    165c:	af 91       	pop	r26
    165e:	9f 91       	pop	r25
    1660:	8f 91       	pop	r24
    1662:	7f 91       	pop	r23
    1664:	6f 91       	pop	r22
    1666:	5f 91       	pop	r21
    1668:	4f 91       	pop	r20
    166a:	3f 91       	pop	r19
    166c:	2f 91       	pop	r18
    166e:	0f 90       	pop	r0
    1670:	0f be       	out	0x3f, r0	; 63
    1672:	0f 90       	pop	r0
    1674:	1f 90       	pop	r1
    1676:	18 95       	reti
||||||| .r47
    15d4:	ff 91       	pop	r31
    15d6:	ef 91       	pop	r30
    15d8:	bf 91       	pop	r27
    15da:	af 91       	pop	r26
    15dc:	9f 91       	pop	r25
    15de:	8f 91       	pop	r24
    15e0:	7f 91       	pop	r23
    15e2:	6f 91       	pop	r22
    15e4:	5f 91       	pop	r21
    15e6:	4f 91       	pop	r20
    15e8:	3f 91       	pop	r19
    15ea:	2f 91       	pop	r18
    15ec:	0f 90       	pop	r0
    15ee:	0f be       	out	0x3f, r0	; 63
    15f0:	0f 90       	pop	r0
    15f2:	1f 90       	pop	r1
    15f4:	18 95       	reti
=======
    166e:	ff 91       	pop	r31
    1670:	ef 91       	pop	r30
    1672:	bf 91       	pop	r27
    1674:	af 91       	pop	r26
    1676:	9f 91       	pop	r25
    1678:	8f 91       	pop	r24
    167a:	7f 91       	pop	r23
    167c:	6f 91       	pop	r22
    167e:	5f 91       	pop	r21
    1680:	4f 91       	pop	r20
    1682:	3f 91       	pop	r19
    1684:	2f 91       	pop	r18
    1686:	0f 90       	pop	r0
    1688:	0f be       	out	0x3f, r0	; 63
    168a:	0f 90       	pop	r0
    168c:	1f 90       	pop	r1
    168e:	18 95       	reti
>>>>>>> .r50

<<<<<<< .mine
00001678 <__subsf3>:
    1678:	50 58       	subi	r21, 0x80	; 128
||||||| .r47
000015f6 <__subsf3>:
    15f6:	50 58       	subi	r21, 0x80	; 128
=======
00001690 <SwitchInit>:
#include "Switch.h"
>>>>>>> .r50

<<<<<<< .mine
0000167a <__addsf3>:
    167a:	bb 27       	eor	r27, r27
    167c:	aa 27       	eor	r26, r26
    167e:	0e 94 54 0b 	call	0x16a8	; 0x16a8 <__addsf3x>
    1682:	0c 94 a5 0c 	jmp	0x194a	; 0x194a <__fp_round>
    1686:	0e 94 97 0c 	call	0x192e	; 0x192e <__fp_pscA>
    168a:	38 f0       	brcs	.+14     	; 0x169a <__addsf3+0x20>
    168c:	0e 94 9e 0c 	call	0x193c	; 0x193c <__fp_pscB>
    1690:	20 f0       	brcs	.+8      	; 0x169a <__addsf3+0x20>
    1692:	39 f4       	brne	.+14     	; 0x16a2 <__addsf3+0x28>
    1694:	9f 3f       	cpi	r25, 0xFF	; 255
    1696:	19 f4       	brne	.+6      	; 0x169e <__addsf3+0x24>
    1698:	26 f4       	brtc	.+8      	; 0x16a2 <__addsf3+0x28>
    169a:	0c 94 94 0c 	jmp	0x1928	; 0x1928 <__fp_nan>
    169e:	0e f4       	brtc	.+2      	; 0x16a2 <__addsf3+0x28>
    16a0:	e0 95       	com	r30
    16a2:	e7 fb       	bst	r30, 7
    16a4:	0c 94 8e 0c 	jmp	0x191c	; 0x191c <__fp_inf>
||||||| .r47
000015f8 <__addsf3>:
    15f8:	bb 27       	eor	r27, r27
    15fa:	aa 27       	eor	r26, r26
    15fc:	0e 94 13 0b 	call	0x1626	; 0x1626 <__addsf3x>
    1600:	0c 94 64 0c 	jmp	0x18c8	; 0x18c8 <__fp_round>
    1604:	0e 94 56 0c 	call	0x18ac	; 0x18ac <__fp_pscA>
    1608:	38 f0       	brcs	.+14     	; 0x1618 <__addsf3+0x20>
    160a:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <__fp_pscB>
    160e:	20 f0       	brcs	.+8      	; 0x1618 <__addsf3+0x20>
    1610:	39 f4       	brne	.+14     	; 0x1620 <__addsf3+0x28>
    1612:	9f 3f       	cpi	r25, 0xFF	; 255
    1614:	19 f4       	brne	.+6      	; 0x161c <__addsf3+0x24>
    1616:	26 f4       	brtc	.+8      	; 0x1620 <__addsf3+0x28>
    1618:	0c 94 53 0c 	jmp	0x18a6	; 0x18a6 <__fp_nan>
    161c:	0e f4       	brtc	.+2      	; 0x1620 <__addsf3+0x28>
    161e:	e0 95       	com	r30
    1620:	e7 fb       	bst	r30, 7
    1622:	0c 94 4d 0c 	jmp	0x189a	; 0x189a <__fp_inf>
=======
/* Prototypen */
>>>>>>> .r50

<<<<<<< .mine
000016a8 <__addsf3x>:
    16a8:	e9 2f       	mov	r30, r25
    16aa:	0e 94 b6 0c 	call	0x196c	; 0x196c <__fp_split3>
    16ae:	58 f3       	brcs	.-42     	; 0x1686 <__addsf3+0xc>
    16b0:	ba 17       	cp	r27, r26
    16b2:	62 07       	cpc	r22, r18
    16b4:	73 07       	cpc	r23, r19
    16b6:	84 07       	cpc	r24, r20
    16b8:	95 07       	cpc	r25, r21
    16ba:	20 f0       	brcs	.+8      	; 0x16c4 <__addsf3x+0x1c>
    16bc:	79 f4       	brne	.+30     	; 0x16dc <__addsf3x+0x34>
    16be:	a6 f5       	brtc	.+104    	; 0x1728 <__addsf3x+0x80>
    16c0:	0c 94 d8 0c 	jmp	0x19b0	; 0x19b0 <__fp_zero>
    16c4:	0e f4       	brtc	.+2      	; 0x16c8 <__addsf3x+0x20>
    16c6:	e0 95       	com	r30
    16c8:	0b 2e       	mov	r0, r27
    16ca:	ba 2f       	mov	r27, r26
    16cc:	a0 2d       	mov	r26, r0
    16ce:	0b 01       	movw	r0, r22
    16d0:	b9 01       	movw	r22, r18
    16d2:	90 01       	movw	r18, r0
    16d4:	0c 01       	movw	r0, r24
    16d6:	ca 01       	movw	r24, r20
    16d8:	a0 01       	movw	r20, r0
    16da:	11 24       	eor	r1, r1
    16dc:	ff 27       	eor	r31, r31
    16de:	59 1b       	sub	r21, r25
    16e0:	99 f0       	breq	.+38     	; 0x1708 <__addsf3x+0x60>
    16e2:	59 3f       	cpi	r21, 0xF9	; 249
    16e4:	50 f4       	brcc	.+20     	; 0x16fa <__addsf3x+0x52>
    16e6:	50 3e       	cpi	r21, 0xE0	; 224
    16e8:	68 f1       	brcs	.+90     	; 0x1744 <__addsf3x+0x9c>
    16ea:	1a 16       	cp	r1, r26
    16ec:	f0 40       	sbci	r31, 0x00	; 0
    16ee:	a2 2f       	mov	r26, r18
    16f0:	23 2f       	mov	r18, r19
    16f2:	34 2f       	mov	r19, r20
    16f4:	44 27       	eor	r20, r20
    16f6:	58 5f       	subi	r21, 0xF8	; 248
    16f8:	f3 cf       	rjmp	.-26     	; 0x16e0 <__addsf3x+0x38>
    16fa:	46 95       	lsr	r20
    16fc:	37 95       	ror	r19
    16fe:	27 95       	ror	r18
    1700:	a7 95       	ror	r26
    1702:	f0 40       	sbci	r31, 0x00	; 0
    1704:	53 95       	inc	r21
    1706:	c9 f7       	brne	.-14     	; 0x16fa <__addsf3x+0x52>
    1708:	7e f4       	brtc	.+30     	; 0x1728 <__addsf3x+0x80>
    170a:	1f 16       	cp	r1, r31
    170c:	ba 0b       	sbc	r27, r26
    170e:	62 0b       	sbc	r22, r18
    1710:	73 0b       	sbc	r23, r19
    1712:	84 0b       	sbc	r24, r20
    1714:	ba f0       	brmi	.+46     	; 0x1744 <__addsf3x+0x9c>
    1716:	91 50       	subi	r25, 0x01	; 1
    1718:	a1 f0       	breq	.+40     	; 0x1742 <__addsf3x+0x9a>
    171a:	ff 0f       	add	r31, r31
    171c:	bb 1f       	adc	r27, r27
    171e:	66 1f       	adc	r22, r22
    1720:	77 1f       	adc	r23, r23
    1722:	88 1f       	adc	r24, r24
    1724:	c2 f7       	brpl	.-16     	; 0x1716 <__addsf3x+0x6e>
    1726:	0e c0       	rjmp	.+28     	; 0x1744 <__addsf3x+0x9c>
    1728:	ba 0f       	add	r27, r26
    172a:	62 1f       	adc	r22, r18
    172c:	73 1f       	adc	r23, r19
    172e:	84 1f       	adc	r24, r20
    1730:	48 f4       	brcc	.+18     	; 0x1744 <__addsf3x+0x9c>
    1732:	87 95       	ror	r24
    1734:	77 95       	ror	r23
    1736:	67 95       	ror	r22
    1738:	b7 95       	ror	r27
    173a:	f7 95       	ror	r31
    173c:	9e 3f       	cpi	r25, 0xFE	; 254
    173e:	08 f0       	brcs	.+2      	; 0x1742 <__addsf3x+0x9a>
    1740:	b0 cf       	rjmp	.-160    	; 0x16a2 <__addsf3+0x28>
    1742:	93 95       	inc	r25
    1744:	88 0f       	add	r24, r24
    1746:	08 f0       	brcs	.+2      	; 0x174a <__addsf3x+0xa2>
    1748:	99 27       	eor	r25, r25
    174a:	ee 0f       	add	r30, r30
    174c:	97 95       	ror	r25
    174e:	87 95       	ror	r24
    1750:	08 95       	ret
||||||| .r47
00001626 <__addsf3x>:
    1626:	e9 2f       	mov	r30, r25
    1628:	0e 94 75 0c 	call	0x18ea	; 0x18ea <__fp_split3>
    162c:	58 f3       	brcs	.-42     	; 0x1604 <__addsf3+0xc>
    162e:	ba 17       	cp	r27, r26
    1630:	62 07       	cpc	r22, r18
    1632:	73 07       	cpc	r23, r19
    1634:	84 07       	cpc	r24, r20
    1636:	95 07       	cpc	r25, r21
    1638:	20 f0       	brcs	.+8      	; 0x1642 <__addsf3x+0x1c>
    163a:	79 f4       	brne	.+30     	; 0x165a <__addsf3x+0x34>
    163c:	a6 f5       	brtc	.+104    	; 0x16a6 <__addsf3x+0x80>
    163e:	0c 94 97 0c 	jmp	0x192e	; 0x192e <__fp_zero>
    1642:	0e f4       	brtc	.+2      	; 0x1646 <__addsf3x+0x20>
    1644:	e0 95       	com	r30
    1646:	0b 2e       	mov	r0, r27
    1648:	ba 2f       	mov	r27, r26
    164a:	a0 2d       	mov	r26, r0
    164c:	0b 01       	movw	r0, r22
    164e:	b9 01       	movw	r22, r18
    1650:	90 01       	movw	r18, r0
    1652:	0c 01       	movw	r0, r24
    1654:	ca 01       	movw	r24, r20
    1656:	a0 01       	movw	r20, r0
    1658:	11 24       	eor	r1, r1
    165a:	ff 27       	eor	r31, r31
    165c:	59 1b       	sub	r21, r25
    165e:	99 f0       	breq	.+38     	; 0x1686 <__addsf3x+0x60>
    1660:	59 3f       	cpi	r21, 0xF9	; 249
    1662:	50 f4       	brcc	.+20     	; 0x1678 <__addsf3x+0x52>
    1664:	50 3e       	cpi	r21, 0xE0	; 224
    1666:	68 f1       	brcs	.+90     	; 0x16c2 <__addsf3x+0x9c>
    1668:	1a 16       	cp	r1, r26
    166a:	f0 40       	sbci	r31, 0x00	; 0
    166c:	a2 2f       	mov	r26, r18
    166e:	23 2f       	mov	r18, r19
    1670:	34 2f       	mov	r19, r20
    1672:	44 27       	eor	r20, r20
    1674:	58 5f       	subi	r21, 0xF8	; 248
    1676:	f3 cf       	rjmp	.-26     	; 0x165e <__addsf3x+0x38>
    1678:	46 95       	lsr	r20
    167a:	37 95       	ror	r19
    167c:	27 95       	ror	r18
    167e:	a7 95       	ror	r26
    1680:	f0 40       	sbci	r31, 0x00	; 0
    1682:	53 95       	inc	r21
    1684:	c9 f7       	brne	.-14     	; 0x1678 <__addsf3x+0x52>
    1686:	7e f4       	brtc	.+30     	; 0x16a6 <__addsf3x+0x80>
    1688:	1f 16       	cp	r1, r31
    168a:	ba 0b       	sbc	r27, r26
    168c:	62 0b       	sbc	r22, r18
    168e:	73 0b       	sbc	r23, r19
    1690:	84 0b       	sbc	r24, r20
    1692:	ba f0       	brmi	.+46     	; 0x16c2 <__addsf3x+0x9c>
    1694:	91 50       	subi	r25, 0x01	; 1
    1696:	a1 f0       	breq	.+40     	; 0x16c0 <__addsf3x+0x9a>
    1698:	ff 0f       	add	r31, r31
    169a:	bb 1f       	adc	r27, r27
    169c:	66 1f       	adc	r22, r22
    169e:	77 1f       	adc	r23, r23
    16a0:	88 1f       	adc	r24, r24
    16a2:	c2 f7       	brpl	.-16     	; 0x1694 <__addsf3x+0x6e>
    16a4:	0e c0       	rjmp	.+28     	; 0x16c2 <__addsf3x+0x9c>
    16a6:	ba 0f       	add	r27, r26
    16a8:	62 1f       	adc	r22, r18
    16aa:	73 1f       	adc	r23, r19
    16ac:	84 1f       	adc	r24, r20
    16ae:	48 f4       	brcc	.+18     	; 0x16c2 <__addsf3x+0x9c>
    16b0:	87 95       	ror	r24
    16b2:	77 95       	ror	r23
    16b4:	67 95       	ror	r22
    16b6:	b7 95       	ror	r27
    16b8:	f7 95       	ror	r31
    16ba:	9e 3f       	cpi	r25, 0xFE	; 254
    16bc:	08 f0       	brcs	.+2      	; 0x16c0 <__addsf3x+0x9a>
    16be:	b0 cf       	rjmp	.-160    	; 0x1620 <__addsf3+0x28>
    16c0:	93 95       	inc	r25
    16c2:	88 0f       	add	r24, r24
    16c4:	08 f0       	brcs	.+2      	; 0x16c8 <__addsf3x+0xa2>
    16c6:	99 27       	eor	r25, r25
    16c8:	ee 0f       	add	r30, r30
    16ca:	97 95       	ror	r25
    16cc:	87 95       	ror	r24
    16ce:	08 95       	ret
=======
void SwitchInit( volatile uint8_t *SwitchInPort , uint8_t SwitchMask , Switch_t *Switch )
{
    1690:	fa 01       	movw	r30, r20
	PORT_DDR_ADDR(SwitchInPort) &= ~( SwitchMask );
    1692:	dc 01       	movw	r26, r24
    1694:	8e 91       	ld	r24, -X
    1696:	96 2f       	mov	r25, r22
    1698:	90 95       	com	r25
    169a:	89 23       	and	r24, r25
    169c:	8c 93       	st	X, r24
	Switch->Old = 0;
    169e:	11 82       	std	Z+1, r1	; 0x01
	Switch->New = 0;
    16a0:	10 82       	st	Z, r1
	Switch->Info = 0;
    16a2:	12 82       	std	Z+2, r1	; 0x02
	Switch->Mask = SwitchMask;
    16a4:	63 83       	std	Z+3, r22	; 0x03
    16a6:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001752 <__divsf3>:
    1752:	0e 94 bd 0b 	call	0x177a	; 0x177a <__divsf3x>
    1756:	0c 94 a5 0c 	jmp	0x194a	; 0x194a <__fp_round>
    175a:	0e 94 9e 0c 	call	0x193c	; 0x193c <__fp_pscB>
    175e:	58 f0       	brcs	.+22     	; 0x1776 <__divsf3+0x24>
    1760:	0e 94 97 0c 	call	0x192e	; 0x192e <__fp_pscA>
    1764:	40 f0       	brcs	.+16     	; 0x1776 <__divsf3+0x24>
    1766:	29 f4       	brne	.+10     	; 0x1772 <__divsf3+0x20>
    1768:	5f 3f       	cpi	r21, 0xFF	; 255
    176a:	29 f0       	breq	.+10     	; 0x1776 <__divsf3+0x24>
    176c:	0c 94 8e 0c 	jmp	0x191c	; 0x191c <__fp_inf>
    1770:	51 11       	cpse	r21, r1
    1772:	0c 94 d9 0c 	jmp	0x19b2	; 0x19b2 <__fp_szero>
    1776:	0c 94 94 0c 	jmp	0x1928	; 0x1928 <__fp_nan>
||||||| .r47
000016d0 <__divsf3>:
    16d0:	0e 94 7c 0b 	call	0x16f8	; 0x16f8 <__divsf3x>
    16d4:	0c 94 64 0c 	jmp	0x18c8	; 0x18c8 <__fp_round>
    16d8:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <__fp_pscB>
    16dc:	58 f0       	brcs	.+22     	; 0x16f4 <__divsf3+0x24>
    16de:	0e 94 56 0c 	call	0x18ac	; 0x18ac <__fp_pscA>
    16e2:	40 f0       	brcs	.+16     	; 0x16f4 <__divsf3+0x24>
    16e4:	29 f4       	brne	.+10     	; 0x16f0 <__divsf3+0x20>
    16e6:	5f 3f       	cpi	r21, 0xFF	; 255
    16e8:	29 f0       	breq	.+10     	; 0x16f4 <__divsf3+0x24>
    16ea:	0c 94 4d 0c 	jmp	0x189a	; 0x189a <__fp_inf>
    16ee:	51 11       	cpse	r21, r1
    16f0:	0c 94 98 0c 	jmp	0x1930	; 0x1930 <__fp_szero>
    16f4:	0c 94 53 0c 	jmp	0x18a6	; 0x18a6 <__fp_nan>
=======
000016a8 <SwitchRead>:
}
>>>>>>> .r50

<<<<<<< .mine
0000177a <__divsf3x>:
    177a:	0e 94 b6 0c 	call	0x196c	; 0x196c <__fp_split3>
    177e:	68 f3       	brcs	.-38     	; 0x175a <__divsf3+0x8>
||||||| .r47
000016f8 <__divsf3x>:
    16f8:	0e 94 75 0c 	call	0x18ea	; 0x18ea <__fp_split3>
    16fc:	68 f3       	brcs	.-38     	; 0x16d8 <__divsf3+0x8>
=======
uint8_t SwitchRead( Switch_t *Switch , volatile uint8_t *SwitchInPort )
{
    16a8:	fc 01       	movw	r30, r24
	Switch->New = ( ( PORT_PIN_ADDR( SwitchInPort ) & Switch->Mask ) ^ Switch->Mask );
    16aa:	db 01       	movw	r26, r22
    16ac:	12 97       	sbiw	r26, 0x02	; 2
    16ae:	9c 91       	ld	r25, X
    16b0:	90 95       	com	r25
    16b2:	83 81       	ldd	r24, Z+3	; 0x03
    16b4:	98 23       	and	r25, r24
    16b6:	90 83       	st	Z, r25
	
	if (Switch->New != Switch->Old) // Eingang geaendert
    16b8:	81 81       	ldd	r24, Z+1	; 0x01
    16ba:	98 17       	cp	r25, r24
    16bc:	29 f0       	breq	.+10     	; 0x16c8 <SwitchRead+0x20>
	{
		Switch->Info = ( Switch->Info | ( Switch->New & ( Switch->Old ^ Switch->New ) ) );
    16be:	80 95       	com	r24
    16c0:	89 23       	and	r24, r25
    16c2:	22 81       	ldd	r18, Z+2	; 0x02
    16c4:	82 2b       	or	r24, r18
    16c6:	82 83       	std	Z+2, r24	; 0x02
	}
	
	Switch->Old = Switch->New;
    16c8:	91 83       	std	Z+1, r25	; 0x01
	
	return Switch->Info;
}
    16ca:	82 81       	ldd	r24, Z+2	; 0x02
    16cc:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001780 <__divsf3_pse>:
    1780:	99 23       	and	r25, r25
    1782:	b1 f3       	breq	.-20     	; 0x1770 <__divsf3+0x1e>
    1784:	55 23       	and	r21, r21
    1786:	91 f3       	breq	.-28     	; 0x176c <__divsf3+0x1a>
    1788:	95 1b       	sub	r25, r21
    178a:	55 0b       	sbc	r21, r21
    178c:	bb 27       	eor	r27, r27
    178e:	aa 27       	eor	r26, r26
    1790:	62 17       	cp	r22, r18
    1792:	73 07       	cpc	r23, r19
    1794:	84 07       	cpc	r24, r20
    1796:	38 f0       	brcs	.+14     	; 0x17a6 <__divsf3_pse+0x26>
    1798:	9f 5f       	subi	r25, 0xFF	; 255
    179a:	5f 4f       	sbci	r21, 0xFF	; 255
    179c:	22 0f       	add	r18, r18
    179e:	33 1f       	adc	r19, r19
    17a0:	44 1f       	adc	r20, r20
    17a2:	aa 1f       	adc	r26, r26
    17a4:	a9 f3       	breq	.-22     	; 0x1790 <__divsf3_pse+0x10>
    17a6:	35 d0       	rcall	.+106    	; 0x1812 <__divsf3_pse+0x92>
    17a8:	0e 2e       	mov	r0, r30
    17aa:	3a f0       	brmi	.+14     	; 0x17ba <__divsf3_pse+0x3a>
    17ac:	e0 e8       	ldi	r30, 0x80	; 128
    17ae:	32 d0       	rcall	.+100    	; 0x1814 <__divsf3_pse+0x94>
    17b0:	91 50       	subi	r25, 0x01	; 1
    17b2:	50 40       	sbci	r21, 0x00	; 0
    17b4:	e6 95       	lsr	r30
    17b6:	00 1c       	adc	r0, r0
    17b8:	ca f7       	brpl	.-14     	; 0x17ac <__divsf3_pse+0x2c>
    17ba:	2b d0       	rcall	.+86     	; 0x1812 <__divsf3_pse+0x92>
    17bc:	fe 2f       	mov	r31, r30
    17be:	29 d0       	rcall	.+82     	; 0x1812 <__divsf3_pse+0x92>
    17c0:	66 0f       	add	r22, r22
    17c2:	77 1f       	adc	r23, r23
    17c4:	88 1f       	adc	r24, r24
    17c6:	bb 1f       	adc	r27, r27
    17c8:	26 17       	cp	r18, r22
    17ca:	37 07       	cpc	r19, r23
    17cc:	48 07       	cpc	r20, r24
    17ce:	ab 07       	cpc	r26, r27
    17d0:	b0 e8       	ldi	r27, 0x80	; 128
    17d2:	09 f0       	breq	.+2      	; 0x17d6 <__divsf3_pse+0x56>
    17d4:	bb 0b       	sbc	r27, r27
    17d6:	80 2d       	mov	r24, r0
    17d8:	bf 01       	movw	r22, r30
    17da:	ff 27       	eor	r31, r31
    17dc:	93 58       	subi	r25, 0x83	; 131
    17de:	5f 4f       	sbci	r21, 0xFF	; 255
    17e0:	3a f0       	brmi	.+14     	; 0x17f0 <__divsf3_pse+0x70>
    17e2:	9e 3f       	cpi	r25, 0xFE	; 254
    17e4:	51 05       	cpc	r21, r1
    17e6:	78 f0       	brcs	.+30     	; 0x1806 <__divsf3_pse+0x86>
    17e8:	0c 94 8e 0c 	jmp	0x191c	; 0x191c <__fp_inf>
    17ec:	0c 94 d9 0c 	jmp	0x19b2	; 0x19b2 <__fp_szero>
    17f0:	5f 3f       	cpi	r21, 0xFF	; 255
    17f2:	e4 f3       	brlt	.-8      	; 0x17ec <__divsf3_pse+0x6c>
    17f4:	98 3e       	cpi	r25, 0xE8	; 232
    17f6:	d4 f3       	brlt	.-12     	; 0x17ec <__divsf3_pse+0x6c>
    17f8:	86 95       	lsr	r24
    17fa:	77 95       	ror	r23
    17fc:	67 95       	ror	r22
    17fe:	b7 95       	ror	r27
    1800:	f7 95       	ror	r31
    1802:	9f 5f       	subi	r25, 0xFF	; 255
    1804:	c9 f7       	brne	.-14     	; 0x17f8 <__divsf3_pse+0x78>
    1806:	88 0f       	add	r24, r24
    1808:	91 1d       	adc	r25, r1
    180a:	96 95       	lsr	r25
    180c:	87 95       	ror	r24
    180e:	97 f9       	bld	r25, 7
    1810:	08 95       	ret
    1812:	e1 e0       	ldi	r30, 0x01	; 1
    1814:	66 0f       	add	r22, r22
    1816:	77 1f       	adc	r23, r23
    1818:	88 1f       	adc	r24, r24
    181a:	bb 1f       	adc	r27, r27
    181c:	62 17       	cp	r22, r18
    181e:	73 07       	cpc	r23, r19
    1820:	84 07       	cpc	r24, r20
    1822:	ba 07       	cpc	r27, r26
    1824:	20 f0       	brcs	.+8      	; 0x182e <__divsf3_pse+0xae>
    1826:	62 1b       	sub	r22, r18
    1828:	73 0b       	sbc	r23, r19
    182a:	84 0b       	sbc	r24, r20
    182c:	ba 0b       	sbc	r27, r26
    182e:	ee 1f       	adc	r30, r30
    1830:	88 f7       	brcc	.-30     	; 0x1814 <__divsf3_pse+0x94>
    1832:	e0 95       	com	r30
    1834:	08 95       	ret
||||||| .r47
000016fe <__divsf3_pse>:
    16fe:	99 23       	and	r25, r25
    1700:	b1 f3       	breq	.-20     	; 0x16ee <__divsf3+0x1e>
    1702:	55 23       	and	r21, r21
    1704:	91 f3       	breq	.-28     	; 0x16ea <__divsf3+0x1a>
    1706:	95 1b       	sub	r25, r21
    1708:	55 0b       	sbc	r21, r21
    170a:	bb 27       	eor	r27, r27
    170c:	aa 27       	eor	r26, r26
    170e:	62 17       	cp	r22, r18
    1710:	73 07       	cpc	r23, r19
    1712:	84 07       	cpc	r24, r20
    1714:	38 f0       	brcs	.+14     	; 0x1724 <__divsf3_pse+0x26>
    1716:	9f 5f       	subi	r25, 0xFF	; 255
    1718:	5f 4f       	sbci	r21, 0xFF	; 255
    171a:	22 0f       	add	r18, r18
    171c:	33 1f       	adc	r19, r19
    171e:	44 1f       	adc	r20, r20
    1720:	aa 1f       	adc	r26, r26
    1722:	a9 f3       	breq	.-22     	; 0x170e <__divsf3_pse+0x10>
    1724:	35 d0       	rcall	.+106    	; 0x1790 <__divsf3_pse+0x92>
    1726:	0e 2e       	mov	r0, r30
    1728:	3a f0       	brmi	.+14     	; 0x1738 <__divsf3_pse+0x3a>
    172a:	e0 e8       	ldi	r30, 0x80	; 128
    172c:	32 d0       	rcall	.+100    	; 0x1792 <__divsf3_pse+0x94>
    172e:	91 50       	subi	r25, 0x01	; 1
    1730:	50 40       	sbci	r21, 0x00	; 0
    1732:	e6 95       	lsr	r30
    1734:	00 1c       	adc	r0, r0
    1736:	ca f7       	brpl	.-14     	; 0x172a <__divsf3_pse+0x2c>
    1738:	2b d0       	rcall	.+86     	; 0x1790 <__divsf3_pse+0x92>
    173a:	fe 2f       	mov	r31, r30
    173c:	29 d0       	rcall	.+82     	; 0x1790 <__divsf3_pse+0x92>
    173e:	66 0f       	add	r22, r22
    1740:	77 1f       	adc	r23, r23
    1742:	88 1f       	adc	r24, r24
    1744:	bb 1f       	adc	r27, r27
    1746:	26 17       	cp	r18, r22
    1748:	37 07       	cpc	r19, r23
    174a:	48 07       	cpc	r20, r24
    174c:	ab 07       	cpc	r26, r27
    174e:	b0 e8       	ldi	r27, 0x80	; 128
    1750:	09 f0       	breq	.+2      	; 0x1754 <__divsf3_pse+0x56>
    1752:	bb 0b       	sbc	r27, r27
    1754:	80 2d       	mov	r24, r0
    1756:	bf 01       	movw	r22, r30
    1758:	ff 27       	eor	r31, r31
    175a:	93 58       	subi	r25, 0x83	; 131
    175c:	5f 4f       	sbci	r21, 0xFF	; 255
    175e:	3a f0       	brmi	.+14     	; 0x176e <__divsf3_pse+0x70>
    1760:	9e 3f       	cpi	r25, 0xFE	; 254
    1762:	51 05       	cpc	r21, r1
    1764:	78 f0       	brcs	.+30     	; 0x1784 <__divsf3_pse+0x86>
    1766:	0c 94 4d 0c 	jmp	0x189a	; 0x189a <__fp_inf>
    176a:	0c 94 98 0c 	jmp	0x1930	; 0x1930 <__fp_szero>
    176e:	5f 3f       	cpi	r21, 0xFF	; 255
    1770:	e4 f3       	brlt	.-8      	; 0x176a <__divsf3_pse+0x6c>
    1772:	98 3e       	cpi	r25, 0xE8	; 232
    1774:	d4 f3       	brlt	.-12     	; 0x176a <__divsf3_pse+0x6c>
    1776:	86 95       	lsr	r24
    1778:	77 95       	ror	r23
    177a:	67 95       	ror	r22
    177c:	b7 95       	ror	r27
    177e:	f7 95       	ror	r31
    1780:	9f 5f       	subi	r25, 0xFF	; 255
    1782:	c9 f7       	brne	.-14     	; 0x1776 <__divsf3_pse+0x78>
    1784:	88 0f       	add	r24, r24
    1786:	91 1d       	adc	r25, r1
    1788:	96 95       	lsr	r25
    178a:	87 95       	ror	r24
    178c:	97 f9       	bld	r25, 7
    178e:	08 95       	ret
    1790:	e1 e0       	ldi	r30, 0x01	; 1
    1792:	66 0f       	add	r22, r22
    1794:	77 1f       	adc	r23, r23
    1796:	88 1f       	adc	r24, r24
    1798:	bb 1f       	adc	r27, r27
    179a:	62 17       	cp	r22, r18
    179c:	73 07       	cpc	r23, r19
    179e:	84 07       	cpc	r24, r20
    17a0:	ba 07       	cpc	r27, r26
    17a2:	20 f0       	brcs	.+8      	; 0x17ac <__divsf3_pse+0xae>
    17a4:	62 1b       	sub	r22, r18
    17a6:	73 0b       	sbc	r23, r19
    17a8:	84 0b       	sbc	r24, r20
    17aa:	ba 0b       	sbc	r27, r26
    17ac:	ee 1f       	adc	r30, r30
    17ae:	88 f7       	brcc	.-30     	; 0x1792 <__divsf3_pse+0x94>
    17b0:	e0 95       	com	r30
    17b2:	08 95       	ret
=======
000016ce <__subsf3>:
    16ce:	50 58       	subi	r21, 0x80	; 128
>>>>>>> .r50

<<<<<<< .mine
00001836 <__fixsfsi>:
    1836:	0e 94 22 0c 	call	0x1844	; 0x1844 <__fixunssfsi>
    183a:	68 94       	set
    183c:	b1 11       	cpse	r27, r1
    183e:	0c 94 d9 0c 	jmp	0x19b2	; 0x19b2 <__fp_szero>
    1842:	08 95       	ret
||||||| .r47
000017b4 <__fixsfsi>:
    17b4:	0e 94 e1 0b 	call	0x17c2	; 0x17c2 <__fixunssfsi>
    17b8:	68 94       	set
    17ba:	b1 11       	cpse	r27, r1
    17bc:	0c 94 98 0c 	jmp	0x1930	; 0x1930 <__fp_szero>
    17c0:	08 95       	ret
=======
000016d0 <__addsf3>:
    16d0:	bb 27       	eor	r27, r27
    16d2:	aa 27       	eor	r26, r26
    16d4:	0e 94 7f 0b 	call	0x16fe	; 0x16fe <__addsf3x>
    16d8:	0c 94 d0 0c 	jmp	0x19a0	; 0x19a0 <__fp_round>
    16dc:	0e 94 c2 0c 	call	0x1984	; 0x1984 <__fp_pscA>
    16e0:	38 f0       	brcs	.+14     	; 0x16f0 <__addsf3+0x20>
    16e2:	0e 94 c9 0c 	call	0x1992	; 0x1992 <__fp_pscB>
    16e6:	20 f0       	brcs	.+8      	; 0x16f0 <__addsf3+0x20>
    16e8:	39 f4       	brne	.+14     	; 0x16f8 <__addsf3+0x28>
    16ea:	9f 3f       	cpi	r25, 0xFF	; 255
    16ec:	19 f4       	brne	.+6      	; 0x16f4 <__addsf3+0x24>
    16ee:	26 f4       	brtc	.+8      	; 0x16f8 <__addsf3+0x28>
    16f0:	0c 94 bf 0c 	jmp	0x197e	; 0x197e <__fp_nan>
    16f4:	0e f4       	brtc	.+2      	; 0x16f8 <__addsf3+0x28>
    16f6:	e0 95       	com	r30
    16f8:	e7 fb       	bst	r30, 7
    16fa:	0c 94 b9 0c 	jmp	0x1972	; 0x1972 <__fp_inf>
>>>>>>> .r50

<<<<<<< .mine
00001844 <__fixunssfsi>:
    1844:	0e 94 be 0c 	call	0x197c	; 0x197c <__fp_splitA>
    1848:	88 f0       	brcs	.+34     	; 0x186c <__fixunssfsi+0x28>
    184a:	9f 57       	subi	r25, 0x7F	; 127
    184c:	98 f0       	brcs	.+38     	; 0x1874 <__fixunssfsi+0x30>
    184e:	b9 2f       	mov	r27, r25
    1850:	99 27       	eor	r25, r25
    1852:	b7 51       	subi	r27, 0x17	; 23
    1854:	b0 f0       	brcs	.+44     	; 0x1882 <__fixunssfsi+0x3e>
    1856:	e1 f0       	breq	.+56     	; 0x1890 <__fixunssfsi+0x4c>
    1858:	66 0f       	add	r22, r22
    185a:	77 1f       	adc	r23, r23
    185c:	88 1f       	adc	r24, r24
    185e:	99 1f       	adc	r25, r25
    1860:	1a f0       	brmi	.+6      	; 0x1868 <__fixunssfsi+0x24>
    1862:	ba 95       	dec	r27
    1864:	c9 f7       	brne	.-14     	; 0x1858 <__fixunssfsi+0x14>
    1866:	14 c0       	rjmp	.+40     	; 0x1890 <__fixunssfsi+0x4c>
    1868:	b1 30       	cpi	r27, 0x01	; 1
    186a:	91 f0       	breq	.+36     	; 0x1890 <__fixunssfsi+0x4c>
    186c:	0e 94 d8 0c 	call	0x19b0	; 0x19b0 <__fp_zero>
    1870:	b1 e0       	ldi	r27, 0x01	; 1
    1872:	08 95       	ret
    1874:	0c 94 d8 0c 	jmp	0x19b0	; 0x19b0 <__fp_zero>
    1878:	67 2f       	mov	r22, r23
    187a:	78 2f       	mov	r23, r24
    187c:	88 27       	eor	r24, r24
    187e:	b8 5f       	subi	r27, 0xF8	; 248
    1880:	39 f0       	breq	.+14     	; 0x1890 <__fixunssfsi+0x4c>
    1882:	b9 3f       	cpi	r27, 0xF9	; 249
    1884:	cc f3       	brlt	.-14     	; 0x1878 <__fixunssfsi+0x34>
    1886:	86 95       	lsr	r24
    1888:	77 95       	ror	r23
    188a:	67 95       	ror	r22
    188c:	b3 95       	inc	r27
    188e:	d9 f7       	brne	.-10     	; 0x1886 <__fixunssfsi+0x42>
    1890:	3e f4       	brtc	.+14     	; 0x18a0 <__fixunssfsi+0x5c>
    1892:	90 95       	com	r25
    1894:	80 95       	com	r24
    1896:	70 95       	com	r23
    1898:	61 95       	neg	r22
    189a:	7f 4f       	sbci	r23, 0xFF	; 255
    189c:	8f 4f       	sbci	r24, 0xFF	; 255
    189e:	9f 4f       	sbci	r25, 0xFF	; 255
    18a0:	08 95       	ret
||||||| .r47
000017c2 <__fixunssfsi>:
    17c2:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <__fp_splitA>
    17c6:	88 f0       	brcs	.+34     	; 0x17ea <__fixunssfsi+0x28>
    17c8:	9f 57       	subi	r25, 0x7F	; 127
    17ca:	98 f0       	brcs	.+38     	; 0x17f2 <__fixunssfsi+0x30>
    17cc:	b9 2f       	mov	r27, r25
    17ce:	99 27       	eor	r25, r25
    17d0:	b7 51       	subi	r27, 0x17	; 23
    17d2:	b0 f0       	brcs	.+44     	; 0x1800 <__fixunssfsi+0x3e>
    17d4:	e1 f0       	breq	.+56     	; 0x180e <__fixunssfsi+0x4c>
    17d6:	66 0f       	add	r22, r22
    17d8:	77 1f       	adc	r23, r23
    17da:	88 1f       	adc	r24, r24
    17dc:	99 1f       	adc	r25, r25
    17de:	1a f0       	brmi	.+6      	; 0x17e6 <__fixunssfsi+0x24>
    17e0:	ba 95       	dec	r27
    17e2:	c9 f7       	brne	.-14     	; 0x17d6 <__fixunssfsi+0x14>
    17e4:	14 c0       	rjmp	.+40     	; 0x180e <__fixunssfsi+0x4c>
    17e6:	b1 30       	cpi	r27, 0x01	; 1
    17e8:	91 f0       	breq	.+36     	; 0x180e <__fixunssfsi+0x4c>
    17ea:	0e 94 97 0c 	call	0x192e	; 0x192e <__fp_zero>
    17ee:	b1 e0       	ldi	r27, 0x01	; 1
    17f0:	08 95       	ret
    17f2:	0c 94 97 0c 	jmp	0x192e	; 0x192e <__fp_zero>
    17f6:	67 2f       	mov	r22, r23
    17f8:	78 2f       	mov	r23, r24
    17fa:	88 27       	eor	r24, r24
    17fc:	b8 5f       	subi	r27, 0xF8	; 248
    17fe:	39 f0       	breq	.+14     	; 0x180e <__fixunssfsi+0x4c>
    1800:	b9 3f       	cpi	r27, 0xF9	; 249
    1802:	cc f3       	brlt	.-14     	; 0x17f6 <__fixunssfsi+0x34>
    1804:	86 95       	lsr	r24
    1806:	77 95       	ror	r23
    1808:	67 95       	ror	r22
    180a:	b3 95       	inc	r27
    180c:	d9 f7       	brne	.-10     	; 0x1804 <__fixunssfsi+0x42>
    180e:	3e f4       	brtc	.+14     	; 0x181e <__fixunssfsi+0x5c>
    1810:	90 95       	com	r25
    1812:	80 95       	com	r24
    1814:	70 95       	com	r23
    1816:	61 95       	neg	r22
    1818:	7f 4f       	sbci	r23, 0xFF	; 255
    181a:	8f 4f       	sbci	r24, 0xFF	; 255
    181c:	9f 4f       	sbci	r25, 0xFF	; 255
    181e:	08 95       	ret
=======
000016fe <__addsf3x>:
    16fe:	e9 2f       	mov	r30, r25
    1700:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__fp_split3>
    1704:	58 f3       	brcs	.-42     	; 0x16dc <__addsf3+0xc>
    1706:	ba 17       	cp	r27, r26
    1708:	62 07       	cpc	r22, r18
    170a:	73 07       	cpc	r23, r19
    170c:	84 07       	cpc	r24, r20
    170e:	95 07       	cpc	r25, r21
    1710:	20 f0       	brcs	.+8      	; 0x171a <__addsf3x+0x1c>
    1712:	79 f4       	brne	.+30     	; 0x1732 <__addsf3x+0x34>
    1714:	a6 f5       	brtc	.+104    	; 0x177e <__addsf3x+0x80>
    1716:	0c 94 03 0d 	jmp	0x1a06	; 0x1a06 <__fp_zero>
    171a:	0e f4       	brtc	.+2      	; 0x171e <__addsf3x+0x20>
    171c:	e0 95       	com	r30
    171e:	0b 2e       	mov	r0, r27
    1720:	ba 2f       	mov	r27, r26
    1722:	a0 2d       	mov	r26, r0
    1724:	0b 01       	movw	r0, r22
    1726:	b9 01       	movw	r22, r18
    1728:	90 01       	movw	r18, r0
    172a:	0c 01       	movw	r0, r24
    172c:	ca 01       	movw	r24, r20
    172e:	a0 01       	movw	r20, r0
    1730:	11 24       	eor	r1, r1
    1732:	ff 27       	eor	r31, r31
    1734:	59 1b       	sub	r21, r25
    1736:	99 f0       	breq	.+38     	; 0x175e <__addsf3x+0x60>
    1738:	59 3f       	cpi	r21, 0xF9	; 249
    173a:	50 f4       	brcc	.+20     	; 0x1750 <__addsf3x+0x52>
    173c:	50 3e       	cpi	r21, 0xE0	; 224
    173e:	68 f1       	brcs	.+90     	; 0x179a <__addsf3x+0x9c>
    1740:	1a 16       	cp	r1, r26
    1742:	f0 40       	sbci	r31, 0x00	; 0
    1744:	a2 2f       	mov	r26, r18
    1746:	23 2f       	mov	r18, r19
    1748:	34 2f       	mov	r19, r20
    174a:	44 27       	eor	r20, r20
    174c:	58 5f       	subi	r21, 0xF8	; 248
    174e:	f3 cf       	rjmp	.-26     	; 0x1736 <__addsf3x+0x38>
    1750:	46 95       	lsr	r20
    1752:	37 95       	ror	r19
    1754:	27 95       	ror	r18
    1756:	a7 95       	ror	r26
    1758:	f0 40       	sbci	r31, 0x00	; 0
    175a:	53 95       	inc	r21
    175c:	c9 f7       	brne	.-14     	; 0x1750 <__addsf3x+0x52>
    175e:	7e f4       	brtc	.+30     	; 0x177e <__addsf3x+0x80>
    1760:	1f 16       	cp	r1, r31
    1762:	ba 0b       	sbc	r27, r26
    1764:	62 0b       	sbc	r22, r18
    1766:	73 0b       	sbc	r23, r19
    1768:	84 0b       	sbc	r24, r20
    176a:	ba f0       	brmi	.+46     	; 0x179a <__addsf3x+0x9c>
    176c:	91 50       	subi	r25, 0x01	; 1
    176e:	a1 f0       	breq	.+40     	; 0x1798 <__addsf3x+0x9a>
    1770:	ff 0f       	add	r31, r31
    1772:	bb 1f       	adc	r27, r27
    1774:	66 1f       	adc	r22, r22
    1776:	77 1f       	adc	r23, r23
    1778:	88 1f       	adc	r24, r24
    177a:	c2 f7       	brpl	.-16     	; 0x176c <__addsf3x+0x6e>
    177c:	0e c0       	rjmp	.+28     	; 0x179a <__addsf3x+0x9c>
    177e:	ba 0f       	add	r27, r26
    1780:	62 1f       	adc	r22, r18
    1782:	73 1f       	adc	r23, r19
    1784:	84 1f       	adc	r24, r20
    1786:	48 f4       	brcc	.+18     	; 0x179a <__addsf3x+0x9c>
    1788:	87 95       	ror	r24
    178a:	77 95       	ror	r23
    178c:	67 95       	ror	r22
    178e:	b7 95       	ror	r27
    1790:	f7 95       	ror	r31
    1792:	9e 3f       	cpi	r25, 0xFE	; 254
    1794:	08 f0       	brcs	.+2      	; 0x1798 <__addsf3x+0x9a>
    1796:	b0 cf       	rjmp	.-160    	; 0x16f8 <__addsf3+0x28>
    1798:	93 95       	inc	r25
    179a:	88 0f       	add	r24, r24
    179c:	08 f0       	brcs	.+2      	; 0x17a0 <__addsf3x+0xa2>
    179e:	99 27       	eor	r25, r25
    17a0:	ee 0f       	add	r30, r30
    17a2:	97 95       	ror	r25
    17a4:	87 95       	ror	r24
    17a6:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
000018a2 <__floatunsisf>:
    18a2:	e8 94       	clt
    18a4:	09 c0       	rjmp	.+18     	; 0x18b8 <__floatsisf+0x12>
||||||| .r47
00001820 <__floatunsisf>:
    1820:	e8 94       	clt
    1822:	09 c0       	rjmp	.+18     	; 0x1836 <__floatsisf+0x12>
=======
000017a8 <__divsf3>:
    17a8:	0e 94 e8 0b 	call	0x17d0	; 0x17d0 <__divsf3x>
    17ac:	0c 94 d0 0c 	jmp	0x19a0	; 0x19a0 <__fp_round>
    17b0:	0e 94 c9 0c 	call	0x1992	; 0x1992 <__fp_pscB>
    17b4:	58 f0       	brcs	.+22     	; 0x17cc <__divsf3+0x24>
    17b6:	0e 94 c2 0c 	call	0x1984	; 0x1984 <__fp_pscA>
    17ba:	40 f0       	brcs	.+16     	; 0x17cc <__divsf3+0x24>
    17bc:	29 f4       	brne	.+10     	; 0x17c8 <__divsf3+0x20>
    17be:	5f 3f       	cpi	r21, 0xFF	; 255
    17c0:	29 f0       	breq	.+10     	; 0x17cc <__divsf3+0x24>
    17c2:	0c 94 b9 0c 	jmp	0x1972	; 0x1972 <__fp_inf>
    17c6:	51 11       	cpse	r21, r1
    17c8:	0c 94 04 0d 	jmp	0x1a08	; 0x1a08 <__fp_szero>
    17cc:	0c 94 bf 0c 	jmp	0x197e	; 0x197e <__fp_nan>
>>>>>>> .r50

<<<<<<< .mine
000018a6 <__floatsisf>:
    18a6:	97 fb       	bst	r25, 7
    18a8:	3e f4       	brtc	.+14     	; 0x18b8 <__floatsisf+0x12>
    18aa:	90 95       	com	r25
    18ac:	80 95       	com	r24
    18ae:	70 95       	com	r23
    18b0:	61 95       	neg	r22
    18b2:	7f 4f       	sbci	r23, 0xFF	; 255
    18b4:	8f 4f       	sbci	r24, 0xFF	; 255
    18b6:	9f 4f       	sbci	r25, 0xFF	; 255
    18b8:	99 23       	and	r25, r25
    18ba:	a9 f0       	breq	.+42     	; 0x18e6 <__floatsisf+0x40>
    18bc:	f9 2f       	mov	r31, r25
    18be:	96 e9       	ldi	r25, 0x96	; 150
    18c0:	bb 27       	eor	r27, r27
    18c2:	93 95       	inc	r25
    18c4:	f6 95       	lsr	r31
    18c6:	87 95       	ror	r24
    18c8:	77 95       	ror	r23
    18ca:	67 95       	ror	r22
    18cc:	b7 95       	ror	r27
    18ce:	f1 11       	cpse	r31, r1
    18d0:	f8 cf       	rjmp	.-16     	; 0x18c2 <__floatsisf+0x1c>
    18d2:	fa f4       	brpl	.+62     	; 0x1912 <__floatsisf+0x6c>
    18d4:	bb 0f       	add	r27, r27
    18d6:	11 f4       	brne	.+4      	; 0x18dc <__floatsisf+0x36>
    18d8:	60 ff       	sbrs	r22, 0
    18da:	1b c0       	rjmp	.+54     	; 0x1912 <__floatsisf+0x6c>
    18dc:	6f 5f       	subi	r22, 0xFF	; 255
    18de:	7f 4f       	sbci	r23, 0xFF	; 255
    18e0:	8f 4f       	sbci	r24, 0xFF	; 255
    18e2:	9f 4f       	sbci	r25, 0xFF	; 255
    18e4:	16 c0       	rjmp	.+44     	; 0x1912 <__floatsisf+0x6c>
    18e6:	88 23       	and	r24, r24
    18e8:	11 f0       	breq	.+4      	; 0x18ee <__floatsisf+0x48>
    18ea:	96 e9       	ldi	r25, 0x96	; 150
    18ec:	11 c0       	rjmp	.+34     	; 0x1910 <__floatsisf+0x6a>
    18ee:	77 23       	and	r23, r23
    18f0:	21 f0       	breq	.+8      	; 0x18fa <__floatsisf+0x54>
    18f2:	9e e8       	ldi	r25, 0x8E	; 142
    18f4:	87 2f       	mov	r24, r23
    18f6:	76 2f       	mov	r23, r22
    18f8:	05 c0       	rjmp	.+10     	; 0x1904 <__floatsisf+0x5e>
    18fa:	66 23       	and	r22, r22
    18fc:	71 f0       	breq	.+28     	; 0x191a <__floatsisf+0x74>
    18fe:	96 e8       	ldi	r25, 0x86	; 134
    1900:	86 2f       	mov	r24, r22
    1902:	70 e0       	ldi	r23, 0x00	; 0
    1904:	60 e0       	ldi	r22, 0x00	; 0
    1906:	2a f0       	brmi	.+10     	; 0x1912 <__floatsisf+0x6c>
    1908:	9a 95       	dec	r25
    190a:	66 0f       	add	r22, r22
    190c:	77 1f       	adc	r23, r23
    190e:	88 1f       	adc	r24, r24
    1910:	da f7       	brpl	.-10     	; 0x1908 <__floatsisf+0x62>
    1912:	88 0f       	add	r24, r24
    1914:	96 95       	lsr	r25
    1916:	87 95       	ror	r24
    1918:	97 f9       	bld	r25, 7
    191a:	08 95       	ret
||||||| .r47
00001824 <__floatsisf>:
    1824:	97 fb       	bst	r25, 7
    1826:	3e f4       	brtc	.+14     	; 0x1836 <__floatsisf+0x12>
    1828:	90 95       	com	r25
    182a:	80 95       	com	r24
    182c:	70 95       	com	r23
    182e:	61 95       	neg	r22
    1830:	7f 4f       	sbci	r23, 0xFF	; 255
    1832:	8f 4f       	sbci	r24, 0xFF	; 255
    1834:	9f 4f       	sbci	r25, 0xFF	; 255
    1836:	99 23       	and	r25, r25
    1838:	a9 f0       	breq	.+42     	; 0x1864 <__floatsisf+0x40>
    183a:	f9 2f       	mov	r31, r25
    183c:	96 e9       	ldi	r25, 0x96	; 150
    183e:	bb 27       	eor	r27, r27
    1840:	93 95       	inc	r25
    1842:	f6 95       	lsr	r31
    1844:	87 95       	ror	r24
    1846:	77 95       	ror	r23
    1848:	67 95       	ror	r22
    184a:	b7 95       	ror	r27
    184c:	f1 11       	cpse	r31, r1
    184e:	f8 cf       	rjmp	.-16     	; 0x1840 <__floatsisf+0x1c>
    1850:	fa f4       	brpl	.+62     	; 0x1890 <__floatsisf+0x6c>
    1852:	bb 0f       	add	r27, r27
    1854:	11 f4       	brne	.+4      	; 0x185a <__floatsisf+0x36>
    1856:	60 ff       	sbrs	r22, 0
    1858:	1b c0       	rjmp	.+54     	; 0x1890 <__floatsisf+0x6c>
    185a:	6f 5f       	subi	r22, 0xFF	; 255
    185c:	7f 4f       	sbci	r23, 0xFF	; 255
    185e:	8f 4f       	sbci	r24, 0xFF	; 255
    1860:	9f 4f       	sbci	r25, 0xFF	; 255
    1862:	16 c0       	rjmp	.+44     	; 0x1890 <__floatsisf+0x6c>
    1864:	88 23       	and	r24, r24
    1866:	11 f0       	breq	.+4      	; 0x186c <__floatsisf+0x48>
    1868:	96 e9       	ldi	r25, 0x96	; 150
    186a:	11 c0       	rjmp	.+34     	; 0x188e <__floatsisf+0x6a>
    186c:	77 23       	and	r23, r23
    186e:	21 f0       	breq	.+8      	; 0x1878 <__floatsisf+0x54>
    1870:	9e e8       	ldi	r25, 0x8E	; 142
    1872:	87 2f       	mov	r24, r23
    1874:	76 2f       	mov	r23, r22
    1876:	05 c0       	rjmp	.+10     	; 0x1882 <__floatsisf+0x5e>
    1878:	66 23       	and	r22, r22
    187a:	71 f0       	breq	.+28     	; 0x1898 <__floatsisf+0x74>
    187c:	96 e8       	ldi	r25, 0x86	; 134
    187e:	86 2f       	mov	r24, r22
    1880:	70 e0       	ldi	r23, 0x00	; 0
    1882:	60 e0       	ldi	r22, 0x00	; 0
    1884:	2a f0       	brmi	.+10     	; 0x1890 <__floatsisf+0x6c>
    1886:	9a 95       	dec	r25
    1888:	66 0f       	add	r22, r22
    188a:	77 1f       	adc	r23, r23
    188c:	88 1f       	adc	r24, r24
    188e:	da f7       	brpl	.-10     	; 0x1886 <__floatsisf+0x62>
    1890:	88 0f       	add	r24, r24
    1892:	96 95       	lsr	r25
    1894:	87 95       	ror	r24
    1896:	97 f9       	bld	r25, 7
    1898:	08 95       	ret

0000189a <__fp_inf>:
    189a:	97 f9       	bld	r25, 7
    189c:	9f 67       	ori	r25, 0x7F	; 127
    189e:	80 e8       	ldi	r24, 0x80	; 128
    18a0:	70 e0       	ldi	r23, 0x00	; 0
    18a2:	60 e0       	ldi	r22, 0x00	; 0
    18a4:	08 95       	ret

000018a6 <__fp_nan>:
    18a6:	9f ef       	ldi	r25, 0xFF	; 255
    18a8:	80 ec       	ldi	r24, 0xC0	; 192
    18aa:	08 95       	ret

000018ac <__fp_pscA>:
    18ac:	00 24       	eor	r0, r0
    18ae:	0a 94       	dec	r0
    18b0:	16 16       	cp	r1, r22
    18b2:	17 06       	cpc	r1, r23
    18b4:	18 06       	cpc	r1, r24
    18b6:	09 06       	cpc	r0, r25
    18b8:	08 95       	ret

000018ba <__fp_pscB>:
    18ba:	00 24       	eor	r0, r0
    18bc:	0a 94       	dec	r0
    18be:	12 16       	cp	r1, r18
    18c0:	13 06       	cpc	r1, r19
    18c2:	14 06       	cpc	r1, r20
    18c4:	05 06       	cpc	r0, r21
    18c6:	08 95       	ret

000018c8 <__fp_round>:
    18c8:	09 2e       	mov	r0, r25
    18ca:	03 94       	inc	r0
    18cc:	00 0c       	add	r0, r0
    18ce:	11 f4       	brne	.+4      	; 0x18d4 <__fp_round+0xc>
    18d0:	88 23       	and	r24, r24
    18d2:	52 f0       	brmi	.+20     	; 0x18e8 <__fp_round+0x20>
    18d4:	bb 0f       	add	r27, r27
    18d6:	40 f4       	brcc	.+16     	; 0x18e8 <__fp_round+0x20>
    18d8:	bf 2b       	or	r27, r31
    18da:	11 f4       	brne	.+4      	; 0x18e0 <__fp_round+0x18>
    18dc:	60 ff       	sbrs	r22, 0
    18de:	04 c0       	rjmp	.+8      	; 0x18e8 <__fp_round+0x20>
    18e0:	6f 5f       	subi	r22, 0xFF	; 255
    18e2:	7f 4f       	sbci	r23, 0xFF	; 255
    18e4:	8f 4f       	sbci	r24, 0xFF	; 255
    18e6:	9f 4f       	sbci	r25, 0xFF	; 255
    18e8:	08 95       	ret
=======
000017d0 <__divsf3x>:
    17d0:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__fp_split3>
    17d4:	68 f3       	brcs	.-38     	; 0x17b0 <__divsf3+0x8>

000017d6 <__divsf3_pse>:
    17d6:	99 23       	and	r25, r25
    17d8:	b1 f3       	breq	.-20     	; 0x17c6 <__divsf3+0x1e>
    17da:	55 23       	and	r21, r21
    17dc:	91 f3       	breq	.-28     	; 0x17c2 <__divsf3+0x1a>
    17de:	95 1b       	sub	r25, r21
    17e0:	55 0b       	sbc	r21, r21
    17e2:	bb 27       	eor	r27, r27
    17e4:	aa 27       	eor	r26, r26
    17e6:	62 17       	cp	r22, r18
    17e8:	73 07       	cpc	r23, r19
    17ea:	84 07       	cpc	r24, r20
    17ec:	38 f0       	brcs	.+14     	; 0x17fc <__divsf3_pse+0x26>
    17ee:	9f 5f       	subi	r25, 0xFF	; 255
    17f0:	5f 4f       	sbci	r21, 0xFF	; 255
    17f2:	22 0f       	add	r18, r18
    17f4:	33 1f       	adc	r19, r19
    17f6:	44 1f       	adc	r20, r20
    17f8:	aa 1f       	adc	r26, r26
    17fa:	a9 f3       	breq	.-22     	; 0x17e6 <__divsf3_pse+0x10>
    17fc:	35 d0       	rcall	.+106    	; 0x1868 <__divsf3_pse+0x92>
    17fe:	0e 2e       	mov	r0, r30
    1800:	3a f0       	brmi	.+14     	; 0x1810 <__divsf3_pse+0x3a>
    1802:	e0 e8       	ldi	r30, 0x80	; 128
    1804:	32 d0       	rcall	.+100    	; 0x186a <__divsf3_pse+0x94>
    1806:	91 50       	subi	r25, 0x01	; 1
    1808:	50 40       	sbci	r21, 0x00	; 0
    180a:	e6 95       	lsr	r30
    180c:	00 1c       	adc	r0, r0
    180e:	ca f7       	brpl	.-14     	; 0x1802 <__divsf3_pse+0x2c>
    1810:	2b d0       	rcall	.+86     	; 0x1868 <__divsf3_pse+0x92>
    1812:	fe 2f       	mov	r31, r30
    1814:	29 d0       	rcall	.+82     	; 0x1868 <__divsf3_pse+0x92>
    1816:	66 0f       	add	r22, r22
    1818:	77 1f       	adc	r23, r23
    181a:	88 1f       	adc	r24, r24
    181c:	bb 1f       	adc	r27, r27
    181e:	26 17       	cp	r18, r22
    1820:	37 07       	cpc	r19, r23
    1822:	48 07       	cpc	r20, r24
    1824:	ab 07       	cpc	r26, r27
    1826:	b0 e8       	ldi	r27, 0x80	; 128
    1828:	09 f0       	breq	.+2      	; 0x182c <__divsf3_pse+0x56>
    182a:	bb 0b       	sbc	r27, r27
    182c:	80 2d       	mov	r24, r0
    182e:	bf 01       	movw	r22, r30
    1830:	ff 27       	eor	r31, r31
    1832:	93 58       	subi	r25, 0x83	; 131
    1834:	5f 4f       	sbci	r21, 0xFF	; 255
    1836:	3a f0       	brmi	.+14     	; 0x1846 <__divsf3_pse+0x70>
    1838:	9e 3f       	cpi	r25, 0xFE	; 254
    183a:	51 05       	cpc	r21, r1
    183c:	78 f0       	brcs	.+30     	; 0x185c <__divsf3_pse+0x86>
    183e:	0c 94 b9 0c 	jmp	0x1972	; 0x1972 <__fp_inf>
    1842:	0c 94 04 0d 	jmp	0x1a08	; 0x1a08 <__fp_szero>
    1846:	5f 3f       	cpi	r21, 0xFF	; 255
    1848:	e4 f3       	brlt	.-8      	; 0x1842 <__divsf3_pse+0x6c>
    184a:	98 3e       	cpi	r25, 0xE8	; 232
    184c:	d4 f3       	brlt	.-12     	; 0x1842 <__divsf3_pse+0x6c>
    184e:	86 95       	lsr	r24
    1850:	77 95       	ror	r23
    1852:	67 95       	ror	r22
    1854:	b7 95       	ror	r27
    1856:	f7 95       	ror	r31
    1858:	9f 5f       	subi	r25, 0xFF	; 255
    185a:	c9 f7       	brne	.-14     	; 0x184e <__divsf3_pse+0x78>
    185c:	88 0f       	add	r24, r24
    185e:	91 1d       	adc	r25, r1
    1860:	96 95       	lsr	r25
    1862:	87 95       	ror	r24
    1864:	97 f9       	bld	r25, 7
    1866:	08 95       	ret
    1868:	e1 e0       	ldi	r30, 0x01	; 1
    186a:	66 0f       	add	r22, r22
    186c:	77 1f       	adc	r23, r23
    186e:	88 1f       	adc	r24, r24
    1870:	bb 1f       	adc	r27, r27
    1872:	62 17       	cp	r22, r18
    1874:	73 07       	cpc	r23, r19
    1876:	84 07       	cpc	r24, r20
    1878:	ba 07       	cpc	r27, r26
    187a:	20 f0       	brcs	.+8      	; 0x1884 <__divsf3_pse+0xae>
    187c:	62 1b       	sub	r22, r18
    187e:	73 0b       	sbc	r23, r19
    1880:	84 0b       	sbc	r24, r20
    1882:	ba 0b       	sbc	r27, r26
    1884:	ee 1f       	adc	r30, r30
    1886:	88 f7       	brcc	.-30     	; 0x186a <__divsf3_pse+0x94>
    1888:	e0 95       	com	r30
    188a:	08 95       	ret

0000188c <__fixsfsi>:
    188c:	0e 94 4d 0c 	call	0x189a	; 0x189a <__fixunssfsi>
    1890:	68 94       	set
    1892:	b1 11       	cpse	r27, r1
    1894:	0c 94 04 0d 	jmp	0x1a08	; 0x1a08 <__fp_szero>
    1898:	08 95       	ret

0000189a <__fixunssfsi>:
    189a:	0e 94 e9 0c 	call	0x19d2	; 0x19d2 <__fp_splitA>
    189e:	88 f0       	brcs	.+34     	; 0x18c2 <__fixunssfsi+0x28>
    18a0:	9f 57       	subi	r25, 0x7F	; 127
    18a2:	98 f0       	brcs	.+38     	; 0x18ca <__fixunssfsi+0x30>
    18a4:	b9 2f       	mov	r27, r25
    18a6:	99 27       	eor	r25, r25
    18a8:	b7 51       	subi	r27, 0x17	; 23
    18aa:	b0 f0       	brcs	.+44     	; 0x18d8 <__fixunssfsi+0x3e>
    18ac:	e1 f0       	breq	.+56     	; 0x18e6 <__fixunssfsi+0x4c>
    18ae:	66 0f       	add	r22, r22
    18b0:	77 1f       	adc	r23, r23
    18b2:	88 1f       	adc	r24, r24
    18b4:	99 1f       	adc	r25, r25
    18b6:	1a f0       	brmi	.+6      	; 0x18be <__fixunssfsi+0x24>
    18b8:	ba 95       	dec	r27
    18ba:	c9 f7       	brne	.-14     	; 0x18ae <__fixunssfsi+0x14>
    18bc:	14 c0       	rjmp	.+40     	; 0x18e6 <__fixunssfsi+0x4c>
    18be:	b1 30       	cpi	r27, 0x01	; 1
    18c0:	91 f0       	breq	.+36     	; 0x18e6 <__fixunssfsi+0x4c>
    18c2:	0e 94 03 0d 	call	0x1a06	; 0x1a06 <__fp_zero>
    18c6:	b1 e0       	ldi	r27, 0x01	; 1
    18c8:	08 95       	ret
    18ca:	0c 94 03 0d 	jmp	0x1a06	; 0x1a06 <__fp_zero>
    18ce:	67 2f       	mov	r22, r23
    18d0:	78 2f       	mov	r23, r24
    18d2:	88 27       	eor	r24, r24
    18d4:	b8 5f       	subi	r27, 0xF8	; 248
    18d6:	39 f0       	breq	.+14     	; 0x18e6 <__fixunssfsi+0x4c>
    18d8:	b9 3f       	cpi	r27, 0xF9	; 249
    18da:	cc f3       	brlt	.-14     	; 0x18ce <__fixunssfsi+0x34>
    18dc:	86 95       	lsr	r24
    18de:	77 95       	ror	r23
    18e0:	67 95       	ror	r22
    18e2:	b3 95       	inc	r27
    18e4:	d9 f7       	brne	.-10     	; 0x18dc <__fixunssfsi+0x42>
    18e6:	3e f4       	brtc	.+14     	; 0x18f6 <__fixunssfsi+0x5c>
    18e8:	90 95       	com	r25
    18ea:	80 95       	com	r24
    18ec:	70 95       	com	r23
    18ee:	61 95       	neg	r22
    18f0:	7f 4f       	sbci	r23, 0xFF	; 255
    18f2:	8f 4f       	sbci	r24, 0xFF	; 255
    18f4:	9f 4f       	sbci	r25, 0xFF	; 255
    18f6:	08 95       	ret

000018f8 <__floatunsisf>:
    18f8:	e8 94       	clt
    18fa:	09 c0       	rjmp	.+18     	; 0x190e <__floatsisf+0x12>

000018fc <__floatsisf>:
    18fc:	97 fb       	bst	r25, 7
    18fe:	3e f4       	brtc	.+14     	; 0x190e <__floatsisf+0x12>
    1900:	90 95       	com	r25
    1902:	80 95       	com	r24
    1904:	70 95       	com	r23
    1906:	61 95       	neg	r22
    1908:	7f 4f       	sbci	r23, 0xFF	; 255
    190a:	8f 4f       	sbci	r24, 0xFF	; 255
    190c:	9f 4f       	sbci	r25, 0xFF	; 255
    190e:	99 23       	and	r25, r25
    1910:	a9 f0       	breq	.+42     	; 0x193c <__floatsisf+0x40>
    1912:	f9 2f       	mov	r31, r25
    1914:	96 e9       	ldi	r25, 0x96	; 150
    1916:	bb 27       	eor	r27, r27
    1918:	93 95       	inc	r25
    191a:	f6 95       	lsr	r31
    191c:	87 95       	ror	r24
    191e:	77 95       	ror	r23
    1920:	67 95       	ror	r22
    1922:	b7 95       	ror	r27
    1924:	f1 11       	cpse	r31, r1
    1926:	f8 cf       	rjmp	.-16     	; 0x1918 <__floatsisf+0x1c>
    1928:	fa f4       	brpl	.+62     	; 0x1968 <__floatsisf+0x6c>
    192a:	bb 0f       	add	r27, r27
    192c:	11 f4       	brne	.+4      	; 0x1932 <__floatsisf+0x36>
    192e:	60 ff       	sbrs	r22, 0
    1930:	1b c0       	rjmp	.+54     	; 0x1968 <__floatsisf+0x6c>
    1932:	6f 5f       	subi	r22, 0xFF	; 255
    1934:	7f 4f       	sbci	r23, 0xFF	; 255
    1936:	8f 4f       	sbci	r24, 0xFF	; 255
    1938:	9f 4f       	sbci	r25, 0xFF	; 255
    193a:	16 c0       	rjmp	.+44     	; 0x1968 <__floatsisf+0x6c>
    193c:	88 23       	and	r24, r24
    193e:	11 f0       	breq	.+4      	; 0x1944 <__floatsisf+0x48>
    1940:	96 e9       	ldi	r25, 0x96	; 150
    1942:	11 c0       	rjmp	.+34     	; 0x1966 <__floatsisf+0x6a>
    1944:	77 23       	and	r23, r23
    1946:	21 f0       	breq	.+8      	; 0x1950 <__floatsisf+0x54>
    1948:	9e e8       	ldi	r25, 0x8E	; 142
    194a:	87 2f       	mov	r24, r23
    194c:	76 2f       	mov	r23, r22
    194e:	05 c0       	rjmp	.+10     	; 0x195a <__floatsisf+0x5e>
    1950:	66 23       	and	r22, r22
    1952:	71 f0       	breq	.+28     	; 0x1970 <__floatsisf+0x74>
    1954:	96 e8       	ldi	r25, 0x86	; 134
    1956:	86 2f       	mov	r24, r22
    1958:	70 e0       	ldi	r23, 0x00	; 0
    195a:	60 e0       	ldi	r22, 0x00	; 0
    195c:	2a f0       	brmi	.+10     	; 0x1968 <__floatsisf+0x6c>
    195e:	9a 95       	dec	r25
    1960:	66 0f       	add	r22, r22
    1962:	77 1f       	adc	r23, r23
    1964:	88 1f       	adc	r24, r24
    1966:	da f7       	brpl	.-10     	; 0x195e <__floatsisf+0x62>
    1968:	88 0f       	add	r24, r24
    196a:	96 95       	lsr	r25
    196c:	87 95       	ror	r24
    196e:	97 f9       	bld	r25, 7
    1970:	08 95       	ret

00001972 <__fp_inf>:
    1972:	97 f9       	bld	r25, 7
    1974:	9f 67       	ori	r25, 0x7F	; 127
    1976:	80 e8       	ldi	r24, 0x80	; 128
    1978:	70 e0       	ldi	r23, 0x00	; 0
    197a:	60 e0       	ldi	r22, 0x00	; 0
    197c:	08 95       	ret

0000197e <__fp_nan>:
    197e:	9f ef       	ldi	r25, 0xFF	; 255
    1980:	80 ec       	ldi	r24, 0xC0	; 192
    1982:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
0000191c <__fp_inf>:
    191c:	97 f9       	bld	r25, 7
    191e:	9f 67       	ori	r25, 0x7F	; 127
    1920:	80 e8       	ldi	r24, 0x80	; 128
    1922:	70 e0       	ldi	r23, 0x00	; 0
    1924:	60 e0       	ldi	r22, 0x00	; 0
    1926:	08 95       	ret
||||||| .r47
000018ea <__fp_split3>:
    18ea:	57 fd       	sbrc	r21, 7
    18ec:	90 58       	subi	r25, 0x80	; 128
    18ee:	44 0f       	add	r20, r20
    18f0:	55 1f       	adc	r21, r21
    18f2:	59 f0       	breq	.+22     	; 0x190a <__fp_splitA+0x10>
    18f4:	5f 3f       	cpi	r21, 0xFF	; 255
    18f6:	71 f0       	breq	.+28     	; 0x1914 <__fp_splitA+0x1a>
    18f8:	47 95       	ror	r20
=======
00001984 <__fp_pscA>:
    1984:	00 24       	eor	r0, r0
    1986:	0a 94       	dec	r0
    1988:	16 16       	cp	r1, r22
    198a:	17 06       	cpc	r1, r23
    198c:	18 06       	cpc	r1, r24
    198e:	09 06       	cpc	r0, r25
    1990:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001928 <__fp_nan>:
    1928:	9f ef       	ldi	r25, 0xFF	; 255
    192a:	80 ec       	ldi	r24, 0xC0	; 192
    192c:	08 95       	ret
||||||| .r47
000018fa <__fp_splitA>:
    18fa:	88 0f       	add	r24, r24
    18fc:	97 fb       	bst	r25, 7
    18fe:	99 1f       	adc	r25, r25
    1900:	61 f0       	breq	.+24     	; 0x191a <__fp_splitA+0x20>
    1902:	9f 3f       	cpi	r25, 0xFF	; 255
    1904:	79 f0       	breq	.+30     	; 0x1924 <__fp_splitA+0x2a>
    1906:	87 95       	ror	r24
    1908:	08 95       	ret
    190a:	12 16       	cp	r1, r18
    190c:	13 06       	cpc	r1, r19
    190e:	14 06       	cpc	r1, r20
    1910:	55 1f       	adc	r21, r21
    1912:	f2 cf       	rjmp	.-28     	; 0x18f8 <__fp_split3+0xe>
    1914:	46 95       	lsr	r20
    1916:	f1 df       	rcall	.-30     	; 0x18fa <__fp_splitA>
    1918:	08 c0       	rjmp	.+16     	; 0x192a <__fp_splitA+0x30>
    191a:	16 16       	cp	r1, r22
    191c:	17 06       	cpc	r1, r23
    191e:	18 06       	cpc	r1, r24
    1920:	99 1f       	adc	r25, r25
    1922:	f1 cf       	rjmp	.-30     	; 0x1906 <__fp_splitA+0xc>
    1924:	86 95       	lsr	r24
    1926:	71 05       	cpc	r23, r1
    1928:	61 05       	cpc	r22, r1
    192a:	08 94       	sec
    192c:	08 95       	ret
=======
00001992 <__fp_pscB>:
    1992:	00 24       	eor	r0, r0
    1994:	0a 94       	dec	r0
    1996:	12 16       	cp	r1, r18
    1998:	13 06       	cpc	r1, r19
    199a:	14 06       	cpc	r1, r20
    199c:	05 06       	cpc	r0, r21
    199e:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
0000192e <__fp_pscA>:
    192e:	00 24       	eor	r0, r0
    1930:	0a 94       	dec	r0
    1932:	16 16       	cp	r1, r22
    1934:	17 06       	cpc	r1, r23
    1936:	18 06       	cpc	r1, r24
    1938:	09 06       	cpc	r0, r25
    193a:	08 95       	ret
||||||| .r47
0000192e <__fp_zero>:
    192e:	e8 94       	clt

00001930 <__fp_szero>:
    1930:	bb 27       	eor	r27, r27
    1932:	66 27       	eor	r22, r22
    1934:	77 27       	eor	r23, r23
    1936:	cb 01       	movw	r24, r22
    1938:	97 f9       	bld	r25, 7
    193a:	08 95       	ret
=======
000019a0 <__fp_round>:
    19a0:	09 2e       	mov	r0, r25
    19a2:	03 94       	inc	r0
    19a4:	00 0c       	add	r0, r0
    19a6:	11 f4       	brne	.+4      	; 0x19ac <__fp_round+0xc>
    19a8:	88 23       	and	r24, r24
    19aa:	52 f0       	brmi	.+20     	; 0x19c0 <__fp_round+0x20>
    19ac:	bb 0f       	add	r27, r27
    19ae:	40 f4       	brcc	.+16     	; 0x19c0 <__fp_round+0x20>
    19b0:	bf 2b       	or	r27, r31
    19b2:	11 f4       	brne	.+4      	; 0x19b8 <__fp_round+0x18>
    19b4:	60 ff       	sbrs	r22, 0
    19b6:	04 c0       	rjmp	.+8      	; 0x19c0 <__fp_round+0x20>
    19b8:	6f 5f       	subi	r22, 0xFF	; 255
    19ba:	7f 4f       	sbci	r23, 0xFF	; 255
    19bc:	8f 4f       	sbci	r24, 0xFF	; 255
    19be:	9f 4f       	sbci	r25, 0xFF	; 255
    19c0:	08 95       	ret

000019c2 <__fp_split3>:
    19c2:	57 fd       	sbrc	r21, 7
    19c4:	90 58       	subi	r25, 0x80	; 128
    19c6:	44 0f       	add	r20, r20
    19c8:	55 1f       	adc	r21, r21
    19ca:	59 f0       	breq	.+22     	; 0x19e2 <__fp_splitA+0x10>
    19cc:	5f 3f       	cpi	r21, 0xFF	; 255
    19ce:	71 f0       	breq	.+28     	; 0x19ec <__fp_splitA+0x1a>
    19d0:	47 95       	ror	r20
>>>>>>> .r50

<<<<<<< .mine
0000193c <__fp_pscB>:
    193c:	00 24       	eor	r0, r0
    193e:	0a 94       	dec	r0
    1940:	12 16       	cp	r1, r18
    1942:	13 06       	cpc	r1, r19
    1944:	14 06       	cpc	r1, r20
    1946:	05 06       	cpc	r0, r21
    1948:	08 95       	ret
||||||| .r47
0000193c <__mulsf3>:
    193c:	0e 94 b1 0c 	call	0x1962	; 0x1962 <__mulsf3x>
    1940:	0c 94 64 0c 	jmp	0x18c8	; 0x18c8 <__fp_round>
    1944:	0e 94 56 0c 	call	0x18ac	; 0x18ac <__fp_pscA>
    1948:	38 f0       	brcs	.+14     	; 0x1958 <__mulsf3+0x1c>
    194a:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <__fp_pscB>
    194e:	20 f0       	brcs	.+8      	; 0x1958 <__mulsf3+0x1c>
    1950:	95 23       	and	r25, r21
    1952:	11 f0       	breq	.+4      	; 0x1958 <__mulsf3+0x1c>
    1954:	0c 94 4d 0c 	jmp	0x189a	; 0x189a <__fp_inf>
    1958:	0c 94 53 0c 	jmp	0x18a6	; 0x18a6 <__fp_nan>
    195c:	11 24       	eor	r1, r1
    195e:	0c 94 98 0c 	jmp	0x1930	; 0x1930 <__fp_szero>
=======
000019d2 <__fp_splitA>:
    19d2:	88 0f       	add	r24, r24
    19d4:	97 fb       	bst	r25, 7
    19d6:	99 1f       	adc	r25, r25
    19d8:	61 f0       	breq	.+24     	; 0x19f2 <__fp_splitA+0x20>
    19da:	9f 3f       	cpi	r25, 0xFF	; 255
    19dc:	79 f0       	breq	.+30     	; 0x19fc <__fp_splitA+0x2a>
    19de:	87 95       	ror	r24
    19e0:	08 95       	ret
    19e2:	12 16       	cp	r1, r18
    19e4:	13 06       	cpc	r1, r19
    19e6:	14 06       	cpc	r1, r20
    19e8:	55 1f       	adc	r21, r21
    19ea:	f2 cf       	rjmp	.-28     	; 0x19d0 <__fp_split3+0xe>
    19ec:	46 95       	lsr	r20
    19ee:	f1 df       	rcall	.-30     	; 0x19d2 <__fp_splitA>
    19f0:	08 c0       	rjmp	.+16     	; 0x1a02 <__fp_splitA+0x30>
    19f2:	16 16       	cp	r1, r22
    19f4:	17 06       	cpc	r1, r23
    19f6:	18 06       	cpc	r1, r24
    19f8:	99 1f       	adc	r25, r25
    19fa:	f1 cf       	rjmp	.-30     	; 0x19de <__fp_splitA+0xc>
    19fc:	86 95       	lsr	r24
    19fe:	71 05       	cpc	r23, r1
    1a00:	61 05       	cpc	r22, r1
    1a02:	08 94       	sec
    1a04:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
0000194a <__fp_round>:
    194a:	09 2e       	mov	r0, r25
    194c:	03 94       	inc	r0
    194e:	00 0c       	add	r0, r0
    1950:	11 f4       	brne	.+4      	; 0x1956 <__fp_round+0xc>
    1952:	88 23       	and	r24, r24
    1954:	52 f0       	brmi	.+20     	; 0x196a <__fp_round+0x20>
    1956:	bb 0f       	add	r27, r27
    1958:	40 f4       	brcc	.+16     	; 0x196a <__fp_round+0x20>
    195a:	bf 2b       	or	r27, r31
    195c:	11 f4       	brne	.+4      	; 0x1962 <__fp_round+0x18>
    195e:	60 ff       	sbrs	r22, 0
    1960:	04 c0       	rjmp	.+8      	; 0x196a <__fp_round+0x20>
    1962:	6f 5f       	subi	r22, 0xFF	; 255
    1964:	7f 4f       	sbci	r23, 0xFF	; 255
    1966:	8f 4f       	sbci	r24, 0xFF	; 255
    1968:	9f 4f       	sbci	r25, 0xFF	; 255
    196a:	08 95       	ret
||||||| .r47
00001962 <__mulsf3x>:
    1962:	0e 94 75 0c 	call	0x18ea	; 0x18ea <__fp_split3>
    1966:	70 f3       	brcs	.-36     	; 0x1944 <__mulsf3+0x8>
=======
00001a06 <__fp_zero>:
    1a06:	e8 94       	clt
>>>>>>> .r50

<<<<<<< .mine
0000196c <__fp_split3>:
    196c:	57 fd       	sbrc	r21, 7
    196e:	90 58       	subi	r25, 0x80	; 128
    1970:	44 0f       	add	r20, r20
    1972:	55 1f       	adc	r21, r21
    1974:	59 f0       	breq	.+22     	; 0x198c <__fp_splitA+0x10>
    1976:	5f 3f       	cpi	r21, 0xFF	; 255
    1978:	71 f0       	breq	.+28     	; 0x1996 <__fp_splitA+0x1a>
    197a:	47 95       	ror	r20
||||||| .r47
00001968 <__mulsf3_pse>:
    1968:	95 9f       	mul	r25, r21
    196a:	c1 f3       	breq	.-16     	; 0x195c <__mulsf3+0x20>
    196c:	95 0f       	add	r25, r21
    196e:	50 e0       	ldi	r21, 0x00	; 0
    1970:	55 1f       	adc	r21, r21
    1972:	62 9f       	mul	r22, r18
    1974:	f0 01       	movw	r30, r0
    1976:	72 9f       	mul	r23, r18
    1978:	bb 27       	eor	r27, r27
    197a:	f0 0d       	add	r31, r0
    197c:	b1 1d       	adc	r27, r1
    197e:	63 9f       	mul	r22, r19
    1980:	aa 27       	eor	r26, r26
    1982:	f0 0d       	add	r31, r0
    1984:	b1 1d       	adc	r27, r1
    1986:	aa 1f       	adc	r26, r26
    1988:	64 9f       	mul	r22, r20
    198a:	66 27       	eor	r22, r22
    198c:	b0 0d       	add	r27, r0
    198e:	a1 1d       	adc	r26, r1
    1990:	66 1f       	adc	r22, r22
    1992:	82 9f       	mul	r24, r18
    1994:	22 27       	eor	r18, r18
    1996:	b0 0d       	add	r27, r0
    1998:	a1 1d       	adc	r26, r1
    199a:	62 1f       	adc	r22, r18
    199c:	73 9f       	mul	r23, r19
    199e:	b0 0d       	add	r27, r0
    19a0:	a1 1d       	adc	r26, r1
    19a2:	62 1f       	adc	r22, r18
    19a4:	83 9f       	mul	r24, r19
    19a6:	a0 0d       	add	r26, r0
    19a8:	61 1d       	adc	r22, r1
    19aa:	22 1f       	adc	r18, r18
    19ac:	74 9f       	mul	r23, r20
    19ae:	33 27       	eor	r19, r19
    19b0:	a0 0d       	add	r26, r0
    19b2:	61 1d       	adc	r22, r1
    19b4:	23 1f       	adc	r18, r19
    19b6:	84 9f       	mul	r24, r20
    19b8:	60 0d       	add	r22, r0
    19ba:	21 1d       	adc	r18, r1
    19bc:	82 2f       	mov	r24, r18
    19be:	76 2f       	mov	r23, r22
    19c0:	6a 2f       	mov	r22, r26
    19c2:	11 24       	eor	r1, r1
    19c4:	9f 57       	subi	r25, 0x7F	; 127
    19c6:	50 40       	sbci	r21, 0x00	; 0
    19c8:	9a f0       	brmi	.+38     	; 0x19f0 <__mulsf3_pse+0x88>
    19ca:	f1 f0       	breq	.+60     	; 0x1a08 <__mulsf3_pse+0xa0>
    19cc:	88 23       	and	r24, r24
    19ce:	4a f0       	brmi	.+18     	; 0x19e2 <__mulsf3_pse+0x7a>
    19d0:	ee 0f       	add	r30, r30
    19d2:	ff 1f       	adc	r31, r31
    19d4:	bb 1f       	adc	r27, r27
    19d6:	66 1f       	adc	r22, r22
    19d8:	77 1f       	adc	r23, r23
    19da:	88 1f       	adc	r24, r24
    19dc:	91 50       	subi	r25, 0x01	; 1
    19de:	50 40       	sbci	r21, 0x00	; 0
    19e0:	a9 f7       	brne	.-22     	; 0x19cc <__mulsf3_pse+0x64>
    19e2:	9e 3f       	cpi	r25, 0xFE	; 254
    19e4:	51 05       	cpc	r21, r1
    19e6:	80 f0       	brcs	.+32     	; 0x1a08 <__mulsf3_pse+0xa0>
    19e8:	0c 94 4d 0c 	jmp	0x189a	; 0x189a <__fp_inf>
    19ec:	0c 94 98 0c 	jmp	0x1930	; 0x1930 <__fp_szero>
    19f0:	5f 3f       	cpi	r21, 0xFF	; 255
    19f2:	e4 f3       	brlt	.-8      	; 0x19ec <__mulsf3_pse+0x84>
    19f4:	98 3e       	cpi	r25, 0xE8	; 232
    19f6:	d4 f3       	brlt	.-12     	; 0x19ec <__mulsf3_pse+0x84>
    19f8:	86 95       	lsr	r24
    19fa:	77 95       	ror	r23
    19fc:	67 95       	ror	r22
    19fe:	b7 95       	ror	r27
    1a00:	f7 95       	ror	r31
    1a02:	e7 95       	ror	r30
    1a04:	9f 5f       	subi	r25, 0xFF	; 255
    1a06:	c1 f7       	brne	.-16     	; 0x19f8 <__mulsf3_pse+0x90>
    1a08:	fe 2b       	or	r31, r30
    1a0a:	88 0f       	add	r24, r24
    1a0c:	91 1d       	adc	r25, r1
    1a0e:	96 95       	lsr	r25
    1a10:	87 95       	ror	r24
    1a12:	97 f9       	bld	r25, 7
    1a14:	08 95       	ret
=======
00001a08 <__fp_szero>:
    1a08:	bb 27       	eor	r27, r27
    1a0a:	66 27       	eor	r22, r22
    1a0c:	77 27       	eor	r23, r23
    1a0e:	cb 01       	movw	r24, r22
    1a10:	97 f9       	bld	r25, 7
    1a12:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
0000197c <__fp_splitA>:
    197c:	88 0f       	add	r24, r24
    197e:	97 fb       	bst	r25, 7
    1980:	99 1f       	adc	r25, r25
    1982:	61 f0       	breq	.+24     	; 0x199c <__fp_splitA+0x20>
    1984:	9f 3f       	cpi	r25, 0xFF	; 255
    1986:	79 f0       	breq	.+30     	; 0x19a6 <__fp_splitA+0x2a>
    1988:	87 95       	ror	r24
    198a:	08 95       	ret
    198c:	12 16       	cp	r1, r18
    198e:	13 06       	cpc	r1, r19
    1990:	14 06       	cpc	r1, r20
    1992:	55 1f       	adc	r21, r21
    1994:	f2 cf       	rjmp	.-28     	; 0x197a <__fp_split3+0xe>
    1996:	46 95       	lsr	r20
    1998:	f1 df       	rcall	.-30     	; 0x197c <__fp_splitA>
    199a:	08 c0       	rjmp	.+16     	; 0x19ac <__fp_splitA+0x30>
    199c:	16 16       	cp	r1, r22
    199e:	17 06       	cpc	r1, r23
    19a0:	18 06       	cpc	r1, r24
    19a2:	99 1f       	adc	r25, r25
    19a4:	f1 cf       	rjmp	.-30     	; 0x1988 <__fp_splitA+0xc>
    19a6:	86 95       	lsr	r24
    19a8:	71 05       	cpc	r23, r1
    19aa:	61 05       	cpc	r22, r1
    19ac:	08 94       	sec
    19ae:	08 95       	ret
||||||| .r47
00001a16 <__divmodhi4>:
    1a16:	97 fb       	bst	r25, 7
    1a18:	07 2e       	mov	r0, r23
    1a1a:	16 f4       	brtc	.+4      	; 0x1a20 <__divmodhi4+0xa>
    1a1c:	00 94       	com	r0
    1a1e:	07 d0       	rcall	.+14     	; 0x1a2e <__divmodhi4_neg1>
    1a20:	77 fd       	sbrc	r23, 7
    1a22:	09 d0       	rcall	.+18     	; 0x1a36 <__divmodhi4_neg2>
    1a24:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <__udivmodhi4>
    1a28:	07 fc       	sbrc	r0, 7
    1a2a:	05 d0       	rcall	.+10     	; 0x1a36 <__divmodhi4_neg2>
    1a2c:	3e f4       	brtc	.+14     	; 0x1a3c <__divmodhi4_exit>
=======
00001a14 <__mulsf3>:
    1a14:	0e 94 1d 0d 	call	0x1a3a	; 0x1a3a <__mulsf3x>
    1a18:	0c 94 d0 0c 	jmp	0x19a0	; 0x19a0 <__fp_round>
    1a1c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <__fp_pscA>
    1a20:	38 f0       	brcs	.+14     	; 0x1a30 <__mulsf3+0x1c>
    1a22:	0e 94 c9 0c 	call	0x1992	; 0x1992 <__fp_pscB>
    1a26:	20 f0       	brcs	.+8      	; 0x1a30 <__mulsf3+0x1c>
    1a28:	95 23       	and	r25, r21
    1a2a:	11 f0       	breq	.+4      	; 0x1a30 <__mulsf3+0x1c>
    1a2c:	0c 94 b9 0c 	jmp	0x1972	; 0x1972 <__fp_inf>
    1a30:	0c 94 bf 0c 	jmp	0x197e	; 0x197e <__fp_nan>
    1a34:	11 24       	eor	r1, r1
    1a36:	0c 94 04 0d 	jmp	0x1a08	; 0x1a08 <__fp_szero>
>>>>>>> .r50

<<<<<<< .mine
000019b0 <__fp_zero>:
    19b0:	e8 94       	clt
||||||| .r47
00001a2e <__divmodhi4_neg1>:
    1a2e:	90 95       	com	r25
    1a30:	81 95       	neg	r24
    1a32:	9f 4f       	sbci	r25, 0xFF	; 255
    1a34:	08 95       	ret
=======
00001a3a <__mulsf3x>:
    1a3a:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__fp_split3>
    1a3e:	70 f3       	brcs	.-36     	; 0x1a1c <__mulsf3+0x8>
>>>>>>> .r50

<<<<<<< .mine
000019b2 <__fp_szero>:
    19b2:	bb 27       	eor	r27, r27
    19b4:	66 27       	eor	r22, r22
    19b6:	77 27       	eor	r23, r23
    19b8:	cb 01       	movw	r24, r22
    19ba:	97 f9       	bld	r25, 7
    19bc:	08 95       	ret
||||||| .r47
00001a36 <__divmodhi4_neg2>:
    1a36:	70 95       	com	r23
    1a38:	61 95       	neg	r22
    1a3a:	7f 4f       	sbci	r23, 0xFF	; 255
=======
00001a40 <__mulsf3_pse>:
    1a40:	95 9f       	mul	r25, r21
    1a42:	c1 f3       	breq	.-16     	; 0x1a34 <__mulsf3+0x20>
    1a44:	95 0f       	add	r25, r21
    1a46:	50 e0       	ldi	r21, 0x00	; 0
    1a48:	55 1f       	adc	r21, r21
    1a4a:	62 9f       	mul	r22, r18
    1a4c:	f0 01       	movw	r30, r0
    1a4e:	72 9f       	mul	r23, r18
    1a50:	bb 27       	eor	r27, r27
    1a52:	f0 0d       	add	r31, r0
    1a54:	b1 1d       	adc	r27, r1
    1a56:	63 9f       	mul	r22, r19
    1a58:	aa 27       	eor	r26, r26
    1a5a:	f0 0d       	add	r31, r0
    1a5c:	b1 1d       	adc	r27, r1
    1a5e:	aa 1f       	adc	r26, r26
    1a60:	64 9f       	mul	r22, r20
    1a62:	66 27       	eor	r22, r22
    1a64:	b0 0d       	add	r27, r0
    1a66:	a1 1d       	adc	r26, r1
    1a68:	66 1f       	adc	r22, r22
    1a6a:	82 9f       	mul	r24, r18
    1a6c:	22 27       	eor	r18, r18
    1a6e:	b0 0d       	add	r27, r0
    1a70:	a1 1d       	adc	r26, r1
    1a72:	62 1f       	adc	r22, r18
    1a74:	73 9f       	mul	r23, r19
    1a76:	b0 0d       	add	r27, r0
    1a78:	a1 1d       	adc	r26, r1
    1a7a:	62 1f       	adc	r22, r18
    1a7c:	83 9f       	mul	r24, r19
    1a7e:	a0 0d       	add	r26, r0
    1a80:	61 1d       	adc	r22, r1
    1a82:	22 1f       	adc	r18, r18
    1a84:	74 9f       	mul	r23, r20
    1a86:	33 27       	eor	r19, r19
    1a88:	a0 0d       	add	r26, r0
    1a8a:	61 1d       	adc	r22, r1
    1a8c:	23 1f       	adc	r18, r19
    1a8e:	84 9f       	mul	r24, r20
    1a90:	60 0d       	add	r22, r0
    1a92:	21 1d       	adc	r18, r1
    1a94:	82 2f       	mov	r24, r18
    1a96:	76 2f       	mov	r23, r22
    1a98:	6a 2f       	mov	r22, r26
    1a9a:	11 24       	eor	r1, r1
    1a9c:	9f 57       	subi	r25, 0x7F	; 127
    1a9e:	50 40       	sbci	r21, 0x00	; 0
    1aa0:	9a f0       	brmi	.+38     	; 0x1ac8 <__mulsf3_pse+0x88>
    1aa2:	f1 f0       	breq	.+60     	; 0x1ae0 <__mulsf3_pse+0xa0>
    1aa4:	88 23       	and	r24, r24
    1aa6:	4a f0       	brmi	.+18     	; 0x1aba <__mulsf3_pse+0x7a>
    1aa8:	ee 0f       	add	r30, r30
    1aaa:	ff 1f       	adc	r31, r31
    1aac:	bb 1f       	adc	r27, r27
    1aae:	66 1f       	adc	r22, r22
    1ab0:	77 1f       	adc	r23, r23
    1ab2:	88 1f       	adc	r24, r24
    1ab4:	91 50       	subi	r25, 0x01	; 1
    1ab6:	50 40       	sbci	r21, 0x00	; 0
    1ab8:	a9 f7       	brne	.-22     	; 0x1aa4 <__mulsf3_pse+0x64>
    1aba:	9e 3f       	cpi	r25, 0xFE	; 254
    1abc:	51 05       	cpc	r21, r1
    1abe:	80 f0       	brcs	.+32     	; 0x1ae0 <__mulsf3_pse+0xa0>
    1ac0:	0c 94 b9 0c 	jmp	0x1972	; 0x1972 <__fp_inf>
    1ac4:	0c 94 04 0d 	jmp	0x1a08	; 0x1a08 <__fp_szero>
    1ac8:	5f 3f       	cpi	r21, 0xFF	; 255
    1aca:	e4 f3       	brlt	.-8      	; 0x1ac4 <__mulsf3_pse+0x84>
    1acc:	98 3e       	cpi	r25, 0xE8	; 232
    1ace:	d4 f3       	brlt	.-12     	; 0x1ac4 <__mulsf3_pse+0x84>
    1ad0:	86 95       	lsr	r24
    1ad2:	77 95       	ror	r23
    1ad4:	67 95       	ror	r22
    1ad6:	b7 95       	ror	r27
    1ad8:	f7 95       	ror	r31
    1ada:	e7 95       	ror	r30
    1adc:	9f 5f       	subi	r25, 0xFF	; 255
    1ade:	c1 f7       	brne	.-16     	; 0x1ad0 <__mulsf3_pse+0x90>
    1ae0:	fe 2b       	or	r31, r30
    1ae2:	88 0f       	add	r24, r24
    1ae4:	91 1d       	adc	r25, r1
    1ae6:	96 95       	lsr	r25
    1ae8:	87 95       	ror	r24
    1aea:	97 f9       	bld	r25, 7
    1aec:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
000019be <__mulsf3>:
    19be:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <__mulsf3x>
    19c2:	0c 94 a5 0c 	jmp	0x194a	; 0x194a <__fp_round>
    19c6:	0e 94 97 0c 	call	0x192e	; 0x192e <__fp_pscA>
    19ca:	38 f0       	brcs	.+14     	; 0x19da <__mulsf3+0x1c>
    19cc:	0e 94 9e 0c 	call	0x193c	; 0x193c <__fp_pscB>
    19d0:	20 f0       	brcs	.+8      	; 0x19da <__mulsf3+0x1c>
    19d2:	95 23       	and	r25, r21
    19d4:	11 f0       	breq	.+4      	; 0x19da <__mulsf3+0x1c>
    19d6:	0c 94 8e 0c 	jmp	0x191c	; 0x191c <__fp_inf>
    19da:	0c 94 94 0c 	jmp	0x1928	; 0x1928 <__fp_nan>
    19de:	11 24       	eor	r1, r1
    19e0:	0c 94 d9 0c 	jmp	0x19b2	; 0x19b2 <__fp_szero>
||||||| .r47
00001a3c <__divmodhi4_exit>:
    1a3c:	08 95       	ret
=======
00001aee <__divmodhi4>:
    1aee:	97 fb       	bst	r25, 7
    1af0:	07 2e       	mov	r0, r23
    1af2:	16 f4       	brtc	.+4      	; 0x1af8 <__divmodhi4+0xa>
    1af4:	00 94       	com	r0
    1af6:	07 d0       	rcall	.+14     	; 0x1b06 <__divmodhi4_neg1>
    1af8:	77 fd       	sbrc	r23, 7
    1afa:	09 d0       	rcall	.+18     	; 0x1b0e <__divmodhi4_neg2>
    1afc:	0e 94 a0 0d 	call	0x1b40	; 0x1b40 <__udivmodhi4>
    1b00:	07 fc       	sbrc	r0, 7
    1b02:	05 d0       	rcall	.+10     	; 0x1b0e <__divmodhi4_neg2>
    1b04:	3e f4       	brtc	.+14     	; 0x1b14 <__divmodhi4_exit>
>>>>>>> .r50

<<<<<<< .mine
000019e4 <__mulsf3x>:
    19e4:	0e 94 b6 0c 	call	0x196c	; 0x196c <__fp_split3>
    19e8:	70 f3       	brcs	.-36     	; 0x19c6 <__mulsf3+0x8>
||||||| .r47
00001a3e <__tablejump2__>:
    1a3e:	ee 0f       	add	r30, r30
    1a40:	ff 1f       	adc	r31, r31
    1a42:	05 90       	lpm	r0, Z+
    1a44:	f4 91       	lpm	r31, Z
    1a46:	e0 2d       	mov	r30, r0
    1a48:	09 94       	ijmp
=======
00001b06 <__divmodhi4_neg1>:
    1b06:	90 95       	com	r25
    1b08:	81 95       	neg	r24
    1b0a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b0c:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
000019ea <__mulsf3_pse>:
    19ea:	95 9f       	mul	r25, r21
    19ec:	c1 f3       	breq	.-16     	; 0x19de <__mulsf3+0x20>
    19ee:	95 0f       	add	r25, r21
    19f0:	50 e0       	ldi	r21, 0x00	; 0
    19f2:	55 1f       	adc	r21, r21
    19f4:	62 9f       	mul	r22, r18
    19f6:	f0 01       	movw	r30, r0
    19f8:	72 9f       	mul	r23, r18
    19fa:	bb 27       	eor	r27, r27
    19fc:	f0 0d       	add	r31, r0
    19fe:	b1 1d       	adc	r27, r1
    1a00:	63 9f       	mul	r22, r19
    1a02:	aa 27       	eor	r26, r26
    1a04:	f0 0d       	add	r31, r0
    1a06:	b1 1d       	adc	r27, r1
    1a08:	aa 1f       	adc	r26, r26
    1a0a:	64 9f       	mul	r22, r20
    1a0c:	66 27       	eor	r22, r22
    1a0e:	b0 0d       	add	r27, r0
    1a10:	a1 1d       	adc	r26, r1
    1a12:	66 1f       	adc	r22, r22
    1a14:	82 9f       	mul	r24, r18
    1a16:	22 27       	eor	r18, r18
    1a18:	b0 0d       	add	r27, r0
    1a1a:	a1 1d       	adc	r26, r1
    1a1c:	62 1f       	adc	r22, r18
    1a1e:	73 9f       	mul	r23, r19
    1a20:	b0 0d       	add	r27, r0
    1a22:	a1 1d       	adc	r26, r1
    1a24:	62 1f       	adc	r22, r18
    1a26:	83 9f       	mul	r24, r19
    1a28:	a0 0d       	add	r26, r0
    1a2a:	61 1d       	adc	r22, r1
    1a2c:	22 1f       	adc	r18, r18
    1a2e:	74 9f       	mul	r23, r20
    1a30:	33 27       	eor	r19, r19
    1a32:	a0 0d       	add	r26, r0
    1a34:	61 1d       	adc	r22, r1
    1a36:	23 1f       	adc	r18, r19
    1a38:	84 9f       	mul	r24, r20
    1a3a:	60 0d       	add	r22, r0
    1a3c:	21 1d       	adc	r18, r1
    1a3e:	82 2f       	mov	r24, r18
    1a40:	76 2f       	mov	r23, r22
    1a42:	6a 2f       	mov	r22, r26
    1a44:	11 24       	eor	r1, r1
    1a46:	9f 57       	subi	r25, 0x7F	; 127
    1a48:	50 40       	sbci	r21, 0x00	; 0
    1a4a:	9a f0       	brmi	.+38     	; 0x1a72 <__mulsf3_pse+0x88>
    1a4c:	f1 f0       	breq	.+60     	; 0x1a8a <__mulsf3_pse+0xa0>
    1a4e:	88 23       	and	r24, r24
    1a50:	4a f0       	brmi	.+18     	; 0x1a64 <__mulsf3_pse+0x7a>
    1a52:	ee 0f       	add	r30, r30
    1a54:	ff 1f       	adc	r31, r31
    1a56:	bb 1f       	adc	r27, r27
    1a58:	66 1f       	adc	r22, r22
    1a5a:	77 1f       	adc	r23, r23
    1a5c:	88 1f       	adc	r24, r24
    1a5e:	91 50       	subi	r25, 0x01	; 1
    1a60:	50 40       	sbci	r21, 0x00	; 0
    1a62:	a9 f7       	brne	.-22     	; 0x1a4e <__mulsf3_pse+0x64>
    1a64:	9e 3f       	cpi	r25, 0xFE	; 254
    1a66:	51 05       	cpc	r21, r1
    1a68:	80 f0       	brcs	.+32     	; 0x1a8a <__mulsf3_pse+0xa0>
    1a6a:	0c 94 8e 0c 	jmp	0x191c	; 0x191c <__fp_inf>
    1a6e:	0c 94 d9 0c 	jmp	0x19b2	; 0x19b2 <__fp_szero>
    1a72:	5f 3f       	cpi	r21, 0xFF	; 255
    1a74:	e4 f3       	brlt	.-8      	; 0x1a6e <__mulsf3_pse+0x84>
    1a76:	98 3e       	cpi	r25, 0xE8	; 232
    1a78:	d4 f3       	brlt	.-12     	; 0x1a6e <__mulsf3_pse+0x84>
    1a7a:	86 95       	lsr	r24
    1a7c:	77 95       	ror	r23
    1a7e:	67 95       	ror	r22
    1a80:	b7 95       	ror	r27
    1a82:	f7 95       	ror	r31
    1a84:	e7 95       	ror	r30
    1a86:	9f 5f       	subi	r25, 0xFF	; 255
    1a88:	c1 f7       	brne	.-16     	; 0x1a7a <__mulsf3_pse+0x90>
    1a8a:	fe 2b       	or	r31, r30
    1a8c:	88 0f       	add	r24, r24
    1a8e:	91 1d       	adc	r25, r1
    1a90:	96 95       	lsr	r25
    1a92:	87 95       	ror	r24
    1a94:	97 f9       	bld	r25, 7
    1a96:	08 95       	ret
||||||| .r47
00001a4a <__umulhisi3>:
    1a4a:	a2 9f       	mul	r26, r18
    1a4c:	b0 01       	movw	r22, r0
    1a4e:	b3 9f       	mul	r27, r19
    1a50:	c0 01       	movw	r24, r0
    1a52:	a3 9f       	mul	r26, r19
    1a54:	70 0d       	add	r23, r0
    1a56:	81 1d       	adc	r24, r1
    1a58:	11 24       	eor	r1, r1
    1a5a:	91 1d       	adc	r25, r1
    1a5c:	b2 9f       	mul	r27, r18
    1a5e:	70 0d       	add	r23, r0
    1a60:	81 1d       	adc	r24, r1
    1a62:	11 24       	eor	r1, r1
    1a64:	91 1d       	adc	r25, r1
    1a66:	08 95       	ret
=======
00001b0e <__divmodhi4_neg2>:
    1b0e:	70 95       	com	r23
    1b10:	61 95       	neg	r22
    1b12:	7f 4f       	sbci	r23, 0xFF	; 255
>>>>>>> .r50

<<<<<<< .mine
00001a98 <__udivmodhi4>:
    1a98:	aa 1b       	sub	r26, r26
    1a9a:	bb 1b       	sub	r27, r27
    1a9c:	51 e1       	ldi	r21, 0x11	; 17
    1a9e:	07 c0       	rjmp	.+14     	; 0x1aae <__udivmodhi4_ep>
||||||| .r47
00001a68 <__udivmodhi4>:
    1a68:	aa 1b       	sub	r26, r26
    1a6a:	bb 1b       	sub	r27, r27
    1a6c:	51 e1       	ldi	r21, 0x11	; 17
    1a6e:	07 c0       	rjmp	.+14     	; 0x1a7e <__udivmodhi4_ep>
=======
00001b14 <__divmodhi4_exit>:
    1b14:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001aa0 <__udivmodhi4_loop>:
    1aa0:	aa 1f       	adc	r26, r26
    1aa2:	bb 1f       	adc	r27, r27
    1aa4:	a6 17       	cp	r26, r22
    1aa6:	b7 07       	cpc	r27, r23
    1aa8:	10 f0       	brcs	.+4      	; 0x1aae <__udivmodhi4_ep>
    1aaa:	a6 1b       	sub	r26, r22
    1aac:	b7 0b       	sbc	r27, r23
||||||| .r47
00001a70 <__udivmodhi4_loop>:
    1a70:	aa 1f       	adc	r26, r26
    1a72:	bb 1f       	adc	r27, r27
    1a74:	a6 17       	cp	r26, r22
    1a76:	b7 07       	cpc	r27, r23
    1a78:	10 f0       	brcs	.+4      	; 0x1a7e <__udivmodhi4_ep>
    1a7a:	a6 1b       	sub	r26, r22
    1a7c:	b7 0b       	sbc	r27, r23
=======
00001b16 <__tablejump2__>:
    1b16:	ee 0f       	add	r30, r30
    1b18:	ff 1f       	adc	r31, r31
    1b1a:	05 90       	lpm	r0, Z+
    1b1c:	f4 91       	lpm	r31, Z
    1b1e:	e0 2d       	mov	r30, r0
    1b20:	09 94       	ijmp
>>>>>>> .r50

<<<<<<< .mine
00001aae <__udivmodhi4_ep>:
    1aae:	88 1f       	adc	r24, r24
    1ab0:	99 1f       	adc	r25, r25
    1ab2:	5a 95       	dec	r21
    1ab4:	a9 f7       	brne	.-22     	; 0x1aa0 <__udivmodhi4_loop>
    1ab6:	80 95       	com	r24
    1ab8:	90 95       	com	r25
    1aba:	bc 01       	movw	r22, r24
    1abc:	cd 01       	movw	r24, r26
    1abe:	08 95       	ret
||||||| .r47
00001a7e <__udivmodhi4_ep>:
    1a7e:	88 1f       	adc	r24, r24
    1a80:	99 1f       	adc	r25, r25
    1a82:	5a 95       	dec	r21
    1a84:	a9 f7       	brne	.-22     	; 0x1a70 <__udivmodhi4_loop>
    1a86:	80 95       	com	r24
    1a88:	90 95       	com	r25
    1a8a:	bc 01       	movw	r22, r24
    1a8c:	cd 01       	movw	r24, r26
    1a8e:	08 95       	ret
=======
00001b22 <__umulhisi3>:
    1b22:	a2 9f       	mul	r26, r18
    1b24:	b0 01       	movw	r22, r0
    1b26:	b3 9f       	mul	r27, r19
    1b28:	c0 01       	movw	r24, r0
    1b2a:	a3 9f       	mul	r26, r19
    1b2c:	70 0d       	add	r23, r0
    1b2e:	81 1d       	adc	r24, r1
    1b30:	11 24       	eor	r1, r1
    1b32:	91 1d       	adc	r25, r1
    1b34:	b2 9f       	mul	r27, r18
    1b36:	70 0d       	add	r23, r0
    1b38:	81 1d       	adc	r24, r1
    1b3a:	11 24       	eor	r1, r1
    1b3c:	91 1d       	adc	r25, r1
    1b3e:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001ac0 <__tablejump2__>:
    1ac0:	ee 0f       	add	r30, r30
    1ac2:	ff 1f       	adc	r31, r31
    1ac4:	05 90       	lpm	r0, Z+
    1ac6:	f4 91       	lpm	r31, Z
    1ac8:	e0 2d       	mov	r30, r0
    1aca:	09 94       	ijmp
||||||| .r47
00001a90 <strcat>:
    1a90:	fb 01       	movw	r30, r22
    1a92:	dc 01       	movw	r26, r24
    1a94:	0d 90       	ld	r0, X+
    1a96:	00 20       	and	r0, r0
    1a98:	e9 f7       	brne	.-6      	; 0x1a94 <strcat+0x4>
    1a9a:	11 97       	sbiw	r26, 0x01	; 1
    1a9c:	01 90       	ld	r0, Z+
    1a9e:	0d 92       	st	X+, r0
    1aa0:	00 20       	and	r0, r0
    1aa2:	e1 f7       	brne	.-8      	; 0x1a9c <strcat+0xc>
    1aa4:	08 95       	ret
=======
00001b40 <__udivmodhi4>:
    1b40:	aa 1b       	sub	r26, r26
    1b42:	bb 1b       	sub	r27, r27
    1b44:	51 e1       	ldi	r21, 0x11	; 17
    1b46:	07 c0       	rjmp	.+14     	; 0x1b56 <__udivmodhi4_ep>
>>>>>>> .r50

<<<<<<< .mine
00001acc <__umulhisi3>:
    1acc:	a2 9f       	mul	r26, r18
    1ace:	b0 01       	movw	r22, r0
    1ad0:	b3 9f       	mul	r27, r19
    1ad2:	c0 01       	movw	r24, r0
    1ad4:	a3 9f       	mul	r26, r19
    1ad6:	70 0d       	add	r23, r0
    1ad8:	81 1d       	adc	r24, r1
    1ada:	11 24       	eor	r1, r1
    1adc:	91 1d       	adc	r25, r1
    1ade:	b2 9f       	mul	r27, r18
    1ae0:	70 0d       	add	r23, r0
    1ae2:	81 1d       	adc	r24, r1
    1ae4:	11 24       	eor	r1, r1
    1ae6:	91 1d       	adc	r25, r1
    1ae8:	08 95       	ret
||||||| .r47
00001aa6 <strcpy>:
    1aa6:	fb 01       	movw	r30, r22
    1aa8:	dc 01       	movw	r26, r24
    1aaa:	01 90       	ld	r0, Z+
    1aac:	0d 92       	st	X+, r0
    1aae:	00 20       	and	r0, r0
    1ab0:	e1 f7       	brne	.-8      	; 0x1aaa <strcpy+0x4>
    1ab2:	08 95       	ret
=======
00001b48 <__udivmodhi4_loop>:
    1b48:	aa 1f       	adc	r26, r26
    1b4a:	bb 1f       	adc	r27, r27
    1b4c:	a6 17       	cp	r26, r22
    1b4e:	b7 07       	cpc	r27, r23
    1b50:	10 f0       	brcs	.+4      	; 0x1b56 <__udivmodhi4_ep>
    1b52:	a6 1b       	sub	r26, r22
    1b54:	b7 0b       	sbc	r27, r23
>>>>>>> .r50

<<<<<<< .mine
00001aea <strcat>:
    1aea:	fb 01       	movw	r30, r22
    1aec:	dc 01       	movw	r26, r24
    1aee:	0d 90       	ld	r0, X+
    1af0:	00 20       	and	r0, r0
    1af2:	e9 f7       	brne	.-6      	; 0x1aee <strcat+0x4>
    1af4:	11 97       	sbiw	r26, 0x01	; 1
    1af6:	01 90       	ld	r0, Z+
    1af8:	0d 92       	st	X+, r0
    1afa:	00 20       	and	r0, r0
    1afc:	e1 f7       	brne	.-8      	; 0x1af6 <strcat+0xc>
    1afe:	08 95       	ret
||||||| .r47
00001ab4 <eeprom_read_byte>:
    1ab4:	e1 99       	sbic	0x1c, 1	; 28
    1ab6:	fe cf       	rjmp	.-4      	; 0x1ab4 <eeprom_read_byte>
    1ab8:	9f bb       	out	0x1f, r25	; 31
    1aba:	8e bb       	out	0x1e, r24	; 30
    1abc:	e0 9a       	sbi	0x1c, 0	; 28
    1abe:	99 27       	eor	r25, r25
    1ac0:	8d b3       	in	r24, 0x1d	; 29
    1ac2:	08 95       	ret
=======
00001b56 <__udivmodhi4_ep>:
    1b56:	88 1f       	adc	r24, r24
    1b58:	99 1f       	adc	r25, r25
    1b5a:	5a 95       	dec	r21
    1b5c:	a9 f7       	brne	.-22     	; 0x1b48 <__udivmodhi4_loop>
    1b5e:	80 95       	com	r24
    1b60:	90 95       	com	r25
    1b62:	bc 01       	movw	r22, r24
    1b64:	cd 01       	movw	r24, r26
    1b66:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001b00 <strcpy>:
    1b00:	fb 01       	movw	r30, r22
    1b02:	dc 01       	movw	r26, r24
    1b04:	01 90       	ld	r0, Z+
    1b06:	0d 92       	st	X+, r0
    1b08:	00 20       	and	r0, r0
    1b0a:	e1 f7       	brne	.-8      	; 0x1b04 <strcpy+0x4>
    1b0c:	08 95       	ret
||||||| .r47
00001ac4 <eeprom_write_byte>:
    1ac4:	26 2f       	mov	r18, r22
=======
00001b68 <strcat>:
    1b68:	fb 01       	movw	r30, r22
    1b6a:	dc 01       	movw	r26, r24
    1b6c:	0d 90       	ld	r0, X+
    1b6e:	00 20       	and	r0, r0
    1b70:	e9 f7       	brne	.-6      	; 0x1b6c <strcat+0x4>
    1b72:	11 97       	sbiw	r26, 0x01	; 1
    1b74:	01 90       	ld	r0, Z+
    1b76:	0d 92       	st	X+, r0
    1b78:	00 20       	and	r0, r0
    1b7a:	e1 f7       	brne	.-8      	; 0x1b74 <strcat+0xc>
    1b7c:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001b0e <eeprom_read_byte>:
    1b0e:	e1 99       	sbic	0x1c, 1	; 28
    1b10:	fe cf       	rjmp	.-4      	; 0x1b0e <eeprom_read_byte>
    1b12:	9f bb       	out	0x1f, r25	; 31
    1b14:	8e bb       	out	0x1e, r24	; 30
    1b16:	e0 9a       	sbi	0x1c, 0	; 28
    1b18:	99 27       	eor	r25, r25
    1b1a:	8d b3       	in	r24, 0x1d	; 29
    1b1c:	08 95       	ret
||||||| .r47
00001ac6 <eeprom_write_r18>:
    1ac6:	e1 99       	sbic	0x1c, 1	; 28
    1ac8:	fe cf       	rjmp	.-4      	; 0x1ac6 <eeprom_write_r18>
    1aca:	9f bb       	out	0x1f, r25	; 31
    1acc:	8e bb       	out	0x1e, r24	; 30
    1ace:	2d bb       	out	0x1d, r18	; 29
    1ad0:	0f b6       	in	r0, 0x3f	; 63
    1ad2:	f8 94       	cli
    1ad4:	e2 9a       	sbi	0x1c, 2	; 28
    1ad6:	e1 9a       	sbi	0x1c, 1	; 28
    1ad8:	0f be       	out	0x3f, r0	; 63
    1ada:	01 96       	adiw	r24, 0x01	; 1
    1adc:	08 95       	ret
=======
00001b7e <strcpy>:
    1b7e:	fb 01       	movw	r30, r22
    1b80:	dc 01       	movw	r26, r24
    1b82:	01 90       	ld	r0, Z+
    1b84:	0d 92       	st	X+, r0
    1b86:	00 20       	and	r0, r0
    1b88:	e1 f7       	brne	.-8      	; 0x1b82 <strcpy+0x4>
    1b8a:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001b1e <eeprom_write_byte>:
    1b1e:	26 2f       	mov	r18, r22
||||||| .r47
00001ade <_exit>:
    1ade:	f8 94       	cli
=======
00001b8c <eeprom_read_byte>:
    1b8c:	e1 99       	sbic	0x1c, 1	; 28
    1b8e:	fe cf       	rjmp	.-4      	; 0x1b8c <eeprom_read_byte>
    1b90:	9f bb       	out	0x1f, r25	; 31
    1b92:	8e bb       	out	0x1e, r24	; 30
    1b94:	e0 9a       	sbi	0x1c, 0	; 28
    1b96:	99 27       	eor	r25, r25
    1b98:	8d b3       	in	r24, 0x1d	; 29
    1b9a:	08 95       	ret
>>>>>>> .r50

<<<<<<< .mine
00001b20 <eeprom_write_r18>:
    1b20:	e1 99       	sbic	0x1c, 1	; 28
    1b22:	fe cf       	rjmp	.-4      	; 0x1b20 <eeprom_write_r18>
    1b24:	9f bb       	out	0x1f, r25	; 31
    1b26:	8e bb       	out	0x1e, r24	; 30
    1b28:	2d bb       	out	0x1d, r18	; 29
    1b2a:	0f b6       	in	r0, 0x3f	; 63
    1b2c:	f8 94       	cli
    1b2e:	e2 9a       	sbi	0x1c, 2	; 28
    1b30:	e1 9a       	sbi	0x1c, 1	; 28
    1b32:	0f be       	out	0x3f, r0	; 63
    1b34:	01 96       	adiw	r24, 0x01	; 1
    1b36:	08 95       	ret

00001b38 <_exit>:
    1b38:	f8 94       	cli

00001b3a <__stop_program>:
    1b3a:	ff cf       	rjmp	.-2      	; 0x1b3a <__stop_program>
||||||| .r47
00001ae0 <__stop_program>:
    1ae0:	ff cf       	rjmp	.-2      	; 0x1ae0 <__stop_program>
=======
00001b9c <eeprom_write_byte>:
    1b9c:	26 2f       	mov	r18, r22

00001b9e <eeprom_write_r18>:
    1b9e:	e1 99       	sbic	0x1c, 1	; 28
    1ba0:	fe cf       	rjmp	.-4      	; 0x1b9e <eeprom_write_r18>
    1ba2:	9f bb       	out	0x1f, r25	; 31
    1ba4:	8e bb       	out	0x1e, r24	; 30
    1ba6:	2d bb       	out	0x1d, r18	; 29
    1ba8:	0f b6       	in	r0, 0x3f	; 63
    1baa:	f8 94       	cli
    1bac:	e2 9a       	sbi	0x1c, 2	; 28
    1bae:	e1 9a       	sbi	0x1c, 1	; 28
    1bb0:	0f be       	out	0x3f, r0	; 63
    1bb2:	01 96       	adiw	r24, 0x01	; 1
    1bb4:	08 95       	ret

00001bb6 <_exit>:
    1bb6:	f8 94       	cli

00001bb8 <__stop_program>:
    1bb8:	ff cf       	rjmp	.-2      	; 0x1bb8 <__stop_program>
>>>>>>> .r50
