Classic Timing Analyzer report for ProjetoCofreV2
Fri Dec 12 08:51:05 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ClockFPGA'
  7. Clock Setup: 'confirma_'
  8. Clock Setup: 'reseta_'
  9. Clock Setup: 'ChaveRe'
 10. Clock Setup: 'ChaveFa'
 11. Clock Setup: 'ChaveDo'
 12. Clock Setup: 'ChaveMi'
 13. Clock Setup: 'cancela_'
 14. Clock Setup: 'proximo_'
 15. Clock Setup: 'anterior_'
 16. Clock Hold: 'ClockFPGA'
 17. Clock Hold: 'confirma_'
 18. Clock Hold: 'reseta_'
 19. Clock Hold: 'ChaveRe'
 20. Clock Hold: 'ChaveFa'
 21. Clock Hold: 'ChaveDo'
 22. Clock Hold: 'ChaveMi'
 23. Clock Hold: 'cancela_'
 24. Clock Hold: 'proximo_'
 25. tco
 26. tpd
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------+------------------+------------+-----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From         ; To               ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------+------------------+------------+-----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 59.770 ns                                      ; inst400      ; ALERTA           ; confirma_  ; --        ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.644 ns                                       ; chavemestre_ ; CHAVEMESTRE      ; --         ; --        ; 0            ;
; Clock Setup: 'confirma_'     ; N/A                                      ; None          ; 27.14 MHz ( period = 36.842 ns )               ; inst376      ; inst380          ; confirma_  ; confirma_ ; 0            ;
; Clock Setup: 'ChaveDo'       ; N/A                                      ; None          ; 33.19 MHz ( period = 30.127 ns )               ; inst376      ; inst380          ; ChaveDo    ; ChaveDo   ; 0            ;
; Clock Setup: 'ClockFPGA'     ; N/A                                      ; None          ; 34.13 MHz ( period = 29.296 ns )               ; inst380      ; inst389          ; ClockFPGA  ; ClockFPGA ; 0            ;
; Clock Setup: 'ChaveRe'       ; N/A                                      ; None          ; 34.78 MHz ( period = 28.752 ns )               ; inst376      ; inst380          ; ChaveRe    ; ChaveRe   ; 0            ;
; Clock Setup: 'ChaveFa'       ; N/A                                      ; None          ; 34.95 MHz ( period = 28.609 ns )               ; inst376      ; inst380          ; ChaveFa    ; ChaveFa   ; 0            ;
; Clock Setup: 'ChaveMi'       ; N/A                                      ; None          ; 35.93 MHz ( period = 27.831 ns )               ; inst376      ; inst380          ; ChaveMi    ; ChaveMi   ; 0            ;
; Clock Setup: 'cancela_'      ; N/A                                      ; None          ; 50.00 MHz ( period = 20.000 ns )               ; inst376      ; inst380          ; cancela_   ; cancela_  ; 0            ;
; Clock Setup: 'reseta_'       ; N/A                                      ; None          ; 56.93 MHz ( period = 17.564 ns )               ; inst8        ; 74373:inst157|18 ; reseta_    ; reseta_   ; 0            ;
; Clock Setup: 'proximo_'      ; N/A                                      ; None          ; 65.41 MHz ( period = 15.289 ns )               ; inst376      ; inst380          ; proximo_   ; proximo_  ; 0            ;
; Clock Setup: 'anterior_'     ; N/A                                      ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst292      ; inst292          ; anterior_  ; anterior_ ; 0            ;
; Clock Hold: 'confirma_'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst372      ; inst376          ; confirma_  ; confirma_ ; 79           ;
; Clock Hold: 'ChaveDo'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst372      ; inst376          ; ChaveDo    ; ChaveDo   ; 11           ;
; Clock Hold: 'cancela_'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst372      ; inst376          ; cancela_   ; cancela_  ; 20           ;
; Clock Hold: 'ChaveRe'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst372      ; inst376          ; ChaveRe    ; ChaveRe   ; 14           ;
; Clock Hold: 'ChaveFa'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst372      ; inst376          ; ChaveFa    ; ChaveFa   ; 11           ;
; Clock Hold: 'ClockFPGA'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst376      ; inst380          ; ClockFPGA  ; ClockFPGA ; 690          ;
; Clock Hold: 'ChaveMi'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst372      ; inst376          ; ChaveMi    ; ChaveMi   ; 13           ;
; Clock Hold: 'reseta_'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst372      ; inst376          ; reseta_    ; reseta_   ; 38           ;
; Clock Hold: 'proximo_'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst372      ; inst376          ; proximo_   ; proximo_  ; 114          ;
; Total number of failed paths ;                                          ;               ;                                                ;              ;                  ;            ;           ; 990          ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------+------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; ClockFPGA       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; confirma_       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reseta_         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ChaveRe         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ChaveFa         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ChaveDo         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ChaveMi         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cancela_        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; proximo_        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; anterior_       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; chavemestre_    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ClockFPGA'                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From    ; To               ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.13 MHz ( period = 29.296 ns )                    ; inst380 ; inst389          ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 0.902 ns                ;
; N/A                                     ; 34.31 MHz ( period = 29.143 ns )                    ; inst376 ; inst380          ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 1.447 ns                ;
; N/A                                     ; 35.06 MHz ( period = 28.525 ns )                    ; inst372 ; inst376          ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 0.907 ns                ;
; N/A                                     ; 52.09 MHz ( period = 19.197 ns )                    ; inst347 ; inst354          ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 53.53 MHz ( period = 18.680 ns )                    ; inst196 ; inst344          ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 0.652 ns                ;
; N/A                                     ; 54.16 MHz ( period = 18.464 ns )                    ; inst71  ; 74373:inst171|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 8.184 ns                ;
; N/A                                     ; 56.91 MHz ( period = 17.573 ns )                    ; inst344 ; inst347          ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 0.903 ns                ;
; N/A                                     ; 57.41 MHz ( period = 17.420 ns )                    ; inst71  ; 74373:inst183|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 58.14 MHz ( period = 17.200 ns )                    ; inst72  ; 74373:inst187|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.577 ns                ;
; N/A                                     ; 58.36 MHz ( period = 17.134 ns )                    ; inst71  ; 74373:inst157|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 8.207 ns                ;
; N/A                                     ; 58.49 MHz ( period = 17.098 ns )                    ; inst71  ; 74373:inst183|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.389 ns                ;
; N/A                                     ; 59.28 MHz ( period = 16.868 ns )                    ; inst71  ; 74373:inst183|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.583 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.688 ns )                    ; inst71  ; 74373:inst192|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.045 ns                ;
; N/A                                     ; 59.93 MHz ( period = 16.686 ns )                    ; inst71  ; 74373:inst183|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.919 ns                ;
; N/A                                     ; 60.15 MHz ( period = 16.624 ns )                    ; inst71  ; 74373:inst157|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.863 ns                ;
; N/A                                     ; 60.66 MHz ( period = 16.484 ns )                    ; inst27  ; 74373:inst192|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.414 ns                ;
; N/A                                     ; 60.79 MHz ( period = 16.450 ns )                    ; inst69  ; 74373:inst187|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.940 ns                ;
; N/A                                     ; 61.04 MHz ( period = 16.382 ns )                    ; inst71  ; 74373:inst192|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.217 ns                ;
; N/A                                     ; 61.10 MHz ( period = 16.366 ns )                    ; inst69  ; 74373:inst192|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.541 ns                ;
; N/A                                     ; 61.50 MHz ( period = 16.260 ns )                    ; inst69  ; 74373:inst187|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.159 ns                ;
; N/A                                     ; 61.60 MHz ( period = 16.234 ns )                    ; inst71  ; 74373:inst183|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 62.28 MHz ( period = 16.056 ns )                    ; inst69  ; 74373:inst183|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.495 ns                ;
; N/A                                     ; 62.33 MHz ( period = 16.044 ns )                    ; inst71  ; 74373:inst158|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 8.046 ns                ;
; N/A                                     ; 62.41 MHz ( period = 16.024 ns )                    ; inst71  ; 74373:inst157|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.560 ns                ;
; N/A                                     ; 62.55 MHz ( period = 15.986 ns )                    ; inst71  ; 74373:inst192|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 62.66 MHz ( period = 15.960 ns )                    ; inst49  ; 74373:inst171|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.660 ns                ;
; N/A                                     ; 62.95 MHz ( period = 15.886 ns )                    ; inst71  ; 74373:inst158|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 8.008 ns                ;
; N/A                                     ; 63.55 MHz ( period = 15.736 ns )                    ; inst71  ; 74373:inst180|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.471 ns                ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; inst72  ; 74373:inst183|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.990 ns                ;
; N/A                                     ; 63.94 MHz ( period = 15.640 ns )                    ; inst27  ; 74373:inst171|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.918 ns                ;
; N/A                                     ; 63.99 MHz ( period = 15.628 ns )                    ; inst25  ; 74373:inst187|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 64.18 MHz ( period = 15.582 ns )                    ; inst71  ; 74373:inst192|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.746 ns                ;
; N/A                                     ; 64.28 MHz ( period = 15.556 ns )                    ; inst71  ; 74373:inst180|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.869 ns                ;
; N/A                                     ; 64.33 MHz ( period = 15.544 ns )                    ; inst25  ; 74373:inst192|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.638 ns                ;
; N/A                                     ; 64.64 MHz ( period = 15.470 ns )                    ; inst71  ; 74373:inst158|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.760 ns                ;
; N/A                                     ; 64.68 MHz ( period = 15.460 ns )                    ; inst71  ; 74373:inst157|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 8.133 ns                ;
; N/A                                     ; 64.78 MHz ( period = 15.438 ns )                    ; inst25  ; 74373:inst187|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.256 ns                ;
; N/A                                     ; 65.06 MHz ( period = 15.370 ns )                    ; inst47  ; 74373:inst187|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.462 ns                ;
; N/A                                     ; 65.35 MHz ( period = 15.302 ns )                    ; inst69  ; 74373:inst183|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.823 ns                ;
; N/A                                     ; 65.42 MHz ( period = 15.286 ns )                    ; inst47  ; 74373:inst192|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.063 ns                ;
; N/A                                     ; 65.54 MHz ( period = 15.258 ns )                    ; inst71  ; 74373:inst157|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 8.175 ns                ;
; N/A                                     ; 65.64 MHz ( period = 15.234 ns )                    ; inst25  ; 74373:inst183|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.592 ns                ;
; N/A                                     ; 65.78 MHz ( period = 15.202 ns )                    ; inst69  ; 74373:inst183|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 65.88 MHz ( period = 15.180 ns )                    ; inst47  ; 74373:inst187|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.681 ns                ;
; N/A                                     ; 65.93 MHz ( period = 15.168 ns )                    ; inst71  ; 74373:inst180|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.656 ns                ;
; N/A                                     ; 66.23 MHz ( period = 15.098 ns )                    ; inst27  ; 74373:inst187|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.078 ns                ;
; N/A                                     ; 66.38 MHz ( period = 15.064 ns )                    ; inst27  ; 74373:inst157|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; inst71  ; 74373:inst142|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.870 ns                ;
; N/A                                     ; 66.50 MHz ( period = 15.038 ns )                    ; inst70  ; 74373:inst192|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.124 ns                ;
; N/A                                     ; 66.52 MHz ( period = 15.032 ns )                    ; inst71  ; 74373:inst157|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.928 ns                ;
; N/A                                     ; 66.74 MHz ( period = 14.984 ns )                    ; inst72  ; 74373:inst183|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.575 ns                ;
; N/A                                     ; 66.77 MHz ( period = 14.976 ns )                    ; inst47  ; 74373:inst183|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.017 ns                ;
; N/A                                     ; 67.02 MHz ( period = 14.920 ns )                    ; inst71  ; 74373:inst158|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 8.133 ns                ;
; N/A                                     ; 67.04 MHz ( period = 14.916 ns )                    ; inst49  ; 74373:inst183|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 67.14 MHz ( period = 14.894 ns )                    ; inst27  ; 74373:inst192|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.697 ns                ;
; N/A                                     ; 67.16 MHz ( period = 14.890 ns )                    ; inst69  ; 74373:inst183|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 67.24 MHz ( period = 14.872 ns )                    ; inst71  ; 74373:inst157|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.628 ns                ;
; N/A                                     ; 67.28 MHz ( period = 14.864 ns )                    ; inst27  ; 74373:inst192|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.533 ns                ;
; N/A                                     ; 67.39 MHz ( period = 14.838 ns )                    ; inst72  ; 74373:inst157|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.653 ns                ;
; N/A                                     ; 67.40 MHz ( period = 14.836 ns )                    ; inst71  ; 74373:inst158|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.611 ns                ;
; N/A                                     ; 67.51 MHz ( period = 14.812 ns )                    ; inst71  ; 74373:inst142|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 8.375 ns                ;
; N/A                                     ; 67.51 MHz ( period = 14.812 ns )                    ; inst71  ; 74373:inst158|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 67.91 MHz ( period = 14.726 ns )                    ; inst27  ; 74373:inst187|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 68.02 MHz ( period = 14.702 ns )                    ; inst71  ; 74373:inst192|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.455 ns                ;
; N/A                                     ; 68.04 MHz ( period = 14.698 ns )                    ; inst69  ; 74373:inst183|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.830 ns                ;
; N/A                                     ; 68.07 MHz ( period = 14.690 ns )                    ; inst69  ; 74373:inst183|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 68.25 MHz ( period = 14.652 ns )                    ; inst71  ; 74373:inst171|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.767 ns                ;
; N/A                                     ; 68.35 MHz ( period = 14.630 ns )                    ; inst49  ; 74373:inst157|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.683 ns                ;
; N/A                                     ; 68.52 MHz ( period = 14.594 ns )                    ; inst49  ; 74373:inst183|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 68.63 MHz ( period = 14.570 ns )                    ; inst71  ; 74373:inst142|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.761 ns                ;
; N/A                                     ; 68.73 MHz ( period = 14.550 ns )                    ; inst69  ; 74373:inst187|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 69.06 MHz ( period = 14.480 ns )                    ; inst69  ; 74373:inst187|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 69.06 MHz ( period = 14.480 ns )                    ; inst25  ; 74373:inst183|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; 69.30 MHz ( period = 14.430 ns )                    ; inst71  ; 74373:inst180|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 69.45 MHz ( period = 14.398 ns )                    ; inst69  ; 74373:inst192|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 69.54 MHz ( period = 14.380 ns )                    ; inst25  ; 74373:inst183|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.519 ns                ;
; N/A                                     ; 69.55 MHz ( period = 14.378 ns )                    ; inst71  ; 74373:inst180|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.170 ns                ;
; N/A                                     ; 69.55 MHz ( period = 14.378 ns )                    ; inst71  ; 74373:inst183|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.324 ns                ;
; N/A                                     ; 69.60 MHz ( period = 14.368 ns )                    ; inst27  ; 74373:inst180|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 69.62 MHz ( period = 14.364 ns )                    ; inst49  ; 74373:inst183|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 69.78 MHz ( period = 14.330 ns )                    ; inst27  ; 74373:inst192|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.845 ns                ;
; N/A                                     ; 69.79 MHz ( period = 14.328 ns )                    ; inst72  ; 74373:inst157|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.309 ns                ;
; N/A                                     ; 70.13 MHz ( period = 14.260 ns )                    ; inst71  ; 74373:inst142|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.361 ns                ;
; N/A                                     ; 70.26 MHz ( period = 14.232 ns )                    ; inst27  ; 74373:inst157|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.674 ns                ;
; N/A                                     ; 70.31 MHz ( period = 14.222 ns )                    ; inst47  ; 74373:inst183|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 70.38 MHz ( period = 14.208 ns )                    ; inst48  ; 74373:inst192|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 70.45 MHz ( period = 14.194 ns )                    ; inst70  ; 74373:inst171|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.628 ns                ;
; N/A                                     ; 70.50 MHz ( period = 14.184 ns )                    ; inst49  ; 74373:inst192|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.521 ns                ;
; N/A                                     ; 70.51 MHz ( period = 14.182 ns )                    ; inst49  ; 74373:inst183|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 70.55 MHz ( period = 14.174 ns )                    ; inst71  ; 74373:inst158|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 70.57 MHz ( period = 14.170 ns )                    ; inst69  ; 74373:inst187|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 70.81 MHz ( period = 14.122 ns )                    ; inst47  ; 74373:inst183|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 70.82 MHz ( period = 14.120 ns )                    ; inst49  ; 74373:inst157|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.339 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; inst69  ; 74373:inst192|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.813 ns                ;
; N/A                                     ; 71.08 MHz ( period = 14.068 ns )                    ; inst25  ; 74373:inst183|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.450 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; inst27  ; 74373:inst158|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.357 ns                ;
; N/A                                     ; 71.55 MHz ( period = 13.976 ns )                    ; inst69  ; 74373:inst192|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.854 ns                ;
; N/A                                     ; 71.55 MHz ( period = 13.976 ns )                    ; inst71  ; 74373:inst183|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.477 ns                ;
; N/A                                     ; 71.67 MHz ( period = 13.952 ns )                    ; inst72  ; 74373:inst187|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.261 ns                ;
; N/A                                     ; 72.03 MHz ( period = 13.884 ns )                    ; inst69  ; 74373:inst187|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.374 ns                ;
; N/A                                     ; 72.06 MHz ( period = 13.878 ns )                    ; inst49  ; 74373:inst192|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; 72.07 MHz ( period = 13.876 ns )                    ; inst25  ; 74373:inst183|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 72.11 MHz ( period = 13.868 ns )                    ; inst25  ; 74373:inst183|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 72.13 MHz ( period = 13.864 ns )                    ; inst27  ; 74373:inst192|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.779 ns                ;
; N/A                                     ; 72.26 MHz ( period = 13.838 ns )                    ; inst71  ; 74373:inst180|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.691 ns                ;
; N/A                                     ; 72.37 MHz ( period = 13.818 ns )                    ; inst69  ; 74373:inst183|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 72.38 MHz ( period = 13.816 ns )                    ; inst27  ; 74373:inst158|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 72.39 MHz ( period = 13.814 ns )                    ; inst27  ; 74373:inst187|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.646 ns                ;
; N/A                                     ; 72.41 MHz ( period = 13.810 ns )                    ; inst47  ; 74373:inst183|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 72.53 MHz ( period = 13.788 ns )                    ; inst27  ; 74373:inst157|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.591 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; inst72  ; 74373:inst158|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.492 ns                ;
; N/A                                     ; 72.83 MHz ( period = 13.730 ns )                    ; inst49  ; 74373:inst183|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.584 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; inst72  ; 74373:inst157|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 72.84 MHz ( period = 13.728 ns )                    ; inst25  ; 74373:inst187|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 72.90 MHz ( period = 13.718 ns )                    ; inst27  ; 74373:inst192|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 73.01 MHz ( period = 13.696 ns )                    ; inst27  ; 74373:inst180|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.597 ns                ;
; N/A                                     ; 73.22 MHz ( period = 13.658 ns )                    ; inst25  ; 74373:inst187|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.262 ns                ;
; N/A                                     ; 73.25 MHz ( period = 13.652 ns )                    ; inst70  ; 74373:inst187|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 73.43 MHz ( period = 13.618 ns )                    ; inst70  ; 74373:inst157|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 73.43 MHz ( period = 13.618 ns )                    ; inst47  ; 74373:inst183|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 73.48 MHz ( period = 13.610 ns )                    ; inst47  ; 74373:inst183|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 73.58 MHz ( period = 13.590 ns )                    ; inst72  ; 74373:inst158|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.454 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; inst25  ; 74373:inst192|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; inst69  ; 74373:inst192|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 73.86 MHz ( period = 13.540 ns )                    ; inst49  ; 74373:inst158|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 73.96 MHz ( period = 13.520 ns )                    ; inst49  ; 74373:inst157|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; inst27  ; 74373:inst171|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.003 ns                ;
; N/A                                     ; 74.17 MHz ( period = 13.482 ns )                    ; inst49  ; 74373:inst192|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 74.23 MHz ( period = 13.472 ns )                    ; inst27  ; 74373:inst187|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 74.24 MHz ( period = 13.470 ns )                    ; inst47  ; 74373:inst187|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 74.36 MHz ( period = 13.448 ns )                    ; inst70  ; 74373:inst192|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 74.40 MHz ( period = 13.440 ns )                    ; inst72  ; 74373:inst180|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.917 ns                ;
; N/A                                     ; 74.52 MHz ( period = 13.420 ns )                    ; inst27  ; 74373:inst157|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.259 ns                ;
; N/A                                     ; 74.53 MHz ( period = 13.418 ns )                    ; inst70  ; 74373:inst192|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.243 ns                ;
; N/A                                     ; 74.63 MHz ( period = 13.400 ns )                    ; inst71  ; 74373:inst192|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; 74.63 MHz ( period = 13.400 ns )                    ; inst47  ; 74373:inst187|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 74.64 MHz ( period = 13.398 ns )                    ; inst71  ; 74373:inst171|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 74.73 MHz ( period = 13.382 ns )                    ; inst49  ; 74373:inst158|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 74.79 MHz ( period = 13.370 ns )                    ; inst69  ; 74373:inst192|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 74.83 MHz ( period = 13.364 ns )                    ; inst48  ; 74373:inst171|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.362 ns                ;
; N/A                                     ; 74.92 MHz ( period = 13.348 ns )                    ; inst27  ; 74373:inst157|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.366 ns                ;
; N/A                                     ; 74.92 MHz ( period = 13.348 ns )                    ; inst25  ; 74373:inst187|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; 75.09 MHz ( period = 13.318 ns )                    ; inst47  ; 74373:inst192|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.754 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; inst69  ; 74373:inst192|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 3.808 ns                ;
; N/A                                     ; 75.30 MHz ( period = 13.280 ns )                    ; inst70  ; 74373:inst187|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 75.31 MHz ( period = 13.278 ns )                    ; inst25  ; 74373:inst192|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.910 ns                ;
; N/A                                     ; 75.41 MHz ( period = 13.260 ns )                    ; inst72  ; 74373:inst180|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 75.57 MHz ( period = 13.232 ns )                    ; inst49  ; 74373:inst180|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 75.71 MHz ( period = 13.208 ns )                    ; inst27  ; 74373:inst158|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.774 ns                ;
; N/A                                     ; 75.83 MHz ( period = 13.188 ns )                    ; inst27  ; 74373:inst157|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.288 ns                ;
; N/A                                     ; 75.91 MHz ( period = 13.174 ns )                    ; inst72  ; 74373:inst158|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.206 ns                ;
; N/A                                     ; 75.96 MHz ( period = 13.164 ns )                    ; inst72  ; 74373:inst157|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.579 ns                ;
; N/A                                     ; 76.02 MHz ( period = 13.154 ns )                    ; inst25  ; 74373:inst192|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.951 ns                ;
; N/A                                     ; 76.39 MHz ( period = 13.090 ns )                    ; inst47  ; 74373:inst187|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.630 ns                ;
; N/A                                     ; 76.46 MHz ( period = 13.078 ns )                    ; inst49  ; 74373:inst192|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.222 ns                ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; inst25  ; 74373:inst187|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 76.62 MHz ( period = 13.052 ns )                    ; inst49  ; 74373:inst180|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.345 ns                ;
; N/A                                     ; 76.80 MHz ( period = 13.020 ns )                    ; inst47  ; 74373:inst192|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.335 ns                ;
; N/A                                     ; 76.80 MHz ( period = 13.020 ns )                    ; inst27  ; 74373:inst187|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.353 ns                ;
; N/A                                     ; 76.83 MHz ( period = 13.016 ns )                    ; inst72  ; 74373:inst187|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.799 ns                ;
; N/A                                     ; 76.88 MHz ( period = 13.008 ns )                    ; inst71  ; 74373:inst142|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.692 ns                ;
; N/A                                     ; 76.95 MHz ( period = 12.996 ns )                    ; inst25  ; 74373:inst183|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 76.95 MHz ( period = 12.996 ns )                    ; inst27  ; 74373:inst171|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.085 ns                ;
; N/A                                     ; 76.97 MHz ( period = 12.992 ns )                    ; inst72  ; 74373:inst183|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.081 ns                ;
; N/A                                     ; 77.12 MHz ( period = 12.966 ns )                    ; inst49  ; 74373:inst158|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.236 ns                ;
; N/A                                     ; 77.15 MHz ( period = 12.962 ns )                    ; inst72  ; 74373:inst157|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.621 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; inst71  ; 74373:inst142|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.613 ns                ;
; N/A                                     ; 77.18 MHz ( period = 12.956 ns )                    ; inst49  ; 74373:inst157|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.609 ns                ;
; N/A                                     ; 77.39 MHz ( period = 12.922 ns )                    ; inst70  ; 74373:inst180|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.112 ns                ;
; N/A                                     ; 77.54 MHz ( period = 12.896 ns )                    ; inst47  ; 74373:inst192|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.376 ns                ;
; N/A                                     ; 77.62 MHz ( period = 12.884 ns )                    ; inst70  ; 74373:inst192|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.555 ns                ;
; N/A                                     ; 77.64 MHz ( period = 12.880 ns )                    ; inst27  ; 74373:inst158|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.259 ns                ;
; N/A                                     ; 77.69 MHz ( period = 12.872 ns )                    ; inst72  ; 74373:inst180|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 77.88 MHz ( period = 12.840 ns )                    ; inst27  ; 74373:inst192|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 77.99 MHz ( period = 12.822 ns )                    ; inst48  ; 74373:inst187|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 78.05 MHz ( period = 12.812 ns )                    ; inst72  ; 74373:inst183|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 78.10 MHz ( period = 12.804 ns )                    ; inst47  ; 74373:inst187|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.896 ns                ;
; N/A                                     ; 78.20 MHz ( period = 12.788 ns )                    ; inst48  ; 74373:inst157|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.762 ns                ;
; N/A                                     ; 78.21 MHz ( period = 12.786 ns )                    ; inst70  ; 74373:inst157|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.384 ns                ;
; N/A                                     ; 78.21 MHz ( period = 12.786 ns )                    ; inst69  ; 74373:inst157|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.365 ns                ;
; N/A                                     ; 78.37 MHz ( period = 12.760 ns )                    ; inst72  ; 74373:inst142|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 78.41 MHz ( period = 12.754 ns )                    ; inst49  ; 74373:inst157|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.651 ns                ;
; N/A                                     ; 78.48 MHz ( period = 12.742 ns )                    ; inst27  ; 74373:inst142|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 78.51 MHz ( period = 12.738 ns )                    ; inst47  ; 74373:inst183|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.754 ns                ;
; N/A                                     ; 78.52 MHz ( period = 12.736 ns )                    ; inst72  ; 74373:inst157|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.374 ns                ;
; N/A                                     ; 78.55 MHz ( period = 12.730 ns )                    ; inst25  ; 74373:inst192|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 78.58 MHz ( period = 12.726 ns )                    ; inst71  ; 74373:inst192|18 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.794 ns                ;
; N/A                                     ; 78.62 MHz ( period = 12.720 ns )                    ; inst27  ; 74373:inst180|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.597 ns                ;
; N/A                                     ; 78.96 MHz ( period = 12.664 ns )                    ; inst49  ; 74373:inst180|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.132 ns                ;
; N/A                                     ; 79.15 MHz ( period = 12.634 ns )                    ; inst27  ; 74373:inst158|16 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 79.21 MHz ( period = 12.624 ns )                    ; inst72  ; 74373:inst158|13 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.579 ns                ;
; N/A                                     ; 79.25 MHz ( period = 12.618 ns )                    ; inst48  ; 74373:inst192|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.141 ns                ;
; N/A                                     ; 79.31 MHz ( period = 12.608 ns )                    ; inst27  ; 74373:inst171|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 5.530 ns                ;
; N/A                                     ; 79.39 MHz ( period = 12.596 ns )                    ; inst69  ; 74373:inst187|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 79.43 MHz ( period = 12.590 ns )                    ; inst70  ; 74373:inst158|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.067 ns                ;
; N/A                                     ; 79.44 MHz ( period = 12.588 ns )                    ; inst48  ; 74373:inst192|14 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 79.52 MHz ( period = 12.576 ns )                    ; inst72  ; 74373:inst157|12 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 79.67 MHz ( period = 12.552 ns )                    ; inst49  ; 74373:inst142|15 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; inst25  ; 74373:inst192|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 79.74 MHz ( period = 12.540 ns )                    ; inst72  ; 74373:inst158|17 ; ClockFPGA  ; ClockFPGA ; None                        ; None                      ; 6.057 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;         ;                  ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'confirma_'                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From             ; To               ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 27.14 MHz ( period = 36.842 ns )                    ; inst376          ; inst380          ; confirma_  ; confirma_ ; None                        ; None                      ; 1.447 ns                ;
; N/A                                     ; 28.66 MHz ( period = 34.891 ns )                    ; inst380          ; inst389          ; confirma_  ; confirma_ ; None                        ; None                      ; 0.902 ns                ;
; N/A                                     ; 29.57 MHz ( period = 33.815 ns )                    ; inst372          ; inst376          ; confirma_  ; confirma_ ; None                        ; None                      ; 0.907 ns                ;
; N/A                                     ; 36.45 MHz ( period = 27.433 ns )                    ; inst344          ; inst347          ; confirma_  ; confirma_ ; None                        ; None                      ; 0.903 ns                ;
; N/A                                     ; 40.30 MHz ( period = 24.811 ns )                    ; inst347          ; inst354          ; confirma_  ; confirma_ ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 40.47 MHz ( period = 24.712 ns )                    ; inst196          ; inst344          ; confirma_  ; confirma_ ; None                        ; None                      ; 0.652 ns                ;
; N/A                                     ; 44.04 MHz ( period = 22.706 ns )                    ; 74373:inst180|13 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 4.030 ns                ;
; N/A                                     ; 44.33 MHz ( period = 22.558 ns )                    ; 74373:inst142|15 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 45.68 MHz ( period = 21.890 ns )                    ; 74373:inst142|14 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 2.373 ns                ;
; N/A                                     ; 46.86 MHz ( period = 21.342 ns )                    ; 74373:inst180|16 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 46.87 MHz ( period = 21.336 ns )                    ; 74373:inst142|12 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; 47.59 MHz ( period = 21.014 ns )                    ; 74373:inst142|18 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 47.85 MHz ( period = 20.898 ns )                    ; 74373:inst180|17 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 2.841 ns                ;
; N/A                                     ; 47.88 MHz ( period = 20.884 ns )                    ; 74373:inst158|14 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 48.26 MHz ( period = 20.722 ns )                    ; 74373:inst180|18 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; 48.40 MHz ( period = 20.662 ns )                    ; 74373:inst142|17 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 1.857 ns                ;
; N/A                                     ; 48.43 MHz ( period = 20.650 ns )                    ; 74373:inst180|14 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; 48.62 MHz ( period = 20.568 ns )                    ; 74373:inst142|13 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 2.884 ns                ;
; N/A                                     ; 48.62 MHz ( period = 20.566 ns )                    ; 74373:inst142|16 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 2.636 ns                ;
; N/A                                     ; 48.94 MHz ( period = 20.434 ns )                    ; 74373:inst158|16 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 49.09 MHz ( period = 20.372 ns )                    ; 74373:inst180|15 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; 49.22 MHz ( period = 20.318 ns )                    ; 74373:inst158|17 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; 49.68 MHz ( period = 20.130 ns )                    ; 74373:inst158|13 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 3.916 ns                ;
; N/A                                     ; 49.98 MHz ( period = 20.010 ns )                    ; 74373:inst157|13 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 4.092 ns                ;
; N/A                                     ; 50.10 MHz ( period = 19.960 ns )                    ; 74373:inst157|15 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 4.438 ns                ;
; N/A                                     ; 50.23 MHz ( period = 19.908 ns )                    ; 74373:inst158|18 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 3.803 ns                ;
; N/A                                     ; 50.44 MHz ( period = 19.824 ns )                    ; 74373:inst180|12 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 1.795 ns                ;
; N/A                                     ; 50.87 MHz ( period = 19.658 ns )                    ; 74373:inst157|16 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 51.29 MHz ( period = 19.496 ns )                    ; 74373:inst158|15 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 4.096 ns                ;
; N/A                                     ; 51.45 MHz ( period = 19.436 ns )                    ; 74373:inst157|17 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 3.808 ns                ;
; N/A                                     ; 52.07 MHz ( period = 19.204 ns )                    ; 74373:inst158|12 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 52.46 MHz ( period = 19.062 ns )                    ; 74373:inst157|14 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 52.54 MHz ( period = 19.034 ns )                    ; 74373:inst157|18 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 3.604 ns                ;
; N/A                                     ; 53.20 MHz ( period = 18.796 ns )                    ; 74373:inst157|12 ; inst172          ; confirma_  ; confirma_ ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 60.05 MHz ( period = 16.654 ns )                    ; inst8            ; 74373:inst180|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 62.70 MHz ( period = 15.948 ns )                    ; inst8            ; 74373:inst180|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 62.89 MHz ( period = 15.900 ns )                    ; inst8            ; 74373:inst180|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 63.02 MHz ( period = 15.869 ns )                    ; inst184          ; inst190          ; confirma_  ; confirma_ ; None                        ; None                      ; 0.657 ns                ;
; N/A                                     ; 64.73 MHz ( period = 15.448 ns )                    ; inst8            ; 74373:inst142|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 65.38 MHz ( period = 15.296 ns )                    ; inst8            ; 74373:inst180|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.925 ns                ;
; N/A                                     ; 65.77 MHz ( period = 15.204 ns )                    ; inst8            ; 74373:inst142|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.076 ns                ;
; N/A                                     ; 65.88 MHz ( period = 15.178 ns )                    ; inst8            ; 74373:inst142|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.325 ns                ;
; N/A                                     ; 66.84 MHz ( period = 14.962 ns )                    ; inst8            ; 74373:inst142|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.462 ns                ;
; N/A                                     ; 67.47 MHz ( period = 14.822 ns )                    ; inst8            ; 74373:inst180|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; inst8            ; 74373:inst180|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.871 ns                ;
; N/A                                     ; 69.11 MHz ( period = 14.470 ns )                    ; inst190          ; inst194          ; confirma_  ; confirma_ ; None                        ; None                      ; 1.326 ns                ;
; N/A                                     ; 69.13 MHz ( period = 14.466 ns )                    ; inst8            ; 74373:inst142|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.926 ns                ;
; N/A                                     ; 73.04 MHz ( period = 13.692 ns )                    ; inst8            ; 74373:inst142|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 73.76 MHz ( period = 13.558 ns )                    ; inst8            ; 74373:inst142|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.190 ns                ;
; N/A                                     ; 77.24 MHz ( period = 12.946 ns )                    ; inst8            ; 74373:inst180|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.744 ns                ;
; N/A                                     ; 82.96 MHz ( period = 12.054 ns )                    ; inst8            ; 74373:inst183|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 88.50 MHz ( period = 11.300 ns )                    ; inst8            ; 74373:inst183|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; inst8            ; 74373:inst183|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.965 ns                ;
; N/A                                     ; 91.84 MHz ( period = 10.888 ns )                    ; inst8            ; 74373:inst183|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 92.99 MHz ( period = 10.754 ns )                    ; 74373:inst100|16 ; 74373:inst171|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.685 ns                ;
; N/A                                     ; 93.49 MHz ( period = 10.696 ns )                    ; inst8            ; 74373:inst183|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.373 ns                ;
; N/A                                     ; 93.56 MHz ( period = 10.688 ns )                    ; inst8            ; 74373:inst183|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.630 ns                ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; 74373:inst109|16 ; 74373:inst171|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.840 ns                ;
; N/A                                     ; 99.49 MHz ( period = 10.051 ns )                    ; 74373:inst109|12 ; 74373:inst171|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; 101.87 MHz ( period = 9.816 ns )                    ; inst8            ; 74373:inst183|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.775 ns                ;
; N/A                                     ; 102.26 MHz ( period = 9.779 ns )                    ; 74373:inst100|12 ; 74373:inst171|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.908 ns                ;
; N/A                                     ; 105.35 MHz ( period = 9.492 ns )                    ; 74373:inst91|18  ; 74373:inst142|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.322 ns                ;
; N/A                                     ; 105.92 MHz ( period = 9.441 ns )                    ; 74373:inst109|17 ; 74373:inst180|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.040 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; 74373:inst91|16  ; 74373:inst171|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 107.52 MHz ( period = 9.301 ns )                    ; 74373:inst91|18  ; 74373:inst180|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.209 ns                ;
; N/A                                     ; 107.90 MHz ( period = 9.268 ns )                    ; 74373:inst91|18  ; 74373:inst171|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 110.01 MHz ( period = 9.090 ns )                    ; 74373:inst109|13 ; 74373:inst180|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.384 ns                ;
; N/A                                     ; 110.84 MHz ( period = 9.022 ns )                    ; 74373:inst109|15 ; 74373:inst180|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 111.78 MHz ( period = 8.946 ns )                    ; 74373:inst91|13  ; 74373:inst180|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 111.88 MHz ( period = 8.938 ns )                    ; 74373:inst109|12 ; 74373:inst180|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 112.20 MHz ( period = 8.913 ns )                    ; 74373:inst91|12  ; 74373:inst180|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; 74373:inst100|15 ; 74373:inst180|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 112.75 MHz ( period = 8.869 ns )                    ; 74373:inst100|13 ; 74373:inst180|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 113.20 MHz ( period = 8.834 ns )                    ; 74373:inst109|15 ; 74373:inst171|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; 113.84 MHz ( period = 8.784 ns )                    ; inst8            ; 74373:inst157|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 113.97 MHz ( period = 8.774 ns )                    ; 74373:inst109|14 ; 74373:inst171|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 114.00 MHz ( period = 8.772 ns )                    ; 74373:inst109|15 ; 74373:inst142|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 114.42 MHz ( period = 8.740 ns )                    ; 74373:inst109|13 ; 74373:inst171|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.872 ns                ;
; N/A                                     ; 115.05 MHz ( period = 8.692 ns )                    ; 74373:inst100|15 ; 74373:inst171|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; 115.26 MHz ( period = 8.676 ns )                    ; 74373:inst91|15  ; 74373:inst180|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 115.39 MHz ( period = 8.666 ns )                    ; 74373:inst100|12 ; 74373:inst180|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 115.53 MHz ( period = 8.656 ns )                    ; 74373:inst91|17  ; 74373:inst171|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.836 ns                ;
; N/A                                     ; 115.55 MHz ( period = 8.654 ns )                    ; 74373:inst91|12  ; 74373:inst171|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.670 ns                ;
; N/A                                     ; 115.87 MHz ( period = 8.630 ns )                    ; 74373:inst100|15 ; 74373:inst142|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.717 ns                ;
; N/A                                     ; 116.25 MHz ( period = 8.602 ns )                    ; 74373:inst100|16 ; 74373:inst142|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.057 ns                ;
; N/A                                     ; 116.81 MHz ( period = 8.561 ns )                    ; 74373:inst109|17 ; 74373:inst171|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 116.85 MHz ( period = 8.558 ns )                    ; 74373:inst100|17 ; 74373:inst180|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.871 ns                ;
; N/A                                     ; 117.33 MHz ( period = 8.523 ns )                    ; 74373:inst109|12 ; 74373:inst142|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.249 ns                ;
; N/A                                     ; 117.38 MHz ( period = 8.519 ns )                    ; 74373:inst100|13 ; 74373:inst171|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.201 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; 74373:inst100|16 ; 74373:inst180|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.466 ns                ;
; N/A                                     ; 117.67 MHz ( period = 8.498 ns )                    ; 74373:inst91|12  ; 74373:inst142|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 118.68 MHz ( period = 8.426 ns )                    ; 74373:inst91|15  ; 74373:inst142|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 118.84 MHz ( period = 8.415 ns )                    ; 74373:inst100|18 ; 74373:inst142|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.085 ns                ;
; N/A                                     ; 118.95 MHz ( period = 8.407 ns )                    ; 74373:inst91|16  ; 74373:inst142|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 119.03 MHz ( period = 8.401 ns )                    ; 74373:inst91|14  ; 74373:inst171|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 1.799 ns                ;
; N/A                                     ; 119.73 MHz ( period = 8.352 ns )                    ; 74373:inst109|13 ; 74373:inst142|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; 119.95 MHz ( period = 8.337 ns )                    ; 74373:inst109|17 ; 74373:inst142|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 120.28 MHz ( period = 8.314 ns )                    ; 74373:inst109|14 ; 74373:inst142|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.757 ns                ;
; N/A                                     ; 120.32 MHz ( period = 8.311 ns )                    ; 74373:inst91|16  ; 74373:inst180|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 120.64 MHz ( period = 8.289 ns )                    ; 74373:inst118|16 ; 74373:inst142|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.624 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; inst8            ; 74373:inst157|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.564 ns                ;
; N/A                                     ; 121.20 MHz ( period = 8.251 ns )                    ; 74373:inst100|12 ; 74373:inst142|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.461 ns                ;
; N/A                                     ; 121.60 MHz ( period = 8.224 ns )                    ; 74373:inst100|18 ; 74373:inst180|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 121.71 MHz ( period = 8.216 ns )                    ; 74373:inst118|15 ; 74373:inst180|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.208 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; 74373:inst91|13  ; 74373:inst142|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; 121.85 MHz ( period = 8.207 ns )                    ; inst14           ; 74373:inst171|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 122.06 MHz ( period = 8.193 ns )                    ; 74373:inst118|16 ; 74373:inst180|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.033 ns                ;
; N/A                                     ; 122.99 MHz ( period = 8.131 ns )                    ; 74373:inst100|13 ; 74373:inst142|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 123.24 MHz ( period = 8.114 ns )                    ; 74373:inst100|14 ; 74373:inst171|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 123.81 MHz ( period = 8.077 ns )                    ; 74373:inst91|14  ; 74373:inst142|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.831 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; 74373:inst109|16 ; 74373:inst142|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.212 ns                ;
; N/A                                     ; 124.77 MHz ( period = 8.015 ns )                    ; 74373:inst91|17  ; 74373:inst180|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 124.88 MHz ( period = 8.008 ns )                    ; 74373:inst109|14 ; 74373:inst180|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 125.53 MHz ( period = 7.966 ns )                    ; 74373:inst118|15 ; 74373:inst142|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.209 ns                ;
; N/A                                     ; 125.91 MHz ( period = 7.942 ns )                    ; 74373:inst109|16 ; 74373:inst180|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; 74373:inst109|18 ; 74373:inst142|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; inst8            ; 74373:inst157|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.323 ns                ;
; N/A                                     ; 128.49 MHz ( period = 7.783 ns )                    ; 74373:inst91|13  ; 74373:inst171|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.061 ns                ;
; N/A                                     ; 128.58 MHz ( period = 7.777 ns )                    ; 74373:inst118|13 ; 74373:inst180|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.241 ns                ;
; N/A                                     ; 128.68 MHz ( period = 7.771 ns )                    ; 74373:inst91|14  ; 74373:inst180|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.385 ns                ;
; N/A                                     ; 129.68 MHz ( period = 7.711 ns )                    ; 74373:inst91|16  ; 74373:inst183|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.636 ns                ;
; N/A                                     ; 129.97 MHz ( period = 7.694 ns )                    ; inst8            ; 74373:inst158|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 130.24 MHz ( period = 7.678 ns )                    ; 74373:inst100|17 ; 74373:inst171|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 130.31 MHz ( period = 7.674 ns )                    ; inst8            ; 74373:inst157|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.261 ns                ;
; N/A                                     ; 130.50 MHz ( period = 7.663 ns )                    ; 74373:inst109|18 ; 74373:inst180|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.212 ns                ;
; N/A                                     ; 130.65 MHz ( period = 7.654 ns )                    ; 74373:inst100|14 ; 74373:inst142|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.779 ns                ;
; N/A                                     ; 130.96 MHz ( period = 7.636 ns )                    ; inst8            ; 74373:inst157|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.097 ns                ;
; N/A                                     ; 131.79 MHz ( period = 7.588 ns )                    ; inst8            ; 74373:inst157|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.862 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; inst14           ; 74373:inst180|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 7.567 ns                ;
; N/A                                     ; 132.70 MHz ( period = 7.536 ns )                    ; inst8            ; 74373:inst158|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.709 ns                ;
; N/A                                     ; 132.84 MHz ( period = 7.528 ns )                    ; inst8            ; 74373:inst158|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; 74373:inst100|18 ; 74373:inst171|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.801 ns                ;
; N/A                                     ; 133.30 MHz ( period = 7.502 ns )                    ; 74373:inst118|12 ; 74373:inst171|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 134.16 MHz ( period = 7.454 ns )                    ; 74373:inst100|17 ; 74373:inst142|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 136.09 MHz ( period = 7.348 ns )                    ; 74373:inst100|14 ; 74373:inst180|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; 136.24 MHz ( period = 7.340 ns )                    ; 74373:inst118|12 ; 74373:inst180|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.214 ns                ;
; N/A                                     ; 138.22 MHz ( period = 7.235 ns )                    ; inst14           ; 74373:inst180|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 138.87 MHz ( period = 7.201 ns )                    ; 74373:inst118|17 ; 74373:inst180|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 140.11 MHz ( period = 7.137 ns )                    ; inst14           ; 74373:inst171|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 140.45 MHz ( period = 7.120 ns )                    ; inst8            ; 74373:inst158|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.461 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; inst8            ; 74373:inst158|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.097 ns                ;
; N/A                                     ; 142.07 MHz ( period = 7.039 ns )                    ; 74373:inst118|13 ; 74373:inst142|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.131 ns                ;
; N/A                                     ; 142.41 MHz ( period = 7.022 ns )                    ; inst8            ; 74373:inst157|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.799 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; 74373:inst118|17 ; 74373:inst171|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 143.70 MHz ( period = 6.959 ns )                    ; 74373:inst109|18 ; 74373:inst171|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; 144.40 MHz ( period = 6.925 ns )                    ; 74373:inst118|12 ; 74373:inst142|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 144.70 MHz ( period = 6.911 ns )                    ; 74373:inst91|17  ; 74373:inst142|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 145.24 MHz ( period = 6.885 ns )                    ; inst14           ; 74373:inst171|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.250 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; inst8            ; 74373:inst158|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.482 ns                ;
; N/A                                     ; 146.78 MHz ( period = 6.813 ns )                    ; 74373:inst118|14 ; 74373:inst171|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; 147.97 MHz ( period = 6.758 ns )                    ; inst14           ; 74373:inst142|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 7.651 ns                ;
; N/A                                     ; 148.21 MHz ( period = 6.747 ns )                    ; inst14           ; 74373:inst180|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 148.39 MHz ( period = 6.739 ns )                    ; 74373:inst91|14  ; 74373:inst183|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; inst8            ; 74373:inst158|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.295 ns                ;
; N/A                                     ; 149.45 MHz ( period = 6.691 ns )                    ; inst14           ; 74373:inst171|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 150.74 MHz ( period = 6.634 ns )                    ; 74373:inst118|16 ; 74373:inst171|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.445 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; inst14           ; 74373:inst180|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 7.538 ns                ;
; N/A                                     ; 153.63 MHz ( period = 6.509 ns )                    ; 74373:inst118|18 ; 74373:inst142|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; 153.92 MHz ( period = 6.497 ns )                    ; inst14           ; 74373:inst142|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.652 ns                ;
; N/A                                     ; 153.92 MHz ( period = 6.497 ns )                    ; inst14           ; 74373:inst142|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.763 ns                ;
; N/A                                     ; 154.63 MHz ( period = 6.467 ns )                    ; inst14           ; 74373:inst142|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 7.524 ns                ;
; N/A                                     ; 156.64 MHz ( period = 6.384 ns )                    ; 74373:inst109|14 ; 74373:inst183|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.868 ns                ;
; N/A                                     ; 158.28 MHz ( period = 6.318 ns )                    ; 74373:inst118|18 ; 74373:inst180|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.932 ns                ;
; N/A                                     ; 158.78 MHz ( period = 6.298 ns )                    ; 74373:inst91|15  ; 74373:inst171|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 0.592 ns                ;
; N/A                                     ; 159.18 MHz ( period = 6.282 ns )                    ; 74373:inst91|18  ; 74373:inst157|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; 74373:inst91|12  ; 74373:inst183|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; inst14           ; 74373:inst142|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.654 ns                ;
; N/A                                     ; 160.10 MHz ( period = 6.246 ns )                    ; 74373:inst91|13  ; 74373:inst183|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; 160.77 MHz ( period = 6.220 ns )                    ; 74373:inst118|14 ; 74373:inst142|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 161.19 MHz ( period = 6.204 ns )                    ; 74373:inst118|18 ; 74373:inst171|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 162.39 MHz ( period = 6.158 ns )                    ; inst14           ; 74373:inst180|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.063 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; 74373:inst118|17 ; 74373:inst142|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; 74373:inst118|13 ; 74373:inst171|13 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; 165.89 MHz ( period = 6.028 ns )                    ; inst14           ; 74373:inst171|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.502 ns                ;
; N/A                                     ; 166.00 MHz ( period = 6.024 ns )                    ; inst14           ; 74373:inst180|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.720 ns                ;
; N/A                                     ; 168.55 MHz ( period = 5.933 ns )                    ; inst14           ; 74373:inst171|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 169.09 MHz ( period = 5.914 ns )                    ; 74373:inst118|14 ; 74373:inst180|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 170.30 MHz ( period = 5.872 ns )                    ; 74373:inst91|18  ; 74373:inst183|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.239 ns                ;
; N/A                                     ; 170.56 MHz ( period = 5.863 ns )                    ; inst14           ; 74373:inst171|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 176.74 MHz ( period = 5.658 ns )                    ; 74373:inst91|18  ; 74373:inst158|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.955 ns                ;
; N/A                                     ; 178.28 MHz ( period = 5.609 ns )                    ; inst14           ; 74373:inst142|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; inst14           ; 74373:inst142|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 6.398 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; 74373:inst109|16 ; 74373:inst183|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 3.999 ns                ;
; N/A                                     ; 183.96 MHz ( period = 5.436 ns )                    ; 74373:inst109|14 ; 74373:inst157|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 189.61 MHz ( period = 5.274 ns )                    ; 74373:inst100|16 ; 74373:inst183|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.113 ns                ;
; N/A                                     ; 190.04 MHz ( period = 5.262 ns )                    ; inst14           ; 74373:inst180|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.952 ns                ;
; N/A                                     ; 192.12 MHz ( period = 5.205 ns )                    ; 74373:inst100|18 ; 74373:inst157|18 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 192.34 MHz ( period = 5.199 ns )                    ; 74373:inst91|14  ; 74373:inst157|14 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.86 MHz ( period = 5.185 ns )                    ; 74373:inst109|15 ; 74373:inst157|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.859 ns                ;
; N/A                                     ; 195.12 MHz ( period = 5.125 ns )                    ; 74373:inst91|15  ; 74373:inst183|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 2.802 ns                ;
; N/A                                     ; 196.70 MHz ( period = 5.084 ns )                    ; 74373:inst109|12 ; 74373:inst157|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; 74373:inst91|12  ; 74373:inst157|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; 74373:inst109|12 ; 74373:inst158|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.184 ns                ;
; N/A                                     ; 198.29 MHz ( period = 5.043 ns )                    ; 74373:inst100|15 ; 74373:inst157|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; inst194          ; inst198          ; confirma_  ; confirma_ ; None                        ; None                      ; 1.286 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; 74373:inst91|12  ; 74373:inst158|12 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.530 ns                ;
; N/A                                     ; 199.92 MHz ( period = 5.002 ns )                    ; 74373:inst109|17 ; 74373:inst157|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.312 ns                ;
; N/A                                     ; 201.69 MHz ( period = 4.958 ns )                    ; 74373:inst100|16 ; 74373:inst157|16 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; 74373:inst109|17 ; 74373:inst158|17 ; confirma_  ; confirma_ ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 204.29 MHz ( period = 4.895 ns )                    ; 74373:inst109|15 ; 74373:inst158|15 ; confirma_  ; confirma_ ; None                        ; None                      ; 5.042 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                  ;                  ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'reseta_'                                                                                                                                                            ;
+-------+----------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From    ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 56.93 MHz ( period = 17.564 ns ) ; inst8   ; 74373:inst157|18 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.908 ns                ;
; N/A   ; 58.45 MHz ( period = 17.108 ns ) ; inst8   ; 74373:inst180|13 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.435 ns                ;
; N/A   ; 58.64 MHz ( period = 17.054 ns ) ; inst8   ; 74373:inst157|15 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.564 ns                ;
; N/A   ; 60.31 MHz ( period = 16.582 ns ) ; inst8   ; 74373:inst157|14 ; reseta_    ; reseta_  ; None                        ; None                      ; 6.323 ns                ;
; N/A   ; 60.64 MHz ( period = 16.490 ns ) ; inst8   ; 74373:inst158|15 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.747 ns                ;
; N/A   ; 60.78 MHz ( period = 16.454 ns ) ; inst8   ; 74373:inst157|16 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.261 ns                ;
; N/A   ; 60.92 MHz ( period = 16.416 ns ) ; inst8   ; 74373:inst157|13 ; reseta_    ; reseta_  ; None                        ; None                      ; 6.097 ns                ;
; N/A   ; 60.97 MHz ( period = 16.402 ns ) ; inst8   ; 74373:inst180|15 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.570 ns                ;
; N/A   ; 61.09 MHz ( period = 16.368 ns ) ; inst8   ; 74373:inst157|12 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.862 ns                ;
; N/A   ; 61.15 MHz ( period = 16.354 ns ) ; inst8   ; 74373:inst180|17 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.527 ns                ;
; N/A   ; 61.23 MHz ( period = 16.332 ns ) ; inst8   ; 74373:inst158|18 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.709 ns                ;
; N/A   ; 61.26 MHz ( period = 16.324 ns ) ; inst8   ; 74373:inst158|12 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.861 ns                ;
; N/A   ; 62.83 MHz ( period = 15.916 ns ) ; inst8   ; 74373:inst158|16 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.461 ns                ;
; N/A   ; 62.92 MHz ( period = 15.892 ns ) ; inst8   ; 74373:inst158|13 ; reseta_    ; reseta_  ; None                        ; None                      ; 6.097 ns                ;
; N/A   ; 62.94 MHz ( period = 15.888 ns ) ; inst8   ; 74373:inst142|15 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.571 ns                ;
; N/A   ; 63.28 MHz ( period = 15.802 ns ) ; inst8   ; 74373:inst157|17 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.799 ns                ;
; N/A   ; 63.49 MHz ( period = 15.750 ns ) ; inst8   ; 74373:inst180|12 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.925 ns                ;
; N/A   ; 63.92 MHz ( period = 15.644 ns ) ; inst8   ; 74373:inst142|18 ; reseta_    ; reseta_  ; None                        ; None                      ; 6.076 ns                ;
; N/A   ; 64.01 MHz ( period = 15.622 ns ) ; inst8   ; 74373:inst158|17 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.482 ns                ;
; N/A   ; 64.03 MHz ( period = 15.618 ns ) ; inst8   ; 74373:inst142|13 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.325 ns                ;
; N/A   ; 64.46 MHz ( period = 15.514 ns ) ; inst8   ; 74373:inst158|14 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.295 ns                ;
; N/A   ; 64.93 MHz ( period = 15.402 ns ) ; inst8   ; 74373:inst142|16 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.462 ns                ;
; N/A   ; 65.41 MHz ( period = 15.289 ns ) ; inst376 ; inst380          ; reseta_    ; reseta_  ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 65.46 MHz ( period = 15.276 ns ) ; inst8   ; 74373:inst180|18 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.963 ns                ;
; N/A   ; 65.69 MHz ( period = 15.224 ns ) ; inst8   ; 74373:inst180|16 ; reseta_    ; reseta_  ; None                        ; None                      ; 4.871 ns                ;
; N/A   ; 66.17 MHz ( period = 15.113 ns ) ; inst380 ; inst389          ; reseta_    ; reseta_  ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; 67.09 MHz ( period = 14.906 ns ) ; inst8   ; 74373:inst142|12 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.926 ns                ;
; N/A   ; 70.76 MHz ( period = 14.132 ns ) ; inst8   ; 74373:inst142|17 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.484 ns                ;
; N/A   ; 71.44 MHz ( period = 13.998 ns ) ; inst8   ; 74373:inst142|14 ; reseta_    ; reseta_  ; None                        ; None                      ; 5.190 ns                ;
; N/A   ; 74.63 MHz ( period = 13.400 ns ) ; inst8   ; 74373:inst180|14 ; reseta_    ; reseta_  ; None                        ; None                      ; 4.744 ns                ;
; N/A   ; 77.35 MHz ( period = 12.929 ns ) ; inst372 ; inst376          ; reseta_    ; reseta_  ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; 152.02 MHz ( period = 6.578 ns ) ; inst347 ; inst354          ; reseta_    ; reseta_  ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 158.65 MHz ( period = 6.303 ns ) ; inst196 ; inst344          ; reseta_    ; reseta_  ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 165.02 MHz ( period = 6.060 ns ) ; inst344 ; inst347          ; reseta_    ; reseta_  ; None                        ; None                      ; 0.903 ns                ;
+-------+----------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ChaveRe'                                                                                                                                                                          ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 34.78 MHz ( period = 28.752 ns )               ; inst376 ; inst380          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 34.99 MHz ( period = 28.576 ns )               ; inst380 ; inst389          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; 37.89 MHz ( period = 26.392 ns )               ; inst372 ; inst376          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; 45.40 MHz ( period = 22.027 ns )               ; inst347 ; inst354          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 45.97 MHz ( period = 21.752 ns )               ; inst196 ; inst344          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 46.49 MHz ( period = 21.509 ns )               ; inst344 ; inst347          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; 207.13 MHz ( period = 4.828 ns )               ; inst8   ; 74373:inst180|13 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.435 ns                ;
; N/A   ; 226.96 MHz ( period = 4.406 ns )               ; inst492 ; inst522          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; 242.60 MHz ( period = 4.122 ns )               ; inst8   ; 74373:inst180|15 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.570 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; inst8   ; 74373:inst180|17 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.527 ns                ;
; N/A   ; 269.40 MHz ( period = 3.712 ns )               ; inst526 ; inst554          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; inst8   ; 74373:inst142|15 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.571 ns                ;
; N/A   ; 288.18 MHz ( period = 3.470 ns )               ; inst8   ; 74373:inst180|12 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.925 ns                ;
; N/A   ; 296.03 MHz ( period = 3.378 ns )               ; inst8   ; 74373:inst142|18 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 6.076 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; inst8   ; 74373:inst142|13 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.325 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst441 ; inst444          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.896 ns                ;
; N/A   ; 318.88 MHz ( period = 3.136 ns )               ; inst8   ; 74373:inst142|16 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.462 ns                ;
; N/A   ; 333.78 MHz ( period = 2.996 ns )               ; inst8   ; 74373:inst180|18 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.963 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; inst8   ; 74373:inst180|16 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 4.871 ns                ;
; N/A   ; 378.79 MHz ( period = 2.640 ns )               ; inst8   ; 74373:inst142|12 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.926 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst142|17 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.484 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst142|14 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 5.190 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst503 ; inst526          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.898 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst450 ; inst451          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst180|14 ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 4.744 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst762 ; inst762          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst449 ; inst450          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst451 ; inst452          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst444 ; inst443          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst554 ; inst553          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst522 ; inst521          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.651 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst443 ; inst489          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.685 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst446 ; inst492          ; ChaveRe    ; ChaveRe  ; None                        ; None                      ; 0.663 ns                ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ChaveFa'                                                                                                                                                                          ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 34.95 MHz ( period = 28.609 ns )               ; inst376 ; inst380          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 35.17 MHz ( period = 28.433 ns )               ; inst380 ; inst389          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; 38.10 MHz ( period = 26.249 ns )               ; inst372 ; inst376          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; 42.60 MHz ( period = 23.475 ns )               ; inst347 ; inst354          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 43.10 MHz ( period = 23.200 ns )               ; inst196 ; inst344          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 43.56 MHz ( period = 22.957 ns )               ; inst344 ; inst347          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; 207.13 MHz ( period = 4.828 ns )               ; inst8   ; 74373:inst180|13 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.435 ns                ;
; N/A   ; 242.60 MHz ( period = 4.122 ns )               ; inst8   ; 74373:inst180|15 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.570 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; inst8   ; 74373:inst180|17 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.527 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; inst8   ; 74373:inst142|15 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.571 ns                ;
; N/A   ; 288.18 MHz ( period = 3.470 ns )               ; inst8   ; 74373:inst180|12 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.925 ns                ;
; N/A   ; 296.03 MHz ( period = 3.378 ns )               ; inst8   ; 74373:inst142|18 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 6.076 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; inst8   ; 74373:inst142|13 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.325 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst443 ; inst489          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.685 ns                ;
; N/A   ; 318.88 MHz ( period = 3.136 ns )               ; inst8   ; 74373:inst142|16 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.462 ns                ;
; N/A   ; 333.78 MHz ( period = 2.996 ns )               ; inst8   ; 74373:inst180|18 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.963 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; inst8   ; 74373:inst180|16 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 4.871 ns                ;
; N/A   ; 378.79 MHz ( period = 2.640 ns )               ; inst8   ; 74373:inst142|12 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.926 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst441 ; inst444          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.896 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst142|17 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.484 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst492 ; inst522          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst142|14 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 5.190 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst526 ; inst554          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst503 ; inst526          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.898 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst450 ; inst451          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst180|14 ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 4.744 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst765 ; inst765          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst449 ; inst450          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst451 ; inst452          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst444 ; inst443          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst554 ; inst553          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst522 ; inst521          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.651 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst446 ; inst492          ; ChaveFa    ; ChaveFa  ; None                        ; None                      ; 0.663 ns                ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ChaveDo'                                                                                                                                                                          ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 33.19 MHz ( period = 30.127 ns )               ; inst376 ; inst380          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 33.39 MHz ( period = 29.951 ns )               ; inst380 ; inst389          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; 36.01 MHz ( period = 27.767 ns )               ; inst372 ; inst376          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; 45.08 MHz ( period = 22.182 ns )               ; inst347 ; inst354          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 45.65 MHz ( period = 21.907 ns )               ; inst196 ; inst344          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 46.16 MHz ( period = 21.664 ns )               ; inst344 ; inst347          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; 207.13 MHz ( period = 4.828 ns )               ; inst8   ; 74373:inst180|13 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.435 ns                ;
; N/A   ; 240.44 MHz ( period = 4.159 ns )               ; inst522 ; inst521          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.651 ns                ;
; N/A   ; 242.60 MHz ( period = 4.122 ns )               ; inst8   ; 74373:inst180|15 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.570 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; inst8   ; 74373:inst180|17 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.527 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; inst8   ; 74373:inst142|15 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.571 ns                ;
; N/A   ; 288.18 MHz ( period = 3.470 ns )               ; inst8   ; 74373:inst180|12 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.925 ns                ;
; N/A   ; 296.03 MHz ( period = 3.378 ns )               ; inst8   ; 74373:inst142|18 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 6.076 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; inst8   ; 74373:inst142|13 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.325 ns                ;
; N/A   ; 318.88 MHz ( period = 3.136 ns )               ; inst8   ; 74373:inst142|16 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.462 ns                ;
; N/A   ; 333.78 MHz ( period = 2.996 ns )               ; inst8   ; 74373:inst180|18 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.963 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; inst8   ; 74373:inst180|16 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 4.871 ns                ;
; N/A   ; 378.79 MHz ( period = 2.640 ns )               ; inst8   ; 74373:inst142|12 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.926 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst441 ; inst444          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.896 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst142|17 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.484 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst492 ; inst522          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst142|14 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 5.190 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst526 ; inst554          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst503 ; inst526          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.898 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst450 ; inst451          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst180|14 ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 4.744 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst760 ; inst760          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst449 ; inst450          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst451 ; inst452          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst444 ; inst443          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst554 ; inst553          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst443 ; inst489          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.685 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst446 ; inst492          ; ChaveDo    ; ChaveDo  ; None                        ; None                      ; 0.663 ns                ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ChaveMi'                                                                                                                                                                          ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 35.93 MHz ( period = 27.831 ns )               ; inst376 ; inst380          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 36.16 MHz ( period = 27.655 ns )               ; inst380 ; inst389          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; 39.26 MHz ( period = 25.471 ns )               ; inst372 ; inst376          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; 43.88 MHz ( period = 22.791 ns )               ; inst347 ; inst354          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 44.41 MHz ( period = 22.516 ns )               ; inst196 ; inst344          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 44.90 MHz ( period = 22.273 ns )               ; inst344 ; inst347          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; 207.13 MHz ( period = 4.828 ns )               ; inst8   ; 74373:inst180|13 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.435 ns                ;
; N/A   ; 231.91 MHz ( period = 4.312 ns )               ; inst503 ; inst526          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.898 ns                ;
; N/A   ; 233.97 MHz ( period = 4.274 ns )               ; inst554 ; inst553          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; 242.60 MHz ( period = 4.122 ns )               ; inst8   ; 74373:inst180|15 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.570 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; inst8   ; 74373:inst180|17 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.527 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; inst8   ; 74373:inst142|15 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.571 ns                ;
; N/A   ; 288.18 MHz ( period = 3.470 ns )               ; inst8   ; 74373:inst180|12 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.925 ns                ;
; N/A   ; 296.03 MHz ( period = 3.378 ns )               ; inst8   ; 74373:inst142|18 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 6.076 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; inst8   ; 74373:inst142|13 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.325 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst446 ; inst492          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.663 ns                ;
; N/A   ; 318.88 MHz ( period = 3.136 ns )               ; inst8   ; 74373:inst142|16 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.462 ns                ;
; N/A   ; 333.78 MHz ( period = 2.996 ns )               ; inst8   ; 74373:inst180|18 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.963 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; inst8   ; 74373:inst180|16 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 4.871 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst444 ; inst443          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; 378.79 MHz ( period = 2.640 ns )               ; inst8   ; 74373:inst142|12 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.926 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst441 ; inst444          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.896 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst142|17 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.484 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst492 ; inst522          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst142|14 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 5.190 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst526 ; inst554          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst764 ; inst764          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 1.030 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst450 ; inst451          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.923 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst8   ; 74373:inst180|14 ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 4.744 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst449 ; inst450          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst451 ; inst452          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst522 ; inst521          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.651 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst443 ; inst489          ; ChaveMi    ; ChaveMi  ; None                        ; None                      ; 0.685 ns                ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cancela_'                                                                                                                                                                         ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 50.00 MHz ( period = 20.000 ns )               ; inst376 ; inst380          ; cancela_   ; cancela_ ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 50.44 MHz ( period = 19.824 ns )               ; inst380 ; inst389          ; cancela_   ; cancela_ ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; 56.69 MHz ( period = 17.640 ns )               ; inst372 ; inst376          ; cancela_   ; cancela_ ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; 70.18 MHz ( period = 14.250 ns )               ; inst8   ; 74373:inst180|13 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.435 ns                ;
; N/A   ; 73.83 MHz ( period = 13.544 ns )               ; inst8   ; 74373:inst180|15 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.570 ns                ;
; N/A   ; 74.10 MHz ( period = 13.496 ns )               ; inst8   ; 74373:inst180|17 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.527 ns                ;
; N/A   ; 76.66 MHz ( period = 13.044 ns )               ; inst8   ; 74373:inst142|15 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.571 ns                ;
; N/A   ; 77.57 MHz ( period = 12.892 ns )               ; inst8   ; 74373:inst180|12 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.925 ns                ;
; N/A   ; 78.13 MHz ( period = 12.800 ns )               ; inst8   ; 74373:inst142|18 ; cancela_   ; cancela_ ; None                        ; None                      ; 6.076 ns                ;
; N/A   ; 78.28 MHz ( period = 12.774 ns )               ; inst8   ; 74373:inst142|13 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.325 ns                ;
; N/A   ; 79.63 MHz ( period = 12.558 ns )               ; inst8   ; 74373:inst142|16 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.462 ns                ;
; N/A   ; 80.53 MHz ( period = 12.418 ns )               ; inst8   ; 74373:inst180|18 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.963 ns                ;
; N/A   ; 80.87 MHz ( period = 12.366 ns )               ; inst8   ; 74373:inst180|16 ; cancela_   ; cancela_ ; None                        ; None                      ; 4.871 ns                ;
; N/A   ; 82.90 MHz ( period = 12.062 ns )               ; inst8   ; 74373:inst142|12 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.926 ns                ;
; N/A   ; 88.58 MHz ( period = 11.289 ns )               ; inst347 ; inst354          ; cancela_   ; cancela_ ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 88.59 MHz ( period = 11.288 ns )               ; inst8   ; 74373:inst142|17 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.484 ns                ;
; N/A   ; 89.65 MHz ( period = 11.154 ns )               ; inst8   ; 74373:inst142|14 ; cancela_   ; cancela_ ; None                        ; None                      ; 5.190 ns                ;
; N/A   ; 90.79 MHz ( period = 11.014 ns )               ; inst196 ; inst344          ; cancela_   ; cancela_ ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 92.84 MHz ( period = 10.771 ns )               ; inst344 ; inst347          ; cancela_   ; cancela_ ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; 94.86 MHz ( period = 10.542 ns )               ; inst8   ; 74373:inst180|14 ; cancela_   ; cancela_ ; None                        ; None                      ; 4.744 ns                ;
; N/A   ; 144.80 MHz ( period = 6.906 ns )               ; inst8   ; inst3            ; cancela_   ; cancela_ ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst299 ; inst299          ; cancela_   ; cancela_ ; None                        ; None                      ; 1.019 ns                ;
+-------+------------------------------------------------+---------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'proximo_'                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 65.41 MHz ( period = 15.289 ns )               ; inst376          ; inst380          ; proximo_   ; proximo_ ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; 66.17 MHz ( period = 15.113 ns )               ; inst380          ; inst389          ; proximo_   ; proximo_ ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; 77.35 MHz ( period = 12.929 ns )               ; inst372          ; inst376          ; proximo_   ; proximo_ ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; 118.05 MHz ( period = 8.471 ns )               ; 74373:inst100|16 ; 74373:inst171|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.685 ns                ;
; N/A   ; 123.32 MHz ( period = 8.109 ns )               ; 74373:inst109|16 ; 74373:inst171|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.840 ns                ;
; N/A   ; 125.47 MHz ( period = 7.970 ns )               ; 74373:inst109|12 ; 74373:inst171|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.696 ns                ;
; N/A   ; 133.40 MHz ( period = 7.496 ns )               ; 74373:inst100|12 ; 74373:inst171|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.908 ns                ;
; N/A   ; 135.87 MHz ( period = 7.360 ns )               ; 74373:inst109|17 ; 74373:inst180|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.040 ns                ;
; N/A   ; 142.67 MHz ( period = 7.009 ns )               ; 74373:inst109|13 ; 74373:inst180|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.384 ns                ;
; N/A   ; 142.88 MHz ( period = 6.999 ns )               ; 74373:inst118|16 ; 74373:inst142|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.624 ns                ;
; N/A   ; 144.07 MHz ( period = 6.941 ns )               ; 74373:inst109|15 ; 74373:inst180|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.865 ns                ;
; N/A   ; 144.38 MHz ( period = 6.926 ns )               ; 74373:inst118|15 ; 74373:inst180|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.208 ns                ;
; N/A   ; 144.86 MHz ( period = 6.903 ns )               ; 74373:inst118|16 ; 74373:inst180|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.033 ns                ;
; N/A   ; 145.84 MHz ( period = 6.857 ns )               ; 74373:inst109|12 ; 74373:inst180|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.248 ns                ;
; N/A   ; 148.08 MHz ( period = 6.753 ns )               ; 74373:inst109|15 ; 74373:inst171|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.984 ns                ;
; N/A   ; 149.41 MHz ( period = 6.693 ns )               ; 74373:inst109|14 ; 74373:inst171|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 149.45 MHz ( period = 6.691 ns )               ; 74373:inst109|15 ; 74373:inst142|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.866 ns                ;
; N/A   ; 149.79 MHz ( period = 6.676 ns )               ; 74373:inst118|15 ; 74373:inst142|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.209 ns                ;
; N/A   ; 150.17 MHz ( period = 6.659 ns )               ; 74373:inst109|13 ; 74373:inst171|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.872 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns )               ; 74373:inst100|15 ; 74373:inst180|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.716 ns                ;
; N/A   ; 151.84 MHz ( period = 6.586 ns )               ; 74373:inst100|13 ; 74373:inst180|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.713 ns                ;
; N/A   ; 152.02 MHz ( period = 6.578 ns )               ; inst347          ; inst354          ; proximo_   ; proximo_ ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 153.75 MHz ( period = 6.504 ns )               ; 74373:inst91|18  ; 74373:inst142|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.322 ns                ;
; N/A   ; 154.15 MHz ( period = 6.487 ns )               ; 74373:inst118|13 ; 74373:inst180|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.241 ns                ;
; N/A   ; 154.32 MHz ( period = 6.480 ns )               ; 74373:inst109|17 ; 74373:inst171|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.168 ns                ;
; N/A   ; 155.23 MHz ( period = 6.442 ns )               ; 74373:inst109|12 ; 74373:inst142|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.249 ns                ;
; N/A   ; 156.03 MHz ( period = 6.409 ns )               ; 74373:inst100|15 ; 74373:inst171|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.835 ns                ;
; N/A   ; 156.67 MHz ( period = 6.383 ns )               ; 74373:inst100|12 ; 74373:inst180|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.460 ns                ;
; N/A   ; 156.84 MHz ( period = 6.376 ns )               ; 74373:inst91|16  ; 74373:inst171|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.381 ns                ;
; N/A   ; 157.55 MHz ( period = 6.347 ns )               ; 74373:inst100|15 ; 74373:inst142|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.717 ns                ;
; N/A   ; 158.25 MHz ( period = 6.319 ns )               ; 74373:inst100|16 ; 74373:inst142|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.057 ns                ;
; N/A   ; 158.40 MHz ( period = 6.313 ns )               ; 74373:inst91|18  ; 74373:inst180|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.209 ns                ;
; N/A   ; 158.65 MHz ( period = 6.303 ns )               ; inst196          ; inst344          ; proximo_   ; proximo_ ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; 159.24 MHz ( period = 6.280 ns )               ; 74373:inst91|18  ; 74373:inst171|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.709 ns                ;
; N/A   ; 159.36 MHz ( period = 6.275 ns )               ; 74373:inst100|17 ; 74373:inst180|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.871 ns                ;
; N/A   ; 159.46 MHz ( period = 6.271 ns )               ; 74373:inst109|13 ; 74373:inst142|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.274 ns                ;
; N/A   ; 159.85 MHz ( period = 6.256 ns )               ; 74373:inst109|17 ; 74373:inst142|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.997 ns                ;
; N/A   ; 160.36 MHz ( period = 6.236 ns )               ; 74373:inst100|13 ; 74373:inst171|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.201 ns                ;
; N/A   ; 160.44 MHz ( period = 6.233 ns )               ; 74373:inst109|14 ; 74373:inst142|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.757 ns                ;
; N/A   ; 160.69 MHz ( period = 6.223 ns )               ; 74373:inst100|16 ; 74373:inst180|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.466 ns                ;
; N/A   ; 160.98 MHz ( period = 6.212 ns )               ; 74373:inst118|12 ; 74373:inst171|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.711 ns                ;
; N/A   ; 163.08 MHz ( period = 6.132 ns )               ; 74373:inst100|18 ; 74373:inst142|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.085 ns                ;
; N/A   ; 165.02 MHz ( period = 6.060 ns )               ; inst344          ; inst347          ; proximo_   ; proximo_ ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; 165.29 MHz ( period = 6.050 ns )               ; 74373:inst118|12 ; 74373:inst180|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.214 ns                ;
; N/A   ; 167.56 MHz ( period = 5.968 ns )               ; 74373:inst100|12 ; 74373:inst142|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.461 ns                ;
; N/A   ; 167.84 MHz ( period = 5.958 ns )               ; 74373:inst91|13  ; 74373:inst180|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.386 ns                ;
; N/A   ; 167.87 MHz ( period = 5.957 ns )               ; 74373:inst109|16 ; 74373:inst142|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.212 ns                ;
; N/A   ; 168.32 MHz ( period = 5.941 ns )               ; 74373:inst100|18 ; 74373:inst180|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.972 ns                ;
; N/A   ; 168.72 MHz ( period = 5.927 ns )               ; 74373:inst109|14 ; 74373:inst180|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.311 ns                ;
; N/A   ; 168.78 MHz ( period = 5.925 ns )               ; 74373:inst91|12  ; 74373:inst180|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.594 ns                ;
; N/A   ; 169.18 MHz ( period = 5.911 ns )               ; 74373:inst118|17 ; 74373:inst180|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.170 ns                ;
; N/A   ; 170.62 MHz ( period = 5.861 ns )               ; 74373:inst109|16 ; 74373:inst180|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 171.00 MHz ( period = 5.848 ns )               ; 74373:inst100|13 ; 74373:inst142|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.603 ns                ;
; N/A   ; 171.50 MHz ( period = 5.831 ns )               ; 74373:inst100|14 ; 74373:inst171|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.883 ns                ;
; N/A   ; 173.22 MHz ( period = 5.773 ns )               ; 74373:inst109|18 ; 74373:inst142|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.325 ns                ;
; N/A   ; 173.94 MHz ( period = 5.749 ns )               ; 74373:inst118|13 ; 74373:inst142|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.131 ns                ;
; N/A   ; 175.44 MHz ( period = 5.700 ns )               ; 74373:inst118|17 ; 74373:inst171|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 175.81 MHz ( period = 5.688 ns )               ; 74373:inst91|15  ; 74373:inst180|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.663 ns                ;
; N/A   ; 176.43 MHz ( period = 5.668 ns )               ; 74373:inst91|17  ; 74373:inst171|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.836 ns                ;
; N/A   ; 176.49 MHz ( period = 5.666 ns )               ; 74373:inst91|12  ; 74373:inst171|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.670 ns                ;
; N/A   ; 177.46 MHz ( period = 5.635 ns )               ; 74373:inst118|12 ; 74373:inst142|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.215 ns                ;
; N/A   ; 179.15 MHz ( period = 5.582 ns )               ; 74373:inst109|18 ; 74373:inst180|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.212 ns                ;
; N/A   ; 181.06 MHz ( period = 5.523 ns )               ; 74373:inst118|14 ; 74373:inst171|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 181.49 MHz ( period = 5.510 ns )               ; 74373:inst91|12  ; 74373:inst142|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.595 ns                ;
; N/A   ; 183.89 MHz ( period = 5.438 ns )               ; 74373:inst91|15  ; 74373:inst142|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.664 ns                ;
; N/A   ; 184.54 MHz ( period = 5.419 ns )               ; 74373:inst91|16  ; 74373:inst142|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.948 ns                ;
; N/A   ; 184.74 MHz ( period = 5.413 ns )               ; 74373:inst91|14  ; 74373:inst171|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; 185.36 MHz ( period = 5.395 ns )               ; 74373:inst100|17 ; 74373:inst171|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 186.19 MHz ( period = 5.371 ns )               ; 74373:inst100|14 ; 74373:inst142|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.779 ns                ;
; N/A   ; 187.13 MHz ( period = 5.344 ns )               ; 74373:inst118|16 ; 74373:inst171|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.445 ns                ;
; N/A   ; 187.86 MHz ( period = 5.323 ns )               ; 74373:inst91|16  ; 74373:inst180|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.357 ns                ;
; N/A   ; 190.95 MHz ( period = 5.237 ns )               ; 74373:inst100|18 ; 74373:inst171|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.801 ns                ;
; N/A   ; 191.57 MHz ( period = 5.220 ns )               ; 74373:inst91|13  ; 74373:inst142|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.276 ns                ;
; N/A   ; 191.61 MHz ( period = 5.219 ns )               ; 74373:inst118|18 ; 74373:inst142|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.045 ns                ;
; N/A   ; 193.39 MHz ( period = 5.171 ns )               ; 74373:inst100|17 ; 74373:inst142|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.828 ns                ;
; N/A   ; 196.50 MHz ( period = 5.089 ns )               ; 74373:inst91|14  ; 74373:inst142|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.831 ns                ;
; N/A   ; 197.43 MHz ( period = 5.065 ns )               ; 74373:inst100|14 ; 74373:inst180|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.333 ns                ;
; N/A   ; 198.89 MHz ( period = 5.028 ns )               ; 74373:inst118|18 ; 74373:inst180|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.932 ns                ;
; N/A   ; 198.93 MHz ( period = 5.027 ns )               ; 74373:inst91|17  ; 74373:inst180|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.187 ns                ;
; N/A   ; 202.84 MHz ( period = 4.930 ns )               ; 74373:inst118|14 ; 74373:inst142|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.195 ns                ;
; N/A   ; 203.50 MHz ( period = 4.914 ns )               ; 74373:inst118|18 ; 74373:inst171|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.351 ns                ;
; N/A   ; 205.00 MHz ( period = 4.878 ns )               ; 74373:inst109|18 ; 74373:inst171|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.041 ns                ;
; N/A   ; 207.13 MHz ( period = 4.828 ns )               ; inst2            ; 74373:inst180|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.475 ns                ;
; N/A   ; 208.03 MHz ( period = 4.807 ns )               ; 74373:inst118|17 ; 74373:inst142|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.127 ns                ;
; N/A   ; 208.55 MHz ( period = 4.795 ns )               ; 74373:inst91|13  ; 74373:inst171|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.061 ns                ;
; N/A   ; 209.07 MHz ( period = 4.783 ns )               ; 74373:inst91|14  ; 74373:inst180|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.385 ns                ;
; N/A   ; 210.22 MHz ( period = 4.757 ns )               ; 74373:inst118|13 ; 74373:inst171|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 216.26 MHz ( period = 4.624 ns )               ; 74373:inst118|14 ; 74373:inst180|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.749 ns                ;
; N/A   ; 219.15 MHz ( period = 4.563 ns )               ; 74190:inst113|49 ; 74190:inst113|50 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.302 ns                ;
; N/A   ; 235.96 MHz ( period = 4.238 ns )               ; 74190:inst113|51 ; 74190:inst113|50 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 242.60 MHz ( period = 4.122 ns )               ; inst2            ; 74373:inst180|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.610 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; inst2            ; 74373:inst180|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.567 ns                ;
; N/A   ; 246.67 MHz ( period = 4.054 ns )               ; 74190:inst113|50 ; 74190:inst113|50 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.793 ns                ;
; N/A   ; 249.13 MHz ( period = 4.014 ns )               ; 74190:inst113|49 ; 74190:inst113|49 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.753 ns                ;
; N/A   ; 249.44 MHz ( period = 4.009 ns )               ; 74190:inst113|49 ; 74190:inst113|51 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.748 ns                ;
; N/A   ; 254.91 MHz ( period = 3.923 ns )               ; 74373:inst91|17  ; 74373:inst142|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.144 ns                ;
; N/A   ; 262.54 MHz ( period = 3.809 ns )               ; 74190:inst113|48 ; 74190:inst113|51 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.548 ns                ;
; N/A   ; 271.08 MHz ( period = 3.689 ns )               ; 74190:inst113|51 ; 74190:inst113|49 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; 276.09 MHz ( period = 3.622 ns )               ; inst2            ; 74373:inst142|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.611 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst113|48 ; 74190:inst113|49 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.263 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst113|50 ; 74190:inst113|49 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.244 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst113|50 ; 74190:inst113|51 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.231 ns                ;
; N/A   ; 288.18 MHz ( period = 3.470 ns )               ; inst2            ; 74373:inst180|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.965 ns                ;
; N/A   ; 288.77 MHz ( period = 3.463 ns )               ; 74373:inst118|15 ; 74373:inst171|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; 296.03 MHz ( period = 3.378 ns )               ; inst2            ; 74373:inst142|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.116 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; inst2            ; 74373:inst142|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.365 ns                ;
; N/A   ; 302.11 MHz ( period = 3.310 ns )               ; 74373:inst91|15  ; 74373:inst171|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 0.592 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst113|48 ; 74190:inst113|50 ; proximo_   ; proximo_ ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 318.88 MHz ( period = 3.136 ns )               ; inst2            ; 74373:inst142|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.502 ns                ;
; N/A   ; 333.78 MHz ( period = 2.996 ns )               ; inst2            ; 74373:inst180|18 ; proximo_   ; proximo_ ; None                        ; None                      ; 5.003 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; inst2            ; 74373:inst180|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.911 ns                ;
; N/A   ; 378.79 MHz ( period = 2.640 ns )               ; inst2            ; 74373:inst142|12 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.966 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|48 ; 74373:inst118|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.314 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst2            ; 74373:inst142|17 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.524 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|49 ; 74373:inst118|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.132 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst2            ; 74373:inst142|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.230 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst113|51 ; 74190:inst113|51 ; proximo_   ; proximo_ ; None                        ; None                      ; 1.326 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|50 ; 74373:inst118|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 4.013 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|51 ; 74373:inst100|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.813 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst298          ; inst298          ; proximo_   ; proximo_ ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst113|48 ; 74190:inst113|48 ; proximo_   ; proximo_ ; None                        ; None                      ; 0.965 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|48 ; 74373:inst100|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.720 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; inst2            ; 74373:inst180|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.784 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|48 ; 74373:inst100|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.883 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|49 ; 74373:inst100|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|51 ; 74373:inst118|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.959 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|50 ; 74373:inst100|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.415 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|51 ; 74373:inst109|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.955 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|49 ; 74373:inst100|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.701 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|48 ; 74373:inst118|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.866 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|48 ; 74373:inst109|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.862 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|48 ; 74373:inst91|16  ; proximo_   ; proximo_ ; None                        ; None                      ; 3.873 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|50 ; 74373:inst100|15 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.582 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|48 ; 74373:inst91|15  ; proximo_   ; proximo_ ; None                        ; None                      ; 3.988 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|51 ; 74373:inst100|14 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|48 ; 74373:inst100|16 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.266 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|49 ; 74373:inst118|13 ; proximo_   ; proximo_ ; None                        ; None                      ; 3.675 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|51 ; 74373:inst91|13  ; proximo_   ; proximo_ ; None                        ; None                      ; 3.956 ns                ;
; N/A   ; Restricted to 387.15 MHz ( period = 2.583 ns ) ; 74190:inst113|51 ; 74373:inst91|17  ; proximo_   ; proximo_ ; None                        ; None                      ; 3.381 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'anterior_'                                                                                                                                                                ;
+-------+------------------------------------------------+---------+---------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst292 ; inst292 ; anterior_  ; anterior_ ; None                        ; None                      ; 0.837 ns                ;
+-------+------------------------------------------------+---------+---------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ClockFPGA'                                                                                                                                                                                                         ;
+------------------------------------------+-----------------------------------------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To               ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst376                                             ; inst380          ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst425|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst425|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst372                                             ; inst376          ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst425|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst155|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst425|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst425|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst410|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst425|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst155|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst425|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst155|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst410|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst155|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst155|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst411|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst155|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst425|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst425|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst425|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst155|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst155|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst411|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst155|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst410|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst155|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst410|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst155|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst410|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst425|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst380                                             ; inst389          ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst411|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst155|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst425|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst410|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst425|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst425|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst155|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst411|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst410|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst155|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst410|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst155|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst155|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst155|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst425|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst155|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst155|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst155|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst425|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst411|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst155|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst155|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst410|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst411|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst411|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst411|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst155|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst155|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst410|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst425|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst410|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst155|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst425|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst411|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst425|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst425|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst425|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst155|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst155|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst155|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst410|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst410|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst425|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst155|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst425|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst411|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst411|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst425|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst425|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst425|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst425|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst410|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst155|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst71                                              ; 74373:inst425|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst155|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst411|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst155|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst155|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst411|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst411|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst411|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst155|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst410|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst155|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst411|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst425|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst425|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst425|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst155|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst425|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst410|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst155|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst411|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst410|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst155|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst425|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst411|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst410|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst411|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst411|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst71                                              ; 74373:inst155|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst155|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst411|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst155|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst425|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst155|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst410|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst155|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst410|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst425|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst155|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst155|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst411|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst411|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst425|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst411|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst411|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst410|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst411|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst410|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst155|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst410|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst411|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst411|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst410|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst425|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst155|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst411|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst410|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst425|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst410|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst71                                              ; 74373:inst410|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst155|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst411|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst425|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst425|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst411|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst410|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst425|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst155|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst155|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst155|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst425|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst425|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst410|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst410|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst411|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst425|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst425|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst411|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst410|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst425|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst411|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst155|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst411|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst425|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst71                                              ; 74373:inst410|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst155|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst411|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst410|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst155|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst410|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst410|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst155|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst411|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                              ; 74373:inst410|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst47                                              ; 74373:inst411|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst410|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst155|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst411|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst410|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst411|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst411|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 4.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49                                              ; 74373:inst425|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst71                                              ; 74373:inst411|15 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst155|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst25                                              ; 74373:inst410|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst71                                              ; 74373:inst425|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst411|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst425|14 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst411|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst69                                              ; 74373:inst410|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst411|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst70                                              ; 74373:inst410|12 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 5.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst425|17 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst72                                              ; 74373:inst425|18 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst71                                              ; 74373:inst425|13 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst27                                              ; 74373:inst425|16 ; ClockFPGA  ; ClockFPGA ; None                       ; None                       ; 6.874 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                  ;            ;           ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'confirma_'                                                                                                                                                                      ;
+------------------------------------------+------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From             ; To               ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst372          ; inst376          ; confirma_  ; confirma_ ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst380          ; inst389          ; confirma_  ; confirma_ ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst376          ; inst380          ; confirma_  ; confirma_ ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst347          ; inst354          ; confirma_  ; confirma_ ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst196          ; inst344          ; confirma_  ; confirma_ ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst344          ; inst347          ; confirma_  ; confirma_ ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst184          ; inst190          ; confirma_  ; confirma_ ; None                       ; None                       ; 0.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst142|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 4.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst180|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst142|12 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst142|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst180|12 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst180|16 ; confirma_  ; confirma_ ; None                       ; None                       ; 4.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst142|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst180|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst142|15 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst142|16 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst142|13 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst180|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst180|13 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst180|15 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst158|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 4.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst158|12 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst157|12 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst158|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst158|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst194          ; inst198          ; confirma_  ; confirma_ ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst157|16 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst158|16 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst158|13 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst157|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst157|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst157|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst157|13 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst157|15 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst158|15 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|15 ; 74373:inst171|15 ; confirma_  ; confirma_ ; None                       ; None                       ; 1.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst142|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst180|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst190          ; inst194          ; confirma_  ; confirma_ ; None                       ; None                       ; 1.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst183|12 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst183|15 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst183|13 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst183|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst142|12 ; confirma_  ; confirma_ ; None                       ; None                       ; 6.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst142|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 6.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst183|16 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst142|15 ; confirma_  ; confirma_ ; None                       ; None                       ; 6.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst171|15 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst183|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst180|12 ; confirma_  ; confirma_ ; None                       ; None                       ; 6.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|14 ; 74373:inst142|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 4.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|14 ; 74373:inst180|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 3.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst180|15 ; confirma_  ; confirma_ ; None                       ; None                       ; 6.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst180|16 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst171|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8            ; 74373:inst183|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 6.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst171|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 4.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|17 ; 74373:inst142|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 4.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst91|15  ; 74373:inst171|15 ; confirma_  ; confirma_ ; None                       ; None                       ; 0.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst142|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 7.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst142|16 ; confirma_  ; confirma_ ; None                       ; None                       ; 6.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst142|13 ; confirma_  ; confirma_ ; None                       ; None                       ; 6.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|18 ; 74373:inst142|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 4.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst180|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 6.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|13 ; 74373:inst171|13 ; confirma_  ; confirma_ ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst180|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 7.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|18 ; 74373:inst171|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 2.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst180|13 ; confirma_  ; confirma_ ; None                       ; None                       ; 6.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|18 ; 74373:inst180|18 ; confirma_  ; confirma_ ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|16 ; 74373:inst171|16 ; confirma_  ; confirma_ ; None                       ; None                       ; 2.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst14           ; 74373:inst171|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|14 ; 74373:inst171|14 ; confirma_  ; confirma_ ; None                       ; None                       ; 2.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|12 ; 74373:inst142|12 ; confirma_  ; confirma_ ; None                       ; None                       ; 5.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst91|17  ; 74373:inst142|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 3.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst214          ; inst34           ; confirma_  ; confirma_ ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|17 ; 74373:inst180|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 4.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74373:inst118|17 ; 74373:inst171|17 ; confirma_  ; confirma_ ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst213          ; inst14           ; confirma_  ; confirma_ ; None                       ; None                       ; 2.541 ns                 ;
+------------------------------------------+------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'reseta_'                                                                                                                                                              ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst372 ; inst376          ; reseta_    ; reseta_  ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst410|18 ; reseta_    ; reseta_  ; None                       ; None                       ; 4.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst425|13 ; reseta_    ; reseta_  ; None                       ; None                       ; 4.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst155|13 ; reseta_    ; reseta_  ; None                       ; None                       ; 4.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst155|16 ; reseta_    ; reseta_  ; None                       ; None                       ; 4.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst411|17 ; reseta_    ; reseta_  ; None                       ; None                       ; 4.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst155|18 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst155|15 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst410|15 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst155|14 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst155|17 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst425|15 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst155|12 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst425|12 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst410|16 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst410|14 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst411|14 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst410|12 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst425|14 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst425|18 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst410|13 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst411|16 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst411|12 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst425|16 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst425|17 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst411|15 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst411|13 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst410|17 ; reseta_    ; reseta_  ; None                       ; None                       ; 6.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst411|18 ; reseta_    ; reseta_  ; None                       ; None                       ; 6.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst380 ; inst389          ; reseta_    ; reseta_  ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst196 ; inst344          ; reseta_    ; reseta_  ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst376 ; inst380          ; reseta_    ; reseta_  ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst344 ; inst347          ; reseta_    ; reseta_  ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst347 ; inst354          ; reseta_    ; reseta_  ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|14 ; reseta_    ; reseta_  ; None                       ; None                       ; 4.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|14 ; reseta_    ; reseta_  ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|12 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|17 ; reseta_    ; reseta_  ; None                       ; None                       ; 5.314 ns                 ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ChaveRe'                                                                                                                                                              ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst372 ; inst376          ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst380 ; inst389          ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst376 ; inst380          ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst344 ; inst347          ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst196 ; inst344          ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst347 ; inst354          ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst522 ; inst521          ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 0.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst503 ; inst526          ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 0.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst554 ; inst553          ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 1.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|14 ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 4.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|14 ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst444 ; inst443          ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 0.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|12 ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 5.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|17 ; ChaveRe    ; ChaveRe  ; None                       ; None                       ; 5.314 ns                 ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ChaveFa'                                                                                                                                                              ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst372 ; inst376          ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst380 ; inst389          ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst376 ; inst380          ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst344 ; inst347          ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst196 ; inst344          ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst347 ; inst354          ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst446 ; inst492          ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 0.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|14 ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 4.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|14 ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|12 ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 5.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|17 ; ChaveFa    ; ChaveFa  ; None                       ; None                       ; 5.314 ns                 ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ChaveDo'                                                                                                                                                              ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst372 ; inst376          ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst380 ; inst389          ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst376 ; inst380          ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst344 ; inst347          ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst196 ; inst344          ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst347 ; inst354          ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|14 ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 4.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|14 ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst441 ; inst444          ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|12 ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 5.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|17 ; ChaveDo    ; ChaveDo  ; None                       ; None                       ; 5.314 ns                 ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ChaveMi'                                                                                                                                                              ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst372 ; inst376          ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst380 ; inst389          ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst376 ; inst380          ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst344 ; inst347          ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst196 ; inst344          ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst347 ; inst354          ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst526 ; inst554          ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst443 ; inst489          ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 0.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst492 ; inst522          ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 0.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|14 ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 4.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|14 ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|12 ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 5.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|17 ; ChaveMi    ; ChaveMi  ; None                       ; None                       ; 5.314 ns                 ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cancela_'                                                                                                                                                             ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst372 ; inst376          ; cancela_   ; cancela_ ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst380 ; inst389          ; cancela_   ; cancela_ ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst196 ; inst344          ; cancela_   ; cancela_ ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst376 ; inst380          ; cancela_   ; cancela_ ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst344 ; inst347          ; cancela_   ; cancela_ ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst347 ; inst354          ; cancela_   ; cancela_ ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|14 ; cancela_   ; cancela_ ; None                       ; None                       ; 4.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|14 ; cancela_   ; cancela_ ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|12 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|17 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|12 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|16 ; cancela_   ; cancela_ ; None                       ; None                       ; 4.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|18 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|18 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|15 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|16 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst142|13 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|17 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|13 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst8   ; 74373:inst180|15 ; cancela_   ; cancela_ ; None                       ; None                       ; 5.476 ns                 ;
+------------------------------------------+---------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'proximo_'                                                                                                                                                                      ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From             ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst372          ; inst376          ; proximo_   ; proximo_ ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst380          ; inst389          ; proximo_   ; proximo_ ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst196          ; inst344          ; proximo_   ; proximo_ ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst376          ; inst380          ; proximo_   ; proximo_ ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst344          ; inst347          ; proximo_   ; proximo_ ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst109|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst109|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst109|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst109|16 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst109|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst91|14  ; proximo_   ; proximo_ ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst109|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst109|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst91|14  ; proximo_   ; proximo_ ; None                       ; None                       ; 2.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst347          ; inst354          ; proximo_   ; proximo_ ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst109|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst109|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst109|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst109|16 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst109|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst118|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst109|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst91|14  ; proximo_   ; proximo_ ; None                       ; None                       ; 2.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst109|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst118|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst91|18  ; proximo_   ; proximo_ ; None                       ; None                       ; 2.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst100|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst109|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst91|14  ; proximo_   ; proximo_ ; None                       ; None                       ; 2.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst109|16 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst91|18  ; proximo_   ; proximo_ ; None                       ; None                       ; 2.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst100|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst109|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst118|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst109|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst100|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst118|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst118|16 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst118|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst109|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst118|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst118|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst91|18  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst100|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst100|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst100|16 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst109|15 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst91|17  ; proximo_   ; proximo_ ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst118|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst91|18  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst100|18 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst118|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst91|12  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst118|16 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst109|15 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst118|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst91|17  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst100|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst118|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst91|12  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst118|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst100|16 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst118|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst100|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst100|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst109|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst109|15 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst118|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst91|17  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst91|13  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst100|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst118|16 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst91|16  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst100|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 2.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst109|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst91|12  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst91|17  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst118|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst91|13  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst100|16 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst2            ; 74373:inst142|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst91|12  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst100|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst2            ; 74373:inst180|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst118|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst91|15  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst100|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst100|15 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst109|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst91|16  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst100|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst91|13  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst91|15  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst118|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst109|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst100|15 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst100|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst91|13  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst118|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst100|14 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst91|15  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst100|15 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst91|16  ; proximo_   ; proximo_ ; None                       ; None                       ; 3.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst100|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst118|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst100|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst118|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst2            ; 74373:inst142|12 ; proximo_   ; proximo_ ; None                       ; None                       ; 4.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|50 ; 74373:inst118|15 ; proximo_   ; proximo_ ; None                       ; None                       ; 4.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst2            ; 74373:inst142|17 ; proximo_   ; proximo_ ; None                       ; None                       ; 4.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst100|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|49 ; 74373:inst118|15 ; proximo_   ; proximo_ ; None                       ; None                       ; 4.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|51 ; 74373:inst100|13 ; proximo_   ; proximo_ ; None                       ; None                       ; 3.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74190:inst113|48 ; 74373:inst118|15 ; proximo_   ; proximo_ ; None                       ; None                       ; 4.314 ns                 ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From             ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+------------------+------------+
; N/A                                     ; None                                                ; 59.770 ns  ; inst400          ; ALERTA           ; confirma_  ;
; N/A                                     ; None                                                ; 58.723 ns  ; inst400          ; ALERTA           ; cancela_   ;
; N/A                                     ; None                                                ; 57.598 ns  ; inst400          ; LedSenhaCorreta3 ; confirma_  ;
; N/A                                     ; None                                                ; 56.551 ns  ; inst400          ; LedSenhaCorreta3 ; cancela_   ;
; N/A                                     ; None                                                ; 56.400 ns  ; inst400          ; ALERTA           ; ChaveFa    ;
; N/A                                     ; None                                                ; 55.933 ns  ; inst400          ; ALERTA           ; ChaveMi    ;
; N/A                                     ; None                                                ; 55.768 ns  ; inst400          ; ALERTA           ; ChaveDo    ;
; N/A                                     ; None                                                ; 55.490 ns  ; inst400          ; ALERTA           ; ChaveRe    ;
; N/A                                     ; None                                                ; 54.228 ns  ; inst400          ; LedSenhaCorreta3 ; ChaveFa    ;
; N/A                                     ; None                                                ; 53.761 ns  ; inst400          ; LedSenhaCorreta3 ; ChaveMi    ;
; N/A                                     ; None                                                ; 53.596 ns  ; inst400          ; LedSenhaCorreta3 ; ChaveDo    ;
; N/A                                     ; None                                                ; 53.392 ns  ; inst400          ; ALERTA           ; ClockFPGA  ;
; N/A                                     ; None                                                ; 53.318 ns  ; inst400          ; LedSenhaCorreta3 ; ChaveRe    ;
; N/A                                     ; None                                                ; 51.220 ns  ; inst400          ; LedSenhaCorreta3 ; ClockFPGA  ;
; N/A                                     ; None                                                ; 51.075 ns  ; inst400          ; ALERTA           ; proximo_   ;
; N/A                                     ; None                                                ; 49.129 ns  ; inst400          ; ALERTA           ; reseta_    ;
; N/A                                     ; None                                                ; 48.903 ns  ; inst400          ; LedSenhaCorreta3 ; proximo_   ;
; N/A                                     ; None                                                ; 46.957 ns  ; inst400          ; LedSenhaCorreta3 ; reseta_    ;
; N/A                                     ; None                                                ; 45.800 ns  ; inst355          ; LedSenhaCorreta2 ; confirma_  ;
; N/A                                     ; None                                                ; 44.753 ns  ; inst355          ; LedSenhaCorreta2 ; cancela_   ;
; N/A                                     ; None                                                ; 42.430 ns  ; inst355          ; LedSenhaCorreta2 ; ChaveFa    ;
; N/A                                     ; None                                                ; 41.963 ns  ; inst355          ; LedSenhaCorreta2 ; ChaveMi    ;
; N/A                                     ; None                                                ; 41.798 ns  ; inst355          ; LedSenhaCorreta2 ; ChaveDo    ;
; N/A                                     ; None                                                ; 41.520 ns  ; inst355          ; LedSenhaCorreta2 ; ChaveRe    ;
; N/A                                     ; None                                                ; 39.422 ns  ; inst355          ; LedSenhaCorreta2 ; ClockFPGA  ;
; N/A                                     ; None                                                ; 37.626 ns  ; inst242          ; LedSenhaCorreta  ; confirma_  ;
; N/A                                     ; None                                                ; 37.105 ns  ; inst355          ; LedSenhaCorreta2 ; proximo_   ;
; N/A                                     ; None                                                ; 36.579 ns  ; inst242          ; LedSenhaCorreta  ; cancela_   ;
; N/A                                     ; None                                                ; 35.159 ns  ; inst355          ; LedSenhaCorreta2 ; reseta_    ;
; N/A                                     ; None                                                ; 34.256 ns  ; inst242          ; LedSenhaCorreta  ; ChaveFa    ;
; N/A                                     ; None                                                ; 33.789 ns  ; inst242          ; LedSenhaCorreta  ; ChaveMi    ;
; N/A                                     ; None                                                ; 33.624 ns  ; inst242          ; LedSenhaCorreta  ; ChaveDo    ;
; N/A                                     ; None                                                ; 33.346 ns  ; inst242          ; LedSenhaCorreta  ; ChaveRe    ;
; N/A                                     ; None                                                ; 31.248 ns  ; inst242          ; LedSenhaCorreta  ; ClockFPGA  ;
; N/A                                     ; None                                                ; 28.931 ns  ; inst242          ; LedSenhaCorreta  ; proximo_   ;
; N/A                                     ; None                                                ; 26.985 ns  ; inst242          ; LedSenhaCorreta  ; reseta_    ;
; N/A                                     ; None                                                ; 26.411 ns  ; 74373:inst91|18  ; SEGG             ; confirma_  ;
; N/A                                     ; None                                                ; 26.398 ns  ; 74373:inst109|17 ; SEGF             ; confirma_  ;
; N/A                                     ; None                                                ; 26.324 ns  ; 74373:inst109|14 ; SEGC             ; confirma_  ;
; N/A                                     ; None                                                ; 26.261 ns  ; 74373:inst109|12 ; SEGA             ; confirma_  ;
; N/A                                     ; None                                                ; 26.236 ns  ; 74373:inst91|12  ; SEGA             ; confirma_  ;
; N/A                                     ; None                                                ; 26.219 ns  ; 74373:inst100|16 ; SEGE             ; confirma_  ;
; N/A                                     ; None                                                ; 26.087 ns  ; 74373:inst91|14  ; SEGC             ; confirma_  ;
; N/A                                     ; None                                                ; 26.024 ns  ; 74373:inst91|16  ; SEGE             ; confirma_  ;
; N/A                                     ; None                                                ; 25.989 ns  ; 74373:inst100|12 ; SEGA             ; confirma_  ;
; N/A                                     ; None                                                ; 25.964 ns  ; 74373:inst109|15 ; SEGD             ; confirma_  ;
; N/A                                     ; None                                                ; 25.955 ns  ; inst8            ; DP               ; confirma_  ;
; N/A                                     ; None                                                ; 25.906 ns  ; 74373:inst118|16 ; SEGE             ; confirma_  ;
; N/A                                     ; None                                                ; 25.822 ns  ; 74373:inst100|15 ; SEGD             ; confirma_  ;
; N/A                                     ; None                                                ; 25.664 ns  ; 74373:inst100|14 ; SEGC             ; confirma_  ;
; N/A                                     ; None                                                ; 25.661 ns  ; 74373:inst100|19 ; DP               ; confirma_  ;
; N/A                                     ; None                                                ; 25.655 ns  ; 74373:inst109|16 ; SEGE             ; confirma_  ;
; N/A                                     ; None                                                ; 25.618 ns  ; 74373:inst91|15  ; SEGD             ; confirma_  ;
; N/A                                     ; None                                                ; 25.588 ns  ; 74373:inst118|19 ; DP               ; confirma_  ;
; N/A                                     ; None                                                ; 25.515 ns  ; 74373:inst100|17 ; SEGF             ; confirma_  ;
; N/A                                     ; None                                                ; 25.487 ns  ; 74373:inst109|13 ; SEGB             ; confirma_  ;
; N/A                                     ; None                                                ; 25.343 ns  ; 74373:inst91|13  ; SEGB             ; confirma_  ;
; N/A                                     ; None                                                ; 25.334 ns  ; 74373:inst100|18 ; SEGG             ; confirma_  ;
; N/A                                     ; None                                                ; 25.266 ns  ; 74373:inst100|13 ; SEGB             ; confirma_  ;
; N/A                                     ; None                                                ; 25.257 ns  ; 74373:inst109|19 ; DP               ; confirma_  ;
; N/A                                     ; None                                                ; 25.158 ns  ; 74373:inst118|15 ; SEGD             ; confirma_  ;
; N/A                                     ; None                                                ; 25.046 ns  ; inst8            ; SEGC             ; confirma_  ;
; N/A                                     ; None                                                ; 25.014 ns  ; inst8            ; SEGD             ; confirma_  ;
; N/A                                     ; None                                                ; 24.972 ns  ; 74373:inst91|17  ; SEGF             ; confirma_  ;
; N/A                                     ; None                                                ; 24.971 ns  ; inst8            ; SEGA             ; confirma_  ;
; N/A                                     ; None                                                ; 24.930 ns  ; inst8            ; SEGE             ; confirma_  ;
; N/A                                     ; None                                                ; 24.908 ns  ; inst8            ; DP               ; cancela_   ;
; N/A                                     ; None                                                ; 24.907 ns  ; inst8            ; SEGF             ; confirma_  ;
; N/A                                     ; None                                                ; 24.773 ns  ; 74373:inst109|18 ; SEGG             ; confirma_  ;
; N/A                                     ; None                                                ; 24.724 ns  ; inst8            ; SEGB             ; confirma_  ;
; N/A                                     ; None                                                ; 24.663 ns  ; 74373:inst118|12 ; SEGA             ; confirma_  ;
; N/A                                     ; None                                                ; 24.621 ns  ; 74373:inst91|19  ; DP               ; confirma_  ;
; N/A                                     ; None                                                ; 24.528 ns  ; inst14           ; SEGF             ; confirma_  ;
; N/A                                     ; None                                                ; 24.345 ns  ; inst8            ; SEGG             ; confirma_  ;
; N/A                                     ; None                                                ; 24.230 ns  ; 74373:inst118|14 ; SEGC             ; confirma_  ;
; N/A                                     ; None                                                ; 24.174 ns  ; 74373:inst118|13 ; SEGB             ; confirma_  ;
; N/A                                     ; None                                                ; 24.158 ns  ; 74373:inst118|17 ; SEGF             ; confirma_  ;
; N/A                                     ; None                                                ; 23.999 ns  ; inst8            ; SEGC             ; cancela_   ;
; N/A                                     ; None                                                ; 23.967 ns  ; inst8            ; SEGD             ; cancela_   ;
; N/A                                     ; None                                                ; 23.924 ns  ; inst8            ; SEGA             ; cancela_   ;
; N/A                                     ; None                                                ; 23.883 ns  ; inst8            ; SEGE             ; cancela_   ;
; N/A                                     ; None                                                ; 23.860 ns  ; inst8            ; SEGF             ; cancela_   ;
; N/A                                     ; None                                                ; 23.822 ns  ; inst8            ; LED1             ; confirma_  ;
; N/A                                     ; None                                                ; 23.819 ns  ; inst14           ; DP               ; confirma_  ;
; N/A                                     ; None                                                ; 23.819 ns  ; inst14           ; SEGC             ; confirma_  ;
; N/A                                     ; None                                                ; 23.787 ns  ; inst14           ; SEGD             ; confirma_  ;
; N/A                                     ; None                                                ; 23.677 ns  ; inst14           ; SEGG             ; confirma_  ;
; N/A                                     ; None                                                ; 23.677 ns  ; inst8            ; SEGB             ; cancela_   ;
; N/A                                     ; None                                                ; 23.672 ns  ; inst14           ; SEGE             ; confirma_  ;
; N/A                                     ; None                                                ; 23.632 ns  ; inst14           ; SEGB             ; confirma_  ;
; N/A                                     ; None                                                ; 23.428 ns  ; 74373:inst118|18 ; SEGG             ; confirma_  ;
; N/A                                     ; None                                                ; 23.347 ns  ; inst14           ; SEGA             ; confirma_  ;
; N/A                                     ; None                                                ; 23.298 ns  ; inst8            ; SEGG             ; cancela_   ;
; N/A                                     ; None                                                ; 22.775 ns  ; inst8            ; LED1             ; cancela_   ;
; N/A                                     ; None                                                ; 22.585 ns  ; inst8            ; DP               ; ChaveFa    ;
; N/A                                     ; None                                                ; 22.118 ns  ; inst8            ; DP               ; ChaveMi    ;
; N/A                                     ; None                                                ; 21.953 ns  ; inst8            ; DP               ; ChaveDo    ;
; N/A                                     ; None                                                ; 21.834 ns  ; 74373:inst118|16 ; SEGE             ; proximo_   ;
; N/A                                     ; None                                                ; 21.676 ns  ; inst8            ; SEGC             ; ChaveFa    ;
; N/A                                     ; None                                                ; 21.675 ns  ; inst8            ; DP               ; ChaveRe    ;
; N/A                                     ; None                                                ; 21.644 ns  ; inst8            ; SEGD             ; ChaveFa    ;
; N/A                                     ; None                                                ; 21.640 ns  ; inst49           ; DP               ; ClockFPGA  ;
; N/A                                     ; None                                                ; 21.601 ns  ; inst8            ; SEGA             ; ChaveFa    ;
; N/A                                     ; None                                                ; 21.560 ns  ; inst8            ; SEGE             ; ChaveFa    ;
; N/A                                     ; None                                                ; 21.537 ns  ; inst8            ; SEGF             ; ChaveFa    ;
; N/A                                     ; None                                                ; 21.535 ns  ; 74373:inst109|17 ; SEGF             ; proximo_   ;
; N/A                                     ; None                                                ; 21.516 ns  ; 74373:inst118|19 ; DP               ; proximo_   ;
; N/A                                     ; None                                                ; 21.461 ns  ; 74373:inst109|14 ; SEGC             ; proximo_   ;
; N/A                                     ; None                                                ; 21.453 ns  ; inst14           ; LED2             ; confirma_  ;
; N/A                                     ; None                                                ; 21.398 ns  ; 74373:inst109|12 ; SEGA             ; proximo_   ;
; N/A                                     ; None                                                ; 21.354 ns  ; inst8            ; SEGB             ; ChaveFa    ;
; N/A                                     ; None                                                ; 21.209 ns  ; inst8            ; SEGC             ; ChaveMi    ;
; N/A                                     ; None                                                ; 21.177 ns  ; inst8            ; SEGD             ; ChaveMi    ;
; N/A                                     ; None                                                ; 21.154 ns  ; 74373:inst100|16 ; SEGE             ; proximo_   ;
; N/A                                     ; None                                                ; 21.134 ns  ; inst8            ; SEGA             ; ChaveMi    ;
; N/A                                     ; None                                                ; 21.101 ns  ; 74373:inst109|15 ; SEGD             ; proximo_   ;
; N/A                                     ; None                                                ; 21.093 ns  ; inst8            ; SEGE             ; ChaveMi    ;
; N/A                                     ; None                                                ; 21.086 ns  ; 74373:inst118|15 ; SEGD             ; proximo_   ;
; N/A                                     ; None                                                ; 21.070 ns  ; inst8            ; SEGF             ; ChaveMi    ;
; N/A                                     ; None                                                ; 21.044 ns  ; inst8            ; SEGC             ; ChaveDo    ;
; N/A                                     ; None                                                ; 21.012 ns  ; inst8            ; SEGD             ; ChaveDo    ;
; N/A                                     ; None                                                ; 20.975 ns  ; inst8            ; SEGG             ; ChaveFa    ;
; N/A                                     ; None                                                ; 20.969 ns  ; inst8            ; SEGA             ; ChaveDo    ;
; N/A                                     ; None                                                ; 20.928 ns  ; inst8            ; SEGE             ; ChaveDo    ;
; N/A                                     ; None                                                ; 20.924 ns  ; 74373:inst100|12 ; SEGA             ; proximo_   ;
; N/A                                     ; None                                                ; 20.905 ns  ; inst8            ; SEGF             ; ChaveDo    ;
; N/A                                     ; None                                                ; 20.887 ns  ; inst8            ; SEGB             ; ChaveMi    ;
; N/A                                     ; None                                                ; 20.842 ns  ; inst71           ; DP               ; ClockFPGA  ;
; N/A                                     ; None                                                ; 20.842 ns  ; inst71           ; SEGC             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 20.810 ns  ; inst71           ; SEGD             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 20.792 ns  ; 74373:inst109|16 ; SEGE             ; proximo_   ;
; N/A                                     ; None                                                ; 20.766 ns  ; inst8            ; SEGC             ; ChaveRe    ;
; N/A                                     ; None                                                ; 20.757 ns  ; 74373:inst100|15 ; SEGD             ; proximo_   ;
; N/A                                     ; None                                                ; 20.734 ns  ; inst8            ; SEGD             ; ChaveRe    ;
; N/A                                     ; None                                                ; 20.722 ns  ; inst8            ; SEGB             ; ChaveDo    ;
; N/A                                     ; None                                                ; 20.691 ns  ; inst8            ; SEGA             ; ChaveRe    ;
; N/A                                     ; None                                                ; 20.689 ns  ; inst71           ; SEGE             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 20.650 ns  ; inst8            ; SEGE             ; ChaveRe    ;
; N/A                                     ; None                                                ; 20.641 ns  ; 74373:inst91|18  ; SEGG             ; proximo_   ;
; N/A                                     ; None                                                ; 20.627 ns  ; inst8            ; SEGF             ; ChaveRe    ;
; N/A                                     ; None                                                ; 20.624 ns  ; 74373:inst109|13 ; SEGB             ; proximo_   ;
; N/A                                     ; None                                                ; 20.599 ns  ; 74373:inst100|14 ; SEGC             ; proximo_   ;
; N/A                                     ; None                                                ; 20.596 ns  ; 74373:inst100|19 ; DP               ; proximo_   ;
; N/A                                     ; None                                                ; 20.591 ns  ; 74373:inst118|12 ; SEGA             ; proximo_   ;
; N/A                                     ; None                                                ; 20.508 ns  ; inst8            ; SEGG             ; ChaveMi    ;
; N/A                                     ; None                                                ; 20.466 ns  ; 74373:inst91|12  ; SEGA             ; proximo_   ;
; N/A                                     ; None                                                ; 20.452 ns  ; inst8            ; LED1             ; ChaveFa    ;
; N/A                                     ; None                                                ; 20.450 ns  ; 74373:inst100|17 ; SEGF             ; proximo_   ;
; N/A                                     ; None                                                ; 20.444 ns  ; inst8            ; SEGB             ; ChaveRe    ;
; N/A                                     ; None                                                ; 20.394 ns  ; 74373:inst109|19 ; DP               ; proximo_   ;
; N/A                                     ; None                                                ; 20.391 ns  ; inst72           ; DP               ; ClockFPGA  ;
; N/A                                     ; None                                                ; 20.343 ns  ; inst8            ; SEGG             ; ChaveDo    ;
; N/A                                     ; None                                                ; 20.317 ns  ; 74373:inst91|14  ; SEGC             ; proximo_   ;
; N/A                                     ; None                                                ; 20.269 ns  ; 74373:inst100|18 ; SEGG             ; proximo_   ;
; N/A                                     ; None                                                ; 20.254 ns  ; 74373:inst91|16  ; SEGE             ; proximo_   ;
; N/A                                     ; None                                                ; 20.201 ns  ; 74373:inst100|13 ; SEGB             ; proximo_   ;
; N/A                                     ; None                                                ; 20.158 ns  ; 74373:inst118|14 ; SEGC             ; proximo_   ;
; N/A                                     ; None                                                ; 20.133 ns  ; inst27           ; SEGF             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 20.102 ns  ; 74373:inst118|13 ; SEGB             ; proximo_   ;
; N/A                                     ; None                                                ; 20.086 ns  ; 74373:inst118|17 ; SEGF             ; proximo_   ;
; N/A                                     ; None                                                ; 20.065 ns  ; inst8            ; SEGG             ; ChaveRe    ;
; N/A                                     ; None                                                ; 20.065 ns  ; inst71           ; SEGB             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 20.037 ns  ; inst71           ; SEGF             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.985 ns  ; inst8            ; LED1             ; ChaveMi    ;
; N/A                                     ; None                                                ; 19.910 ns  ; 74373:inst109|18 ; SEGG             ; proximo_   ;
; N/A                                     ; None                                                ; 19.848 ns  ; 74373:inst91|15  ; SEGD             ; proximo_   ;
; N/A                                     ; None                                                ; 19.820 ns  ; inst8            ; LED1             ; ChaveDo    ;
; N/A                                     ; None                                                ; 19.694 ns  ; inst72           ; SEGC             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.662 ns  ; inst72           ; SEGD             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.590 ns  ; inst49           ; SEGC             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.577 ns  ; inst69           ; DP               ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.573 ns  ; 74373:inst91|13  ; SEGB             ; proximo_   ;
; N/A                                     ; None                                                ; 19.558 ns  ; inst49           ; SEGD             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.542 ns  ; inst8            ; LED1             ; ChaveRe    ;
; N/A                                     ; None                                                ; 19.437 ns  ; inst49           ; SEGE             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.424 ns  ; inst27           ; DP               ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.424 ns  ; inst27           ; SEGC             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.410 ns  ; inst70           ; SEGF             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.407 ns  ; inst72           ; SEGE             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.405 ns  ; inst71           ; SEGG             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.397 ns  ; inst71           ; SEGA             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.392 ns  ; inst27           ; SEGD             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.356 ns  ; 74373:inst118|18 ; SEGG             ; proximo_   ;
; N/A                                     ; None                                                ; 19.282 ns  ; inst27           ; SEGG             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.277 ns  ; inst27           ; SEGE             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.237 ns  ; inst27           ; SEGB             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.202 ns  ; 74373:inst91|17  ; SEGF             ; proximo_   ;
; N/A                                     ; None                                                ; 19.166 ns  ; inst25           ; DP               ; ClockFPGA  ;
; N/A                                     ; None                                                ; 19.037 ns  ; inst47           ; DP               ; ClockFPGA  ;
; N/A                                     ; None                                                ; 18.995 ns  ; inst48           ; SEGF             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 18.984 ns  ; inst103          ; ALERTA           ; ClockFPGA  ;
; N/A                                     ; None                                                ; 18.952 ns  ; inst27           ; SEGA             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 18.851 ns  ; 74373:inst91|19  ; DP               ; proximo_   ;
; N/A                                     ; None                                                ; 18.813 ns  ; inst49           ; SEGB             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 18.785 ns  ; inst49           ; SEGF             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 18.759 ns  ; inst72           ; SEGF             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 18.701 ns  ; inst70           ; DP               ; ClockFPGA  ;
; N/A                                     ; None                                                ; 18.701 ns  ; inst70           ; SEGC             ; ClockFPGA  ;
; N/A                                     ; None                                                ; 18.669 ns  ; inst268          ; ALERTA           ; ClockFPGA  ;
; N/A                                     ; None                                                ; 18.669 ns  ; inst70           ; SEGD             ; ClockFPGA  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                  ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+------------------+------------+


+--------------------------------------------------------------------------+
; tpd                                                                      ;
+-------+-------------------+-----------------+--------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To          ;
+-------+-------------------+-----------------+--------------+-------------+
; N/A   ; None              ; 9.644 ns        ; chavemestre_ ; CHAVEMESTRE ;
+-------+-------------------+-----------------+--------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 12 08:50:55 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCofreV2 -c ProjetoCofreV2 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "74373:inst118|12" is a latch
    Warning: Node "74373:inst100|12" is a latch
    Warning: Node "74373:inst109|12" is a latch
    Warning: Node "74373:inst91|12" is a latch
    Warning: Node "74373:inst118|13" is a latch
    Warning: Node "74373:inst109|13" is a latch
    Warning: Node "74373:inst100|13" is a latch
    Warning: Node "74373:inst91|13" is a latch
    Warning: Node "74373:inst118|14" is a latch
    Warning: Node "74373:inst109|14" is a latch
    Warning: Node "74373:inst100|14" is a latch
    Warning: Node "74373:inst91|14" is a latch
    Warning: Node "74373:inst118|15" is a latch
    Warning: Node "74373:inst100|15" is a latch
    Warning: Node "74373:inst109|15" is a latch
    Warning: Node "74373:inst91|15" is a latch
    Warning: Node "74373:inst118|16" is a latch
    Warning: Node "74373:inst109|16" is a latch
    Warning: Node "74373:inst100|16" is a latch
    Warning: Node "74373:inst91|16" is a latch
    Warning: Node "74373:inst118|17" is a latch
    Warning: Node "74373:inst109|17" is a latch
    Warning: Node "74373:inst100|17" is a latch
    Warning: Node "74373:inst91|17" is a latch
    Warning: Node "74373:inst118|18" is a latch
    Warning: Node "74373:inst100|18" is a latch
    Warning: Node "74373:inst109|18" is a latch
    Warning: Node "74373:inst91|18" is a latch
    Warning: Node "74373:inst109|19" is a latch
    Warning: Node "74373:inst118|19" is a latch
    Warning: Node "74373:inst100|19" is a latch
    Warning: Node "74373:inst91|19" is a latch
    Warning: Node "74373:inst142|14" is a latch
    Warning: Node "74373:inst180|14" is a latch
    Warning: Node "74373:inst142|12" is a latch
    Warning: Node "74373:inst180|12" is a latch
    Warning: Node "74373:inst180|17" is a latch
    Warning: Node "74373:inst180|18" is a latch
    Warning: Node "74373:inst142|18" is a latch
    Warning: Node "74373:inst142|17" is a latch
    Warning: Node "74373:inst180|13" is a latch
    Warning: Node "74373:inst142|13" is a latch
    Warning: Node "74373:inst142|15" is a latch
    Warning: Node "74373:inst180|15" is a latch
    Warning: Node "74373:inst158|12" is a latch
    Warning: Node "74373:inst157|12" is a latch
    Warning: Node "74373:inst180|16" is a latch
    Warning: Node "74373:inst142|16" is a latch
    Warning: Node "74373:inst158|14" is a latch
    Warning: Node "74373:inst157|14" is a latch
    Warning: Node "74373:inst158|17" is a latch
    Warning: Node "74373:inst157|17" is a latch
    Warning: Node "74373:inst157|13" is a latch
    Warning: Node "74373:inst158|13" is a latch
    Warning: Node "74373:inst158|18" is a latch
    Warning: Node "74373:inst157|18" is a latch
    Warning: Node "74373:inst158|16" is a latch
    Warning: Node "74373:inst157|15" is a latch
    Warning: Node "74373:inst157|16" is a latch
    Warning: Node "74373:inst158|15" is a latch
    Warning: Node "74373:inst155|14" is a latch
    Warning: Node "74373:inst425|14" is a latch
    Warning: Node "74373:inst425|12" is a latch
    Warning: Node "74373:inst155|12" is a latch
    Warning: Node "74373:inst155|17" is a latch
    Warning: Node "74373:inst155|18" is a latch
    Warning: Node "74373:inst425|17" is a latch
    Warning: Node "74373:inst425|18" is a latch
    Warning: Node "74373:inst425|15" is a latch
    Warning: Node "74373:inst425|13" is a latch
    Warning: Node "74373:inst155|13" is a latch
    Warning: Node "74373:inst155|15" is a latch
    Warning: Node "74373:inst425|16" is a latch
    Warning: Node "74373:inst411|12" is a latch
    Warning: Node "74373:inst155|16" is a latch
    Warning: Node "74373:inst410|12" is a latch
    Warning: Node "74373:inst411|17" is a latch
    Warning: Node "74373:inst411|14" is a latch
    Warning: Node "74373:inst410|17" is a latch
    Warning: Node "74373:inst410|14" is a latch
    Warning: Node "74373:inst411|18" is a latch
    Warning: Node "74373:inst411|13" is a latch
    Warning: Node "74373:inst410|13" is a latch
    Warning: Node "74373:inst410|18" is a latch
    Warning: Node "74373:inst410|15" is a latch
    Warning: Node "74373:inst411|15" is a latch
    Warning: Node "74373:inst411|16" is a latch
    Warning: Node "74373:inst410|16" is a latch
    Warning: Node "74373:inst192|14" is a latch
    Warning: Node "74373:inst192|18" is a latch
    Warning: Node "74373:inst192|16" is a latch
    Warning: Node "74373:inst192|12" is a latch
    Warning: Node "74373:inst192|13" is a latch
    Warning: Node "74373:inst192|17" is a latch
    Warning: Node "74373:inst192|15" is a latch
    Warning: Node "74373:inst187|15" is a latch
    Warning: Node "74373:inst187|16" is a latch
    Warning: Node "74373:inst187|18" is a latch
    Warning: Node "74373:inst187|17" is a latch
    Warning: Node "74373:inst187|13" is a latch
    Warning: Node "74373:inst187|14" is a latch
    Warning: Node "74373:inst187|12" is a latch
    Warning: Node "74373:inst183|16" is a latch
    Warning: Node "74373:inst183|15" is a latch
    Warning: Node "74373:inst183|14" is a latch
    Warning: Node "74373:inst183|17" is a latch
    Warning: Node "74373:inst183|18" is a latch
    Warning: Node "74373:inst183|12" is a latch
    Warning: Node "74373:inst183|13" is a latch
    Warning: Node "74373:inst171|17" is a latch
    Warning: Node "74373:inst171|14" is a latch
    Warning: Node "74373:inst171|13" is a latch
    Warning: Node "74373:inst171|15" is a latch
    Warning: Node "74373:inst171|18" is a latch
    Warning: Node "74373:inst171|16" is a latch
    Warning: Node "74373:inst171|12" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "ClockFPGA" is an undefined clock
    Info: Assuming node "confirma_" is an undefined clock
    Info: Assuming node "reseta_" is an undefined clock
    Info: Assuming node "ChaveRe" is an undefined clock
    Info: Assuming node "ChaveFa" is an undefined clock
    Info: Assuming node "ChaveDo" is an undefined clock
    Info: Assuming node "ChaveMi" is an undefined clock
    Info: Assuming node "cancela_" is an undefined clock
    Info: Assuming node "proximo_" is an undefined clock
    Info: Assuming node "anterior_" is an undefined clock
    Info: Assuming node "chavemestre_" is a latch enable. Will not compute fmax for this pin.
Warning: Found 1120 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "74373:inst171|12" as buffer
    Info: Detected ripple clock "74373:inst171|16" as buffer
    Info: Detected ripple clock "74373:inst171|18" as buffer
    Info: Detected ripple clock "74373:inst171|15" as buffer
    Info: Detected ripple clock "74373:inst171|13" as buffer
    Info: Detected ripple clock "74373:inst171|14" as buffer
    Info: Detected ripple clock "74373:inst171|17" as buffer
    Info: Detected ripple clock "74373:inst183|13" as buffer
    Info: Detected ripple clock "74373:inst183|12" as buffer
    Info: Detected ripple clock "74373:inst183|18" as buffer
    Info: Detected ripple clock "74373:inst183|17" as buffer
    Info: Detected ripple clock "74373:inst183|14" as buffer
    Info: Detected ripple clock "74373:inst183|15" as buffer
    Info: Detected ripple clock "74373:inst183|16" as buffer
    Info: Detected ripple clock "74373:inst187|12" as buffer
    Info: Detected ripple clock "74373:inst187|14" as buffer
    Info: Detected ripple clock "74373:inst187|13" as buffer
    Info: Detected ripple clock "74373:inst187|17" as buffer
    Info: Detected ripple clock "74373:inst187|18" as buffer
    Info: Detected ripple clock "74373:inst187|16" as buffer
    Info: Detected ripple clock "74373:inst187|15" as buffer
    Info: Detected ripple clock "74373:inst192|15" as buffer
    Info: Detected ripple clock "74373:inst192|17" as buffer
    Info: Detected ripple clock "74373:inst192|13" as buffer
    Info: Detected ripple clock "74373:inst192|12" as buffer
    Info: Detected ripple clock "74373:inst192|16" as buffer
    Info: Detected ripple clock "74373:inst192|18" as buffer
    Info: Detected ripple clock "74373:inst192|14" as buffer
    Info: Detected gated clock "inst438~4" as buffer
    Info: Detected gated clock "inst434~4" as buffer
    Info: Detected gated clock "inst439~2" as buffer
    Info: Detected gated clock "inst435~2" as buffer
    Info: Detected gated clock "inst440~2" as buffer
    Info: Detected gated clock "inst436~2" as buffer
    Info: Detected gated clock "inst746~2" as buffer
    Info: Detected gated clock "inst746~1" as buffer
    Info: Detected gated clock "inst747~0" as buffer
    Info: Detected gated clock "inst744~0" as buffer
    Info: Detected gated clock "inst745~0" as buffer
    Info: Detected gated clock "inst403~1" as buffer
    Info: Detected gated clock "inst403~0" as buffer
    Info: Detected gated clock "inst558~1" as buffer
    Info: Detected gated clock "inst558~0" as buffer
    Info: Detected gated clock "inst559~0" as buffer
    Info: Detected gated clock "inst746~0" as buffer
    Info: Detected gated clock "inst560~1" as buffer
    Info: Detected gated clock "inst560~0" as buffer
    Info: Detected gated clock "inst437~0" as buffer
    Info: Detected gated clock "inst433~0" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "inst552" as buffer
    Info: Detected gated clock "inst549" as buffer
    Info: Detected gated clock "inst547" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "inst285" as buffer
    Info: Detected gated clock "inst619" as buffer
    Info: Detected ripple clock "inst354" as buffer
    Info: Detected gated clock "inst618" as buffer
    Info: Detected ripple clock "inst347" as buffer
    Info: Detected gated clock "inst351~0" as buffer
    Info: Detected gated clock "inst591" as buffer
    Info: Detected gated clock "inst614" as buffer
    Info: Detected ripple clock "inst196" as buffer
    Info: Detected ripple clock "inst344" as buffer
    Info: Detected gated clock "inst520" as buffer
    Info: Detected gated clock "inst517" as buffer
    Info: Detected gated clock "inst515" as buffer
    Info: Detected ripple clock "inst521" as buffer
    Info: Detected ripple clock "inst522" as buffer
    Info: Detected gated clock "inst524" as buffer
    Info: Detected ripple clock "inst492" as buffer
    Info: Detected gated clock "inst524~0" as buffer
    Info: Detected gated clock "inst513" as buffer
    Info: Detected ripple clock "inst446" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected ripple clock "inst553" as buffer
    Info: Detected ripple clock "inst554" as buffer
    Info: Detected gated clock "inst745" as buffer
    Info: Detected gated clock "inst556~0" as buffer
    Info: Detected gated clock "inst747" as buffer
    Info: Detected ripple clock "inst389" as buffer
    Info: Detected gated clock "inst399~0" as buffer
    Info: Detected gated clock "inst746" as buffer
    Info: Detected ripple clock "inst376" as buffer
    Info: Detected ripple clock "inst380" as buffer
    Info: Detected gated clock "inst744" as buffer
    Info: Detected ripple clock "inst372" as buffer
    Info: Detected ripple clock "inst526" as buffer
    Info: Detected gated clock "inst555~0" as buffer
    Info: Detected gated clock "inst545" as buffer
    Info: Detected ripple clock "inst503" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "inst487" as buffer
    Info: Detected gated clock "inst485" as buffer
    Info: Detected gated clock "inst478" as buffer
    Info: Detected ripple clock "inst443" as buffer
    Info: Detected ripple clock "inst489" as buffer
    Info: Detected ripple clock "inst444" as buffer
    Info: Detected gated clock "inst482~0" as buffer
    Info: Detected gated clock "inst483" as buffer
    Info: Detected ripple clock "inst441" as buffer
    Info: Detected gated clock "inst560" as buffer
    Info: Detected ripple clock "inst198" as buffer
    Info: Detected gated clock "inst241" as buffer
    Info: Detected gated clock "inst403" as buffer
    Info: Detected gated clock "inst558" as buffer
    Info: Detected ripple clock "inst184" as buffer
    Info: Detected gated clock "inst559" as buffer
    Info: Detected ripple clock "inst190" as buffer
    Info: Detected ripple clock "inst194" as buffer
    Info: Detected gated clock "inst241~0" as buffer
    Info: Detected ripple clock "inst172" as buffer
    Info: Detected gated clock "inst333" as buffer
    Info: Detected ripple clock "inst120" as buffer
    Info: Detected gated clock "inst334" as buffer
    Info: Detected ripple clock "inst122" as buffer
    Info: Detected gated clock "inst335" as buffer
    Info: Detected ripple clock "inst124" as buffer
    Info: Detected gated clock "inst336" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~8" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~7" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~5" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~0" as buffer
    Info: Detected ripple clock "inst126" as buffer
    Info: Detected ripple clock "inst63" as buffer
    Info: Detected gated clock "inst287" as buffer
    Info: Detected ripple clock "inst216" as buffer
    Info: Detected ripple clock "inst452" as buffer
    Info: Detected ripple clock "inst451" as buffer
    Info: Detected ripple clock "inst450" as buffer
    Info: Detected gated clock "inst469" as buffer
    Info: Detected ripple clock "inst449" as buffer
    Info: Detected gated clock "inst139" as buffer
    Info: Detected gated clock "inst523" as buffer
    Info: Detected ripple clock "inst355" as buffer
    Info: Detected gated clock "inst291" as buffer
    Info: Detected ripple clock "inst343" as buffer
    Info: Detected gated clock "inst295" as buffer
    Info: Detected gated clock "inst556" as buffer
    Info: Detected gated clock "inst221" as buffer
    Info: Detected ripple clock "inst234" as buffer
    Info: Detected gated clock "inst289" as buffer
    Info: Detected gated clock "inst481" as buffer
    Info: Detected ripple clock "inst242" as buffer
    Info: Detected ripple clock "inst71" as buffer
    Info: Detected gated clock "inst110" as buffer
    Info: Detected ripple clock "inst215" as buffer
    Info: Detected ripple clock "inst48" as buffer
    Info: Detected ripple clock "inst14" as buffer
    Info: Detected gated clock "inst101~0" as buffer
    Info: Detected ripple clock "inst214" as buffer
    Info: Detected ripple clock "inst70" as buffer
    Info: Detected gated clock "inst92" as buffer
    Info: Detected ripple clock "inst72" as buffer
    Info: Detected ripple clock "inst69" as buffer
    Info: Detected ripple clock "inst49" as buffer
    Info: Detected ripple clock "inst47" as buffer
    Info: Detected ripple clock "inst213" as buffer
    Info: Detected ripple clock "inst299" as buffer
    Info: Detected ripple clock "inst3" as buffer
    Info: Detected gated clock "inst9" as buffer
    Info: Detected ripple clock "inst298" as buffer
    Info: Detected ripple clock "inst2" as buffer
    Info: Detected gated clock "inst303" as buffer
    Info: Detected gated clock "inst796" as buffer
    Info: Detected ripple clock "inst8" as buffer
    Info: Detected ripple clock "inst27" as buffer
    Info: Detected ripple clock "inst25" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[24]" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[21]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[16]" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[15]" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[24]" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[21]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[16]" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[15]" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[24]" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[21]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[16]" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[15]" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "clock3hz:inst759|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[17]" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "clock3hz:inst750|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[16]" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[17]" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[17]" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[9]" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "clock3hz:inst770|lpm_counter:lpm_counter_component|cntr_8hj:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[17]" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[15]" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[12]" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[11]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[17]" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[18]" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[18]" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[29]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella28~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella28~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[28]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella27~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella27~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[27]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella26~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella26~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[26]" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[25]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella24~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[24]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella23~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella23~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[23]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella22~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella22~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[22]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella21~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella21~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[21]" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[20]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella19~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[19]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[18]" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella14~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[14]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[11]" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[10]" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "clockbuzzer1k:inst111|lpm_counter:lpm_counter_component|cntr_2ej:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "clockbuzzer:inst272|lpm_counter:lpm_counter_component|cntr_ldj:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "BuzzerRe:inst37|lpm_counter:lpm_counter_component|cntr_7ej:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "BuzzerFa:inst112|lpm_counter:lpm_counter_component|cntr_rdj:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "BuzzerMi:inst94|lpm_counter:lpm_counter_component|cntr_dej:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "BuzzerDo:inst|lpm_counter:lpm_counter_component|cntr_hej:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella29~COUT" as buffer
    Info: Detected gated clock "clock1hz:inst281|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella29~COUT" as buffer
Info: Clock "ClockFPGA" has Internal fmax of 34.13 MHz between source register "inst380" and destination register "inst389" (period= 29.296 ns)
    Info: + Longest register to register delay is 0.902 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
        Info: 2: + IC(0.787 ns) + CELL(0.115 ns) = 0.902 ns; Loc. = LC_X17_Y6_N8; Fanout = 1; REG Node = 'inst389'
        Info: Total cell delay = 0.115 ns ( 12.75 % )
        Info: Total interconnect delay = 0.787 ns ( 87.25 % )
    Info: - Smallest clock skew is -28.133 ns
        Info: + Shortest clock path from clock "ClockFPGA" to destination register is 12.259 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 360; CLK Node = 'ClockFPGA'
            Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y8_N4; Fanout = 3; REG Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[29]'
            Info: 3: + IC(0.519 ns) + CELL(0.583 ns) = 4.066 ns; Loc. = LC_X8_Y8_N4; Fanout = 1; COMB Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella29~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 4.687 ns; Loc. = LC_X8_Y8_N5; Fanout = 35; COMB Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|modulus_trigger'
            Info: 5: + IC(2.088 ns) + CELL(0.935 ns) = 7.710 ns; Loc. = LC_X17_Y7_N0; Fanout = 35; REG Node = 'inst72'
            Info: 6: + IC(0.863 ns) + CELL(0.292 ns) = 8.865 ns; Loc. = LC_X16_Y7_N3; Fanout = 3; REG Node = '74373:inst192|15'
            Info: 7: + IC(1.301 ns) + CELL(0.114 ns) = 10.280 ns; Loc. = LC_X17_Y5_N0; Fanout = 1; COMB Node = 'inst747'
            Info: 8: + IC(1.268 ns) + CELL(0.711 ns) = 12.259 ns; Loc. = LC_X17_Y6_N8; Fanout = 1; REG Node = 'inst389'
            Info: Total cell delay = 5.660 ns ( 46.17 % )
            Info: Total interconnect delay = 6.599 ns ( 53.83 % )
        Info: - Longest clock path from clock "ClockFPGA" to source register is 40.392 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 360; CLK Node = 'ClockFPGA'
            Info: 2: + IC(0.588 ns) + CELL(0.935 ns) = 2.992 ns; Loc. = LC_X8_Y10_N5; Fanout = 4; REG Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[10]'
            Info: 3: + IC(1.267 ns) + CELL(0.590 ns) = 4.849 ns; Loc. = LC_X8_Y11_N3; Fanout = 1; COMB Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2'
            Info: 4: + IC(0.417 ns) + CELL(0.442 ns) = 5.708 ns; Loc. = LC_X8_Y11_N4; Fanout = 1; COMB Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4'
            Info: 5: + IC(1.219 ns) + CELL(0.114 ns) = 7.041 ns; Loc. = LC_X8_Y8_N6; Fanout = 1; COMB Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]'
            Info: 6: + IC(0.427 ns) + CELL(0.114 ns) = 7.582 ns; Loc. = LC_X8_Y8_N5; Fanout = 35; COMB Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|modulus_trigger'
            Info: 7: + IC(2.350 ns) + CELL(0.935 ns) = 10.867 ns; Loc. = LC_X17_Y9_N7; Fanout = 4; REG Node = 'inst69'
            Info: 8: + IC(1.302 ns) + CELL(0.292 ns) = 12.461 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 9: + IC(1.702 ns) + CELL(0.292 ns) = 14.455 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 10: + IC(1.703 ns) + CELL(0.442 ns) = 16.600 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 11: + IC(1.606 ns) + CELL(0.442 ns) = 18.648 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 12: + IC(1.281 ns) + CELL(0.935 ns) = 20.864 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 13: + IC(1.150 ns) + CELL(0.590 ns) = 22.604 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 14: + IC(1.267 ns) + CELL(0.292 ns) = 24.163 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 15: + IC(0.729 ns) + CELL(0.935 ns) = 25.827 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 16: + IC(1.769 ns) + CELL(0.590 ns) = 28.186 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 17: + IC(1.357 ns) + CELL(0.935 ns) = 30.478 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 18: + IC(1.143 ns) + CELL(0.114 ns) = 31.735 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 19: + IC(0.427 ns) + CELL(0.114 ns) = 32.276 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 20: + IC(1.269 ns) + CELL(0.935 ns) = 34.480 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 21: + IC(2.069 ns) + CELL(0.590 ns) = 37.139 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'inst746~1'
            Info: 22: + IC(0.403 ns) + CELL(0.442 ns) = 37.984 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'inst746'
            Info: 23: + IC(1.697 ns) + CELL(0.711 ns) = 40.392 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
            Info: Total cell delay = 13.250 ns ( 32.80 % )
            Info: Total interconnect delay = 27.142 ns ( 67.20 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "confirma_" has Internal fmax of 27.14 MHz between source register "inst376" and destination register "inst380" (period= 36.842 ns)
    Info: + Longest register to register delay is 1.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: 2: + IC(1.138 ns) + CELL(0.309 ns) = 1.447 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
        Info: Total cell delay = 0.309 ns ( 21.35 % )
        Info: Total interconnect delay = 1.138 ns ( 78.65 % )
    Info: - Smallest clock skew is -35.134 ns
        Info: + Shortest clock path from clock "confirma_" to destination register is 11.918 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_36; Fanout = 1; CLK Node = 'confirma_'
            Info: 2: + IC(2.066 ns) + CELL(0.292 ns) = 3.833 ns; Loc. = LC_X17_Y3_N2; Fanout = 1; COMB Node = 'inst291'
            Info: 3: + IC(1.851 ns) + CELL(0.935 ns) = 6.619 ns; Loc. = LC_X12_Y4_N5; Fanout = 25; REG Node = 'inst343'
            Info: 4: + IC(1.754 ns) + CELL(0.292 ns) = 8.665 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'inst746~1'
            Info: 5: + IC(0.403 ns) + CELL(0.442 ns) = 9.510 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'inst746'
            Info: 6: + IC(1.697 ns) + CELL(0.711 ns) = 11.918 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
            Info: Total cell delay = 4.147 ns ( 34.80 % )
            Info: Total interconnect delay = 7.771 ns ( 65.20 % )
        Info: - Longest clock path from clock "confirma_" to source register is 47.052 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_36; Fanout = 1; CLK Node = 'confirma_'
            Info: 2: + IC(2.066 ns) + CELL(0.292 ns) = 3.833 ns; Loc. = LC_X17_Y3_N2; Fanout = 1; COMB Node = 'inst291'
            Info: 3: + IC(1.851 ns) + CELL(0.935 ns) = 6.619 ns; Loc. = LC_X12_Y4_N5; Fanout = 25; REG Node = 'inst343'
            Info: 4: + IC(4.405 ns) + CELL(0.935 ns) = 11.959 ns; Loc. = LC_X20_Y8_N8; Fanout = 13; REG Node = 'inst214'
            Info: 5: + IC(2.054 ns) + CELL(0.590 ns) = 14.603 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 6: + IC(1.164 ns) + CELL(0.935 ns) = 16.702 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 7: + IC(1.299 ns) + CELL(0.292 ns) = 18.293 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 8: + IC(0.432 ns) + CELL(0.114 ns) = 18.839 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 9: + IC(1.702 ns) + CELL(0.292 ns) = 20.833 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 10: + IC(1.703 ns) + CELL(0.442 ns) = 22.978 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 11: + IC(1.606 ns) + CELL(0.442 ns) = 25.026 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 12: + IC(1.281 ns) + CELL(0.935 ns) = 27.242 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 13: + IC(1.150 ns) + CELL(0.590 ns) = 28.982 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 14: + IC(1.267 ns) + CELL(0.292 ns) = 30.541 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 15: + IC(0.729 ns) + CELL(0.935 ns) = 32.205 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 16: + IC(1.769 ns) + CELL(0.590 ns) = 34.564 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 17: + IC(1.357 ns) + CELL(0.935 ns) = 36.856 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 18: + IC(1.143 ns) + CELL(0.114 ns) = 38.113 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 19: + IC(0.427 ns) + CELL(0.114 ns) = 38.654 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 20: + IC(1.269 ns) + CELL(0.935 ns) = 40.858 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 21: + IC(2.454 ns) + CELL(0.292 ns) = 43.604 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 22: + IC(1.176 ns) + CELL(0.292 ns) = 45.072 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 23: + IC(1.269 ns) + CELL(0.711 ns) = 47.052 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 13.479 ns ( 28.65 % )
            Info: Total interconnect delay = 33.573 ns ( 71.35 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "reseta_" has Internal fmax of 56.93 MHz between source register "inst8" and destination register "74373:inst157|18" (period= 17.564 ns)
    Info: + Longest register to register delay is 5.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
        Info: 2: + IC(1.299 ns) + CELL(0.292 ns) = 1.591 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
        Info: 3: + IC(0.432 ns) + CELL(0.114 ns) = 2.137 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
        Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.433 ns; Loc. = LC_X18_Y7_N2; Fanout = 15; COMB Node = '74373:inst91|67~3'
        Info: 5: + IC(1.287 ns) + CELL(0.292 ns) = 4.012 ns; Loc. = LC_X18_Y9_N2; Fanout = 8; COMB Node = '74373:inst91|73~3'
        Info: 6: + IC(1.604 ns) + CELL(0.292 ns) = 5.908 ns; Loc. = LC_X20_Y6_N9; Fanout = 1; REG Node = '74373:inst157|18'
        Info: Total cell delay = 1.104 ns ( 18.69 % )
        Info: Total interconnect delay = 4.804 ns ( 81.31 % )
    Info: - Smallest clock skew is -1.027 ns
        Info: + Shortest clock path from clock "reseta_" to destination register is 4.810 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_42; Fanout = 39; CLK Node = 'reseta_'
            Info: 2: + IC(1.806 ns) + CELL(0.114 ns) = 3.395 ns; Loc. = LC_X19_Y8_N2; Fanout = 7; COMB Node = 'inst439~2'
            Info: 3: + IC(1.301 ns) + CELL(0.114 ns) = 4.810 ns; Loc. = LC_X20_Y6_N9; Fanout = 1; REG Node = '74373:inst157|18'
            Info: Total cell delay = 1.703 ns ( 35.41 % )
            Info: Total interconnect delay = 3.107 ns ( 64.59 % )
        Info: - Longest clock path from clock "reseta_" to source register is 5.837 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_42; Fanout = 39; CLK Node = 'reseta_'
            Info: 2: + IC(1.654 ns) + CELL(0.292 ns) = 3.421 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 3: + IC(0.427 ns) + CELL(0.114 ns) = 3.962 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 4: + IC(1.164 ns) + CELL(0.711 ns) = 5.837 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: Total cell delay = 2.592 ns ( 44.41 % )
            Info: Total interconnect delay = 3.245 ns ( 55.59 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 1.623 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "ChaveRe" has Internal fmax of 34.78 MHz between source register "inst376" and destination register "inst380" (period= 28.752 ns)
    Info: + Longest register to register delay is 1.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: 2: + IC(1.138 ns) + CELL(0.309 ns) = 1.447 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
        Info: Total cell delay = 0.309 ns ( 21.35 % )
        Info: Total interconnect delay = 1.138 ns ( 78.65 % )
    Info: - Smallest clock skew is -27.044 ns
        Info: + Shortest clock path from clock "ChaveRe" to destination register is 15.728 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_39; Fanout = 14; CLK Node = 'ChaveRe'
            Info: 2: + IC(1.349 ns) + CELL(0.442 ns) = 3.266 ns; Loc. = LC_X17_Y1_N4; Fanout = 1; COMB Node = 'inst517'
            Info: 3: + IC(0.465 ns) + CELL(0.935 ns) = 4.666 ns; Loc. = LC_X17_Y1_N9; Fanout = 3; REG Node = 'inst522'
            Info: 4: + IC(0.536 ns) + CELL(0.590 ns) = 5.792 ns; Loc. = LC_X17_Y1_N6; Fanout = 1; COMB Node = 'inst524'
            Info: 5: + IC(1.230 ns) + CELL(0.590 ns) = 7.612 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 6: + IC(1.269 ns) + CELL(0.935 ns) = 9.816 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 7: + IC(2.069 ns) + CELL(0.590 ns) = 12.475 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'inst746~1'
            Info: 8: + IC(0.403 ns) + CELL(0.442 ns) = 13.320 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'inst746'
            Info: 9: + IC(1.697 ns) + CELL(0.711 ns) = 15.728 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
            Info: Total cell delay = 6.710 ns ( 42.66 % )
            Info: Total interconnect delay = 9.018 ns ( 57.34 % )
        Info: - Longest clock path from clock "ChaveRe" to source register is 42.772 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_39; Fanout = 14; CLK Node = 'ChaveRe'
            Info: 2: + IC(1.345 ns) + CELL(0.114 ns) = 2.934 ns; Loc. = LC_X17_Y2_N3; Fanout = 4; COMB Node = 'inst469'
            Info: 3: + IC(0.730 ns) + CELL(0.935 ns) = 4.599 ns; Loc. = LC_X18_Y2_N9; Fanout = 6; REG Node = 'inst449'
            Info: 4: + IC(0.571 ns) + CELL(0.292 ns) = 5.462 ns; Loc. = LC_X18_Y2_N8; Fanout = 1; COMB Node = 'inst139'
            Info: 5: + IC(1.637 ns) + CELL(0.935 ns) = 8.034 ns; Loc. = LC_X15_Y3_N2; Fanout = 10; REG Node = 'inst213'
            Info: 6: + IC(1.306 ns) + CELL(0.442 ns) = 9.782 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 10.323 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 8: + IC(1.164 ns) + CELL(0.935 ns) = 12.422 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 9: + IC(1.299 ns) + CELL(0.292 ns) = 14.013 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 10: + IC(0.432 ns) + CELL(0.114 ns) = 14.559 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 11: + IC(1.702 ns) + CELL(0.292 ns) = 16.553 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 12: + IC(1.703 ns) + CELL(0.442 ns) = 18.698 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 13: + IC(1.606 ns) + CELL(0.442 ns) = 20.746 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 14: + IC(1.281 ns) + CELL(0.935 ns) = 22.962 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 15: + IC(1.150 ns) + CELL(0.590 ns) = 24.702 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 16: + IC(1.267 ns) + CELL(0.292 ns) = 26.261 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 17: + IC(0.729 ns) + CELL(0.935 ns) = 27.925 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 18: + IC(1.769 ns) + CELL(0.590 ns) = 30.284 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 19: + IC(1.357 ns) + CELL(0.935 ns) = 32.576 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 20: + IC(1.143 ns) + CELL(0.114 ns) = 33.833 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 21: + IC(0.427 ns) + CELL(0.114 ns) = 34.374 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 22: + IC(1.269 ns) + CELL(0.935 ns) = 36.578 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 23: + IC(2.454 ns) + CELL(0.292 ns) = 39.324 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 24: + IC(1.176 ns) + CELL(0.292 ns) = 40.792 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 25: + IC(1.269 ns) + CELL(0.711 ns) = 42.772 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 13.559 ns ( 31.70 % )
            Info: Total interconnect delay = 29.213 ns ( 68.30 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "ChaveFa" has Internal fmax of 34.95 MHz between source register "inst376" and destination register "inst380" (period= 28.609 ns)
    Info: + Longest register to register delay is 1.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: 2: + IC(1.138 ns) + CELL(0.309 ns) = 1.447 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
        Info: Total cell delay = 0.309 ns ( 21.35 % )
        Info: Total interconnect delay = 1.138 ns ( 78.65 % )
    Info: - Smallest clock skew is -26.901 ns
        Info: + Shortest clock path from clock "ChaveFa" to destination register is 16.781 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 7; CLK Node = 'ChaveFa'
            Info: 2: + IC(2.036 ns) + CELL(0.442 ns) = 3.953 ns; Loc. = LC_X18_Y1_N6; Fanout = 1; COMB Node = 'inst513'
            Info: 3: + IC(0.462 ns) + CELL(0.935 ns) = 5.350 ns; Loc. = LC_X18_Y1_N9; Fanout = 4; REG Node = 'inst446'
            Info: 4: + IC(0.757 ns) + CELL(0.442 ns) = 6.549 ns; Loc. = LC_X17_Y1_N5; Fanout = 1; COMB Node = 'inst524~0'
            Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 6.845 ns; Loc. = LC_X17_Y1_N6; Fanout = 1; COMB Node = 'inst524'
            Info: 6: + IC(1.230 ns) + CELL(0.590 ns) = 8.665 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 7: + IC(1.269 ns) + CELL(0.935 ns) = 10.869 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 8: + IC(2.069 ns) + CELL(0.590 ns) = 13.528 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'inst746~1'
            Info: 9: + IC(0.403 ns) + CELL(0.442 ns) = 14.373 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'inst746'
            Info: 10: + IC(1.697 ns) + CELL(0.711 ns) = 16.781 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
            Info: Total cell delay = 6.676 ns ( 39.78 % )
            Info: Total interconnect delay = 10.105 ns ( 60.22 % )
        Info: - Longest clock path from clock "ChaveFa" to source register is 43.682 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 7; CLK Node = 'ChaveFa'
            Info: 2: + IC(2.077 ns) + CELL(0.292 ns) = 3.844 ns; Loc. = LC_X17_Y2_N3; Fanout = 4; COMB Node = 'inst469'
            Info: 3: + IC(0.730 ns) + CELL(0.935 ns) = 5.509 ns; Loc. = LC_X18_Y2_N9; Fanout = 6; REG Node = 'inst449'
            Info: 4: + IC(0.571 ns) + CELL(0.292 ns) = 6.372 ns; Loc. = LC_X18_Y2_N8; Fanout = 1; COMB Node = 'inst139'
            Info: 5: + IC(1.637 ns) + CELL(0.935 ns) = 8.944 ns; Loc. = LC_X15_Y3_N2; Fanout = 10; REG Node = 'inst213'
            Info: 6: + IC(1.306 ns) + CELL(0.442 ns) = 10.692 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 11.233 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 8: + IC(1.164 ns) + CELL(0.935 ns) = 13.332 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 9: + IC(1.299 ns) + CELL(0.292 ns) = 14.923 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 10: + IC(0.432 ns) + CELL(0.114 ns) = 15.469 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 11: + IC(1.702 ns) + CELL(0.292 ns) = 17.463 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 12: + IC(1.703 ns) + CELL(0.442 ns) = 19.608 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 13: + IC(1.606 ns) + CELL(0.442 ns) = 21.656 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 14: + IC(1.281 ns) + CELL(0.935 ns) = 23.872 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 15: + IC(1.150 ns) + CELL(0.590 ns) = 25.612 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 16: + IC(1.267 ns) + CELL(0.292 ns) = 27.171 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 17: + IC(0.729 ns) + CELL(0.935 ns) = 28.835 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 18: + IC(1.769 ns) + CELL(0.590 ns) = 31.194 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 19: + IC(1.357 ns) + CELL(0.935 ns) = 33.486 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 20: + IC(1.143 ns) + CELL(0.114 ns) = 34.743 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 21: + IC(0.427 ns) + CELL(0.114 ns) = 35.284 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 22: + IC(1.269 ns) + CELL(0.935 ns) = 37.488 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 23: + IC(2.454 ns) + CELL(0.292 ns) = 40.234 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 24: + IC(1.176 ns) + CELL(0.292 ns) = 41.702 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 25: + IC(1.269 ns) + CELL(0.711 ns) = 43.682 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 13.737 ns ( 31.45 % )
            Info: Total interconnect delay = 29.945 ns ( 68.55 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "ChaveDo" has Internal fmax of 33.19 MHz between source register "inst376" and destination register "inst380" (period= 30.127 ns)
    Info: + Longest register to register delay is 1.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: 2: + IC(1.138 ns) + CELL(0.309 ns) = 1.447 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
        Info: Total cell delay = 0.309 ns ( 21.35 % )
        Info: Total interconnect delay = 1.138 ns ( 78.65 % )
    Info: - Smallest clock skew is -28.419 ns
        Info: + Shortest clock path from clock "ChaveDo" to destination register is 14.631 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_40; Fanout = 7; CLK Node = 'ChaveDo'
            Info: 2: + IC(1.336 ns) + CELL(0.114 ns) = 2.925 ns; Loc. = LC_X17_Y1_N1; Fanout = 1; COMB Node = 'inst520'
            Info: 3: + IC(0.457 ns) + CELL(0.935 ns) = 4.317 ns; Loc. = LC_X17_Y1_N6; Fanout = 2; REG Node = 'inst521'
            Info: 4: + IC(0.000 ns) + CELL(0.378 ns) = 4.695 ns; Loc. = LC_X17_Y1_N6; Fanout = 1; COMB Node = 'inst524'
            Info: 5: + IC(1.230 ns) + CELL(0.590 ns) = 6.515 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 6: + IC(1.269 ns) + CELL(0.935 ns) = 8.719 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 7: + IC(2.069 ns) + CELL(0.590 ns) = 11.378 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'inst746~1'
            Info: 8: + IC(0.403 ns) + CELL(0.442 ns) = 12.223 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'inst746'
            Info: 9: + IC(1.697 ns) + CELL(0.711 ns) = 14.631 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
            Info: Total cell delay = 6.170 ns ( 42.17 % )
            Info: Total interconnect delay = 8.461 ns ( 57.83 % )
        Info: - Longest clock path from clock "ChaveDo" to source register is 43.050 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_40; Fanout = 7; CLK Node = 'ChaveDo'
            Info: 2: + IC(1.295 ns) + CELL(0.442 ns) = 3.212 ns; Loc. = LC_X17_Y2_N3; Fanout = 4; COMB Node = 'inst469'
            Info: 3: + IC(0.730 ns) + CELL(0.935 ns) = 4.877 ns; Loc. = LC_X18_Y2_N9; Fanout = 6; REG Node = 'inst449'
            Info: 4: + IC(0.571 ns) + CELL(0.292 ns) = 5.740 ns; Loc. = LC_X18_Y2_N8; Fanout = 1; COMB Node = 'inst139'
            Info: 5: + IC(1.637 ns) + CELL(0.935 ns) = 8.312 ns; Loc. = LC_X15_Y3_N2; Fanout = 10; REG Node = 'inst213'
            Info: 6: + IC(1.306 ns) + CELL(0.442 ns) = 10.060 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 10.601 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 8: + IC(1.164 ns) + CELL(0.935 ns) = 12.700 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 9: + IC(1.299 ns) + CELL(0.292 ns) = 14.291 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 10: + IC(0.432 ns) + CELL(0.114 ns) = 14.837 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 11: + IC(1.702 ns) + CELL(0.292 ns) = 16.831 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 12: + IC(1.703 ns) + CELL(0.442 ns) = 18.976 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 13: + IC(1.606 ns) + CELL(0.442 ns) = 21.024 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 14: + IC(1.281 ns) + CELL(0.935 ns) = 23.240 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 15: + IC(1.150 ns) + CELL(0.590 ns) = 24.980 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 16: + IC(1.267 ns) + CELL(0.292 ns) = 26.539 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 17: + IC(0.729 ns) + CELL(0.935 ns) = 28.203 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 18: + IC(1.769 ns) + CELL(0.590 ns) = 30.562 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 19: + IC(1.357 ns) + CELL(0.935 ns) = 32.854 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 20: + IC(1.143 ns) + CELL(0.114 ns) = 34.111 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 21: + IC(0.427 ns) + CELL(0.114 ns) = 34.652 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 22: + IC(1.269 ns) + CELL(0.935 ns) = 36.856 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 23: + IC(2.454 ns) + CELL(0.292 ns) = 39.602 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 24: + IC(1.176 ns) + CELL(0.292 ns) = 41.070 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 25: + IC(1.269 ns) + CELL(0.711 ns) = 43.050 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 13.887 ns ( 32.26 % )
            Info: Total interconnect delay = 29.163 ns ( 67.74 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "ChaveMi" has Internal fmax of 35.93 MHz between source register "inst376" and destination register "inst380" (period= 27.831 ns)
    Info: + Longest register to register delay is 1.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: 2: + IC(1.138 ns) + CELL(0.309 ns) = 1.447 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
        Info: Total cell delay = 0.309 ns ( 21.35 % )
        Info: Total interconnect delay = 1.138 ns ( 78.65 % )
    Info: - Smallest clock skew is -26.123 ns
        Info: + Shortest clock path from clock "ChaveMi" to destination register is 17.092 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_38; Fanout = 14; CLK Node = 'ChaveMi'
            Info: 2: + IC(1.636 ns) + CELL(0.292 ns) = 3.403 ns; Loc. = LC_X18_Y2_N1; Fanout = 1; COMB Node = 'inst515'
            Info: 3: + IC(1.152 ns) + CELL(0.935 ns) = 5.490 ns; Loc. = LC_X18_Y1_N7; Fanout = 3; REG Node = 'inst492'
            Info: 4: + IC(0.780 ns) + CELL(0.590 ns) = 6.860 ns; Loc. = LC_X17_Y1_N5; Fanout = 1; COMB Node = 'inst524~0'
            Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 7.156 ns; Loc. = LC_X17_Y1_N6; Fanout = 1; COMB Node = 'inst524'
            Info: 6: + IC(1.230 ns) + CELL(0.590 ns) = 8.976 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 7: + IC(1.269 ns) + CELL(0.935 ns) = 11.180 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 8: + IC(2.069 ns) + CELL(0.590 ns) = 13.839 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'inst746~1'
            Info: 9: + IC(0.403 ns) + CELL(0.442 ns) = 14.684 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'inst746'
            Info: 10: + IC(1.697 ns) + CELL(0.711 ns) = 17.092 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
            Info: Total cell delay = 6.674 ns ( 39.05 % )
            Info: Total interconnect delay = 10.418 ns ( 60.95 % )
        Info: - Longest clock path from clock "ChaveMi" to source register is 43.215 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_38; Fanout = 14; CLK Node = 'ChaveMi'
            Info: 2: + IC(1.312 ns) + CELL(0.590 ns) = 3.377 ns; Loc. = LC_X17_Y2_N3; Fanout = 4; COMB Node = 'inst469'
            Info: 3: + IC(0.730 ns) + CELL(0.935 ns) = 5.042 ns; Loc. = LC_X18_Y2_N9; Fanout = 6; REG Node = 'inst449'
            Info: 4: + IC(0.571 ns) + CELL(0.292 ns) = 5.905 ns; Loc. = LC_X18_Y2_N8; Fanout = 1; COMB Node = 'inst139'
            Info: 5: + IC(1.637 ns) + CELL(0.935 ns) = 8.477 ns; Loc. = LC_X15_Y3_N2; Fanout = 10; REG Node = 'inst213'
            Info: 6: + IC(1.306 ns) + CELL(0.442 ns) = 10.225 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 10.766 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 8: + IC(1.164 ns) + CELL(0.935 ns) = 12.865 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 9: + IC(1.299 ns) + CELL(0.292 ns) = 14.456 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 10: + IC(0.432 ns) + CELL(0.114 ns) = 15.002 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 11: + IC(1.702 ns) + CELL(0.292 ns) = 16.996 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 12: + IC(1.703 ns) + CELL(0.442 ns) = 19.141 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 13: + IC(1.606 ns) + CELL(0.442 ns) = 21.189 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 14: + IC(1.281 ns) + CELL(0.935 ns) = 23.405 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 15: + IC(1.150 ns) + CELL(0.590 ns) = 25.145 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 16: + IC(1.267 ns) + CELL(0.292 ns) = 26.704 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 17: + IC(0.729 ns) + CELL(0.935 ns) = 28.368 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 18: + IC(1.769 ns) + CELL(0.590 ns) = 30.727 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 19: + IC(1.357 ns) + CELL(0.935 ns) = 33.019 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 20: + IC(1.143 ns) + CELL(0.114 ns) = 34.276 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 21: + IC(0.427 ns) + CELL(0.114 ns) = 34.817 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 22: + IC(1.269 ns) + CELL(0.935 ns) = 37.021 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 23: + IC(2.454 ns) + CELL(0.292 ns) = 39.767 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 24: + IC(1.176 ns) + CELL(0.292 ns) = 41.235 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 25: + IC(1.269 ns) + CELL(0.711 ns) = 43.215 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 14.035 ns ( 32.48 % )
            Info: Total interconnect delay = 29.180 ns ( 67.52 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "cancela_" has Internal fmax of 50.0 MHz between source register "inst376" and destination register "inst380" (period= 20.0 ns)
    Info: + Longest register to register delay is 1.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: 2: + IC(1.138 ns) + CELL(0.309 ns) = 1.447 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
        Info: Total cell delay = 0.309 ns ( 21.35 % )
        Info: Total interconnect delay = 1.138 ns ( 78.65 % )
    Info: - Smallest clock skew is -18.292 ns
        Info: + Shortest clock path from clock "cancela_" to destination register is 27.713 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_41; Fanout = 1; CLK Node = 'cancela_'
            Info: 2: + IC(1.622 ns) + CELL(0.292 ns) = 3.389 ns; Loc. = LC_X17_Y3_N5; Fanout = 1; COMB Node = 'inst295'
            Info: 3: + IC(2.024 ns) + CELL(0.935 ns) = 6.348 ns; Loc. = LC_X8_Y6_N2; Fanout = 14; REG Node = 'inst299'
            Info: 4: + IC(2.055 ns) + CELL(0.442 ns) = 8.845 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 5: + IC(1.164 ns) + CELL(0.935 ns) = 10.944 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 6: + IC(1.299 ns) + CELL(0.292 ns) = 12.535 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 7: + IC(0.432 ns) + CELL(0.114 ns) = 13.081 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 8: + IC(1.261 ns) + CELL(0.292 ns) = 14.634 ns; Loc. = LC_X15_Y7_N8; Fanout = 3; REG Node = '74373:inst171|12'
            Info: 9: + IC(0.431 ns) + CELL(0.442 ns) = 15.507 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 10: + IC(1.357 ns) + CELL(0.935 ns) = 17.799 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 11: + IC(1.143 ns) + CELL(0.114 ns) = 19.056 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 12: + IC(0.427 ns) + CELL(0.114 ns) = 19.597 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 13: + IC(1.269 ns) + CELL(0.935 ns) = 21.801 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 14: + IC(2.069 ns) + CELL(0.590 ns) = 24.460 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'inst746~1'
            Info: 15: + IC(0.403 ns) + CELL(0.442 ns) = 25.305 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'inst746'
            Info: 16: + IC(1.697 ns) + CELL(0.711 ns) = 27.713 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
            Info: Total cell delay = 9.060 ns ( 32.69 % )
            Info: Total interconnect delay = 18.653 ns ( 67.31 % )
        Info: - Longest clock path from clock "cancela_" to source register is 46.005 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_41; Fanout = 1; CLK Node = 'cancela_'
            Info: 2: + IC(1.622 ns) + CELL(0.292 ns) = 3.389 ns; Loc. = LC_X17_Y3_N5; Fanout = 1; COMB Node = 'inst295'
            Info: 3: + IC(2.024 ns) + CELL(0.935 ns) = 6.348 ns; Loc. = LC_X8_Y6_N2; Fanout = 14; REG Node = 'inst299'
            Info: 4: + IC(3.504 ns) + CELL(0.935 ns) = 10.787 ns; Loc. = LC_X18_Y7_N6; Fanout = 3; REG Node = 'inst3'
            Info: 5: + IC(1.638 ns) + CELL(0.590 ns) = 13.015 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 6: + IC(0.427 ns) + CELL(0.114 ns) = 13.556 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 7: + IC(1.164 ns) + CELL(0.935 ns) = 15.655 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 8: + IC(1.299 ns) + CELL(0.292 ns) = 17.246 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 9: + IC(0.432 ns) + CELL(0.114 ns) = 17.792 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 10: + IC(1.702 ns) + CELL(0.292 ns) = 19.786 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 11: + IC(1.703 ns) + CELL(0.442 ns) = 21.931 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 12: + IC(1.606 ns) + CELL(0.442 ns) = 23.979 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 13: + IC(1.281 ns) + CELL(0.935 ns) = 26.195 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 14: + IC(1.150 ns) + CELL(0.590 ns) = 27.935 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 15: + IC(1.267 ns) + CELL(0.292 ns) = 29.494 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 16: + IC(0.729 ns) + CELL(0.935 ns) = 31.158 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 17: + IC(1.769 ns) + CELL(0.590 ns) = 33.517 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 18: + IC(1.357 ns) + CELL(0.935 ns) = 35.809 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 19: + IC(1.143 ns) + CELL(0.114 ns) = 37.066 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 20: + IC(0.427 ns) + CELL(0.114 ns) = 37.607 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 21: + IC(1.269 ns) + CELL(0.935 ns) = 39.811 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 22: + IC(2.454 ns) + CELL(0.292 ns) = 42.557 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 23: + IC(1.176 ns) + CELL(0.292 ns) = 44.025 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 24: + IC(1.269 ns) + CELL(0.711 ns) = 46.005 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 13.593 ns ( 29.55 % )
            Info: Total interconnect delay = 32.412 ns ( 70.45 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "proximo_" has Internal fmax of 65.41 MHz between source register "inst376" and destination register "inst380" (period= 15.289 ns)
    Info: + Longest register to register delay is 1.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: 2: + IC(1.138 ns) + CELL(0.309 ns) = 1.447 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
        Info: Total cell delay = 0.309 ns ( 21.35 % )
        Info: Total interconnect delay = 1.138 ns ( 78.65 % )
    Info: - Smallest clock skew is -13.581 ns
        Info: + Shortest clock path from clock "proximo_" to destination register is 24.776 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'proximo_'
            Info: 2: + IC(2.680 ns) + CELL(0.292 ns) = 4.447 ns; Loc. = LC_X17_Y3_N9; Fanout = 1; COMB Node = 'inst287'
            Info: 3: + IC(1.281 ns) + CELL(0.935 ns) = 6.663 ns; Loc. = LC_X18_Y5_N9; Fanout = 12; REG Node = 'inst298'
            Info: 4: + IC(1.369 ns) + CELL(0.935 ns) = 8.967 ns; Loc. = LC_X18_Y7_N5; Fanout = 2; REG Node = 'inst2'
            Info: 5: + IC(0.517 ns) + CELL(0.114 ns) = 9.598 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(0.432 ns) + CELL(0.114 ns) = 10.144 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 7: + IC(1.261 ns) + CELL(0.292 ns) = 11.697 ns; Loc. = LC_X15_Y7_N8; Fanout = 3; REG Node = '74373:inst171|12'
            Info: 8: + IC(0.431 ns) + CELL(0.442 ns) = 12.570 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 9: + IC(1.357 ns) + CELL(0.935 ns) = 14.862 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 10: + IC(1.143 ns) + CELL(0.114 ns) = 16.119 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 11: + IC(0.427 ns) + CELL(0.114 ns) = 16.660 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 12: + IC(1.269 ns) + CELL(0.935 ns) = 18.864 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 13: + IC(2.069 ns) + CELL(0.590 ns) = 21.523 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'inst746~1'
            Info: 14: + IC(0.403 ns) + CELL(0.442 ns) = 22.368 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'inst746'
            Info: 15: + IC(1.697 ns) + CELL(0.711 ns) = 24.776 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
            Info: Total cell delay = 8.440 ns ( 34.07 % )
            Info: Total interconnect delay = 16.336 ns ( 65.93 % )
        Info: - Longest clock path from clock "proximo_" to source register is 38.357 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'proximo_'
            Info: 2: + IC(2.680 ns) + CELL(0.292 ns) = 4.447 ns; Loc. = LC_X17_Y3_N9; Fanout = 1; COMB Node = 'inst287'
            Info: 3: + IC(1.281 ns) + CELL(0.935 ns) = 6.663 ns; Loc. = LC_X18_Y5_N9; Fanout = 12; REG Node = 'inst298'
            Info: 4: + IC(1.369 ns) + CELL(0.935 ns) = 8.967 ns; Loc. = LC_X18_Y7_N5; Fanout = 2; REG Node = 'inst2'
            Info: 5: + IC(0.517 ns) + CELL(0.114 ns) = 9.598 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(0.432 ns) + CELL(0.114 ns) = 10.144 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 7: + IC(1.702 ns) + CELL(0.292 ns) = 12.138 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 8: + IC(1.703 ns) + CELL(0.442 ns) = 14.283 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 9: + IC(1.606 ns) + CELL(0.442 ns) = 16.331 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 10: + IC(1.281 ns) + CELL(0.935 ns) = 18.547 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 11: + IC(1.150 ns) + CELL(0.590 ns) = 20.287 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 12: + IC(1.267 ns) + CELL(0.292 ns) = 21.846 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 13: + IC(0.729 ns) + CELL(0.935 ns) = 23.510 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 14: + IC(1.769 ns) + CELL(0.590 ns) = 25.869 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 15: + IC(1.357 ns) + CELL(0.935 ns) = 28.161 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 16: + IC(1.143 ns) + CELL(0.114 ns) = 29.418 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 17: + IC(0.427 ns) + CELL(0.114 ns) = 29.959 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 18: + IC(1.269 ns) + CELL(0.935 ns) = 32.163 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 19: + IC(2.454 ns) + CELL(0.292 ns) = 34.909 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 20: + IC(1.176 ns) + CELL(0.292 ns) = 36.377 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 21: + IC(1.269 ns) + CELL(0.711 ns) = 38.357 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 11.776 ns ( 30.70 % )
            Info: Total interconnect delay = 26.581 ns ( 69.30 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "anterior_" Internal fmax is restricted to 275.03 MHz between source register "inst292" and destination register "inst292"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.837 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y3_N5; Fanout = 4; REG Node = 'inst292'
            Info: 2: + IC(0.528 ns) + CELL(0.309 ns) = 0.837 ns; Loc. = LC_X19_Y3_N5; Fanout = 4; REG Node = 'inst292'
            Info: Total cell delay = 0.309 ns ( 36.92 % )
            Info: Total interconnect delay = 0.528 ns ( 63.08 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "anterior_" to destination register is 5.997 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'anterior_'
                Info: 2: + IC(3.038 ns) + CELL(0.292 ns) = 4.805 ns; Loc. = LC_X19_Y3_N1; Fanout = 1; COMB Node = 'inst285'
                Info: 3: + IC(0.481 ns) + CELL(0.711 ns) = 5.997 ns; Loc. = LC_X19_Y3_N5; Fanout = 4; REG Node = 'inst292'
                Info: Total cell delay = 2.478 ns ( 41.32 % )
                Info: Total interconnect delay = 3.519 ns ( 58.68 % )
            Info: - Longest clock path from clock "anterior_" to source register is 5.997 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'anterior_'
                Info: 2: + IC(3.038 ns) + CELL(0.292 ns) = 4.805 ns; Loc. = LC_X19_Y3_N1; Fanout = 1; COMB Node = 'inst285'
                Info: 3: + IC(0.481 ns) + CELL(0.711 ns) = 5.997 ns; Loc. = LC_X19_Y3_N5; Fanout = 4; REG Node = 'inst292'
                Info: Total cell delay = 2.478 ns ( 41.32 % )
                Info: Total interconnect delay = 3.519 ns ( 58.68 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "ClockFPGA" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst376" and destination pin or register "inst380" for clock "ClockFPGA" (Hold time is 26.957 ns)
    Info: + Largest clock skew is 28.613 ns
        Info: + Longest clock path from clock "ClockFPGA" to destination register is 40.392 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 360; CLK Node = 'ClockFPGA'
            Info: 2: + IC(0.588 ns) + CELL(0.935 ns) = 2.992 ns; Loc. = LC_X8_Y10_N5; Fanout = 4; REG Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[10]'
            Info: 3: + IC(1.267 ns) + CELL(0.590 ns) = 4.849 ns; Loc. = LC_X8_Y11_N3; Fanout = 1; COMB Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2'
            Info: 4: + IC(0.417 ns) + CELL(0.442 ns) = 5.708 ns; Loc. = LC_X8_Y11_N4; Fanout = 1; COMB Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4'
            Info: 5: + IC(1.219 ns) + CELL(0.114 ns) = 7.041 ns; Loc. = LC_X8_Y8_N6; Fanout = 1; COMB Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]'
            Info: 6: + IC(0.427 ns) + CELL(0.114 ns) = 7.582 ns; Loc. = LC_X8_Y8_N5; Fanout = 35; COMB Node = 'clock1hz:inst283|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|modulus_trigger'
            Info: 7: + IC(2.350 ns) + CELL(0.935 ns) = 10.867 ns; Loc. = LC_X17_Y9_N7; Fanout = 4; REG Node = 'inst69'
            Info: 8: + IC(1.302 ns) + CELL(0.292 ns) = 12.461 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 9: + IC(1.702 ns) + CELL(0.292 ns) = 14.455 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 10: + IC(1.703 ns) + CELL(0.442 ns) = 16.600 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 11: + IC(1.606 ns) + CELL(0.442 ns) = 18.648 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 12: + IC(1.281 ns) + CELL(0.935 ns) = 20.864 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 13: + IC(1.150 ns) + CELL(0.590 ns) = 22.604 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 14: + IC(1.267 ns) + CELL(0.292 ns) = 24.163 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 15: + IC(0.729 ns) + CELL(0.935 ns) = 25.827 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 16: + IC(1.769 ns) + CELL(0.590 ns) = 28.186 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 17: + IC(1.357 ns) + CELL(0.935 ns) = 30.478 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 18: + IC(1.143 ns) + CELL(0.114 ns) = 31.735 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 19: + IC(0.427 ns) + CELL(0.114 ns) = 32.276 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 20: + IC(1.269 ns) + CELL(0.935 ns) = 34.480 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 21: + IC(2.069 ns) + CELL(0.590 ns) = 37.139 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'inst746~1'
            Info: 22: + IC(0.403 ns) + CELL(0.442 ns) = 37.984 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'inst746'
            Info: 23: + IC(1.697 ns) + CELL(0.711 ns) = 40.392 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
            Info: Total cell delay = 13.250 ns ( 32.80 % )
            Info: Total interconnect delay = 27.142 ns ( 67.20 % )
        Info: - Shortest clock path from clock "ClockFPGA" to source register is 11.779 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 360; CLK Node = 'ClockFPGA'
            Info: 2: + IC(0.605 ns) + CELL(0.935 ns) = 3.009 ns; Loc. = LC_X23_Y9_N4; Fanout = 3; REG Node = 'clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|safe_q[29]'
            Info: 3: + IC(0.519 ns) + CELL(0.583 ns) = 4.111 ns; Loc. = LC_X23_Y9_N4; Fanout = 1; COMB Node = 'clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|counter_cella29~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 4.732 ns; Loc. = LC_X23_Y9_N5; Fanout = 34; COMB Node = 'clock1hz:inst282|lpm_counter:lpm_counter_component|cntr_0fj:auto_generated|modulus_trigger'
            Info: 5: + IC(1.958 ns) + CELL(0.935 ns) = 7.625 ns; Loc. = LC_X16_Y7_N7; Fanout = 3; REG Node = 'inst48'
            Info: 6: + IC(0.000 ns) + CELL(0.378 ns) = 8.003 ns; Loc. = LC_X16_Y7_N7; Fanout = 26; COMB Node = 'inst101~0'
            Info: 7: + IC(1.386 ns) + CELL(0.114 ns) = 9.503 ns; Loc. = LC_X16_Y5_N3; Fanout = 3; REG Node = '74373:inst183|13'
            Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 9.799 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 9: + IC(1.269 ns) + CELL(0.711 ns) = 11.779 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 5.860 ns ( 49.75 % )
            Info: Total interconnect delay = 5.919 ns ( 50.25 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 1.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: 2: + IC(1.138 ns) + CELL(0.309 ns) = 1.447 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
        Info: Total cell delay = 0.309 ns ( 21.35 % )
        Info: Total interconnect delay = 1.138 ns ( 78.65 % )
    Info: + Micro hold delay of destination is 0.015 ns
Warning: Circuit may not operate. Detected 79 non-operational path(s) clocked by clock "confirma_" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst372" and destination pin or register "inst376" for clock "confirma_" (Hold time is 34.172 ns)
    Info: + Largest clock skew is 35.288 ns
        Info: + Longest clock path from clock "confirma_" to destination register is 47.052 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_36; Fanout = 1; CLK Node = 'confirma_'
            Info: 2: + IC(2.066 ns) + CELL(0.292 ns) = 3.833 ns; Loc. = LC_X17_Y3_N2; Fanout = 1; COMB Node = 'inst291'
            Info: 3: + IC(1.851 ns) + CELL(0.935 ns) = 6.619 ns; Loc. = LC_X12_Y4_N5; Fanout = 25; REG Node = 'inst343'
            Info: 4: + IC(4.405 ns) + CELL(0.935 ns) = 11.959 ns; Loc. = LC_X20_Y8_N8; Fanout = 13; REG Node = 'inst214'
            Info: 5: + IC(2.054 ns) + CELL(0.590 ns) = 14.603 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 6: + IC(1.164 ns) + CELL(0.935 ns) = 16.702 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 7: + IC(1.299 ns) + CELL(0.292 ns) = 18.293 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 8: + IC(0.432 ns) + CELL(0.114 ns) = 18.839 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 9: + IC(1.702 ns) + CELL(0.292 ns) = 20.833 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 10: + IC(1.703 ns) + CELL(0.442 ns) = 22.978 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 11: + IC(1.606 ns) + CELL(0.442 ns) = 25.026 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 12: + IC(1.281 ns) + CELL(0.935 ns) = 27.242 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 13: + IC(1.150 ns) + CELL(0.590 ns) = 28.982 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 14: + IC(1.267 ns) + CELL(0.292 ns) = 30.541 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 15: + IC(0.729 ns) + CELL(0.935 ns) = 32.205 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 16: + IC(1.769 ns) + CELL(0.590 ns) = 34.564 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 17: + IC(1.357 ns) + CELL(0.935 ns) = 36.856 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 18: + IC(1.143 ns) + CELL(0.114 ns) = 38.113 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 19: + IC(0.427 ns) + CELL(0.114 ns) = 38.654 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 20: + IC(1.269 ns) + CELL(0.935 ns) = 40.858 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 21: + IC(2.454 ns) + CELL(0.292 ns) = 43.604 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 22: + IC(1.176 ns) + CELL(0.292 ns) = 45.072 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 23: + IC(1.269 ns) + CELL(0.711 ns) = 47.052 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 13.479 ns ( 28.65 % )
            Info: Total interconnect delay = 33.573 ns ( 71.35 % )
        Info: - Shortest clock path from clock "confirma_" to source register is 11.764 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_36; Fanout = 1; CLK Node = 'confirma_'
            Info: 2: + IC(2.066 ns) + CELL(0.292 ns) = 3.833 ns; Loc. = LC_X17_Y3_N2; Fanout = 1; COMB Node = 'inst291'
            Info: 3: + IC(1.851 ns) + CELL(0.935 ns) = 6.619 ns; Loc. = LC_X12_Y4_N5; Fanout = 25; REG Node = 'inst343'
            Info: 4: + IC(1.818 ns) + CELL(0.590 ns) = 9.027 ns; Loc. = LC_X15_Y7_N2; Fanout = 3; COMB Node = 'inst403~0'
            Info: 5: + IC(0.469 ns) + CELL(0.292 ns) = 9.788 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'inst744'
            Info: 6: + IC(1.265 ns) + CELL(0.711 ns) = 11.764 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
            Info: Total cell delay = 4.295 ns ( 36.51 % )
            Info: Total interconnect delay = 7.469 ns ( 63.49 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
        Info: 2: + IC(0.792 ns) + CELL(0.115 ns) = 0.907 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: Total cell delay = 0.115 ns ( 12.68 % )
        Info: Total interconnect delay = 0.792 ns ( 87.32 % )
    Info: + Micro hold delay of destination is 0.015 ns
Warning: Circuit may not operate. Detected 38 non-operational path(s) clocked by clock "reseta_" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst372" and destination pin or register "inst376" for clock "reseta_" (Hold time is 22.694 ns)
    Info: + Largest clock skew is 23.810 ns
        Info: + Longest clock path from clock "reseta_" to destination register is 36.411 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_42; Fanout = 39; CLK Node = 'reseta_'
            Info: 2: + IC(1.654 ns) + CELL(0.292 ns) = 3.421 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 3: + IC(0.427 ns) + CELL(0.114 ns) = 3.962 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 4: + IC(1.164 ns) + CELL(0.935 ns) = 6.061 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 5: + IC(1.299 ns) + CELL(0.292 ns) = 7.652 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(0.432 ns) + CELL(0.114 ns) = 8.198 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 7: + IC(1.702 ns) + CELL(0.292 ns) = 10.192 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 8: + IC(1.703 ns) + CELL(0.442 ns) = 12.337 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 9: + IC(1.606 ns) + CELL(0.442 ns) = 14.385 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 10: + IC(1.281 ns) + CELL(0.935 ns) = 16.601 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 11: + IC(1.150 ns) + CELL(0.590 ns) = 18.341 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 12: + IC(1.267 ns) + CELL(0.292 ns) = 19.900 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 13: + IC(0.729 ns) + CELL(0.935 ns) = 21.564 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 14: + IC(1.769 ns) + CELL(0.590 ns) = 23.923 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 15: + IC(1.357 ns) + CELL(0.935 ns) = 26.215 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 16: + IC(1.143 ns) + CELL(0.114 ns) = 27.472 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 17: + IC(0.427 ns) + CELL(0.114 ns) = 28.013 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 18: + IC(1.269 ns) + CELL(0.935 ns) = 30.217 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 19: + IC(2.454 ns) + CELL(0.292 ns) = 32.963 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 20: + IC(1.176 ns) + CELL(0.292 ns) = 34.431 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 21: + IC(1.269 ns) + CELL(0.711 ns) = 36.411 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 11.133 ns ( 30.58 % )
            Info: Total interconnect delay = 25.278 ns ( 69.42 % )
        Info: - Shortest clock path from clock "reseta_" to source register is 12.601 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_42; Fanout = 39; CLK Node = 'reseta_'
            Info: 2: + IC(1.654 ns) + CELL(0.292 ns) = 3.421 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 3: + IC(0.427 ns) + CELL(0.114 ns) = 3.962 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 4: + IC(1.164 ns) + CELL(0.935 ns) = 6.061 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 5: + IC(1.299 ns) + CELL(0.292 ns) = 7.652 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(0.432 ns) + CELL(0.114 ns) = 8.198 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 7: + IC(1.261 ns) + CELL(0.292 ns) = 9.751 ns; Loc. = LC_X15_Y7_N8; Fanout = 3; REG Node = '74373:inst171|12'
            Info: 8: + IC(0.432 ns) + CELL(0.442 ns) = 10.625 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'inst744'
            Info: 9: + IC(1.265 ns) + CELL(0.711 ns) = 12.601 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
            Info: Total cell delay = 4.667 ns ( 37.04 % )
            Info: Total interconnect delay = 7.934 ns ( 62.96 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
        Info: 2: + IC(0.792 ns) + CELL(0.115 ns) = 0.907 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: Total cell delay = 0.115 ns ( 12.68 % )
        Info: Total interconnect delay = 0.792 ns ( 87.32 % )
    Info: + Micro hold delay of destination is 0.015 ns
Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock "ChaveRe" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst372" and destination pin or register "inst376" for clock "ChaveRe" (Hold time is 27.184 ns)
    Info: + Largest clock skew is 28.300 ns
        Info: + Longest clock path from clock "ChaveRe" to destination register is 42.772 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_39; Fanout = 14; CLK Node = 'ChaveRe'
            Info: 2: + IC(1.345 ns) + CELL(0.114 ns) = 2.934 ns; Loc. = LC_X17_Y2_N3; Fanout = 4; COMB Node = 'inst469'
            Info: 3: + IC(0.730 ns) + CELL(0.935 ns) = 4.599 ns; Loc. = LC_X18_Y2_N9; Fanout = 6; REG Node = 'inst449'
            Info: 4: + IC(0.571 ns) + CELL(0.292 ns) = 5.462 ns; Loc. = LC_X18_Y2_N8; Fanout = 1; COMB Node = 'inst139'
            Info: 5: + IC(1.637 ns) + CELL(0.935 ns) = 8.034 ns; Loc. = LC_X15_Y3_N2; Fanout = 10; REG Node = 'inst213'
            Info: 6: + IC(1.306 ns) + CELL(0.442 ns) = 9.782 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 10.323 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 8: + IC(1.164 ns) + CELL(0.935 ns) = 12.422 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 9: + IC(1.299 ns) + CELL(0.292 ns) = 14.013 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 10: + IC(0.432 ns) + CELL(0.114 ns) = 14.559 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 11: + IC(1.702 ns) + CELL(0.292 ns) = 16.553 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 12: + IC(1.703 ns) + CELL(0.442 ns) = 18.698 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 13: + IC(1.606 ns) + CELL(0.442 ns) = 20.746 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 14: + IC(1.281 ns) + CELL(0.935 ns) = 22.962 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 15: + IC(1.150 ns) + CELL(0.590 ns) = 24.702 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 16: + IC(1.267 ns) + CELL(0.292 ns) = 26.261 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 17: + IC(0.729 ns) + CELL(0.935 ns) = 27.925 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 18: + IC(1.769 ns) + CELL(0.590 ns) = 30.284 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 19: + IC(1.357 ns) + CELL(0.935 ns) = 32.576 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 20: + IC(1.143 ns) + CELL(0.114 ns) = 33.833 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 21: + IC(0.427 ns) + CELL(0.114 ns) = 34.374 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 22: + IC(1.269 ns) + CELL(0.935 ns) = 36.578 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 23: + IC(2.454 ns) + CELL(0.292 ns) = 39.324 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 24: + IC(1.176 ns) + CELL(0.292 ns) = 40.792 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 25: + IC(1.269 ns) + CELL(0.711 ns) = 42.772 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 13.559 ns ( 31.70 % )
            Info: Total interconnect delay = 29.213 ns ( 68.30 % )
        Info: - Shortest clock path from clock "ChaveRe" to source register is 14.472 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_39; Fanout = 14; CLK Node = 'ChaveRe'
            Info: 2: + IC(1.349 ns) + CELL(0.442 ns) = 3.266 ns; Loc. = LC_X17_Y1_N4; Fanout = 1; COMB Node = 'inst517'
            Info: 3: + IC(0.465 ns) + CELL(0.935 ns) = 4.666 ns; Loc. = LC_X17_Y1_N9; Fanout = 3; REG Node = 'inst522'
            Info: 4: + IC(0.536 ns) + CELL(0.590 ns) = 5.792 ns; Loc. = LC_X17_Y1_N6; Fanout = 1; COMB Node = 'inst524'
            Info: 5: + IC(1.230 ns) + CELL(0.590 ns) = 7.612 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 6: + IC(1.269 ns) + CELL(0.935 ns) = 9.816 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 7: + IC(0.533 ns) + CELL(0.442 ns) = 10.791 ns; Loc. = LC_X17_Y6_N3; Fanout = 1; COMB Node = 'inst744~0'
            Info: 8: + IC(1.591 ns) + CELL(0.114 ns) = 12.496 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'inst744'
            Info: 9: + IC(1.265 ns) + CELL(0.711 ns) = 14.472 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
            Info: Total cell delay = 6.234 ns ( 43.08 % )
            Info: Total interconnect delay = 8.238 ns ( 56.92 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
        Info: 2: + IC(0.792 ns) + CELL(0.115 ns) = 0.907 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: Total cell delay = 0.115 ns ( 12.68 % )
        Info: Total interconnect delay = 0.792 ns ( 87.32 % )
    Info: + Micro hold delay of destination is 0.015 ns
Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock "ChaveFa" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst372" and destination pin or register "inst376" for clock "ChaveFa" (Hold time is 27.041 ns)
    Info: + Largest clock skew is 28.157 ns
        Info: + Longest clock path from clock "ChaveFa" to destination register is 43.682 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 7; CLK Node = 'ChaveFa'
            Info: 2: + IC(2.077 ns) + CELL(0.292 ns) = 3.844 ns; Loc. = LC_X17_Y2_N3; Fanout = 4; COMB Node = 'inst469'
            Info: 3: + IC(0.730 ns) + CELL(0.935 ns) = 5.509 ns; Loc. = LC_X18_Y2_N9; Fanout = 6; REG Node = 'inst449'
            Info: 4: + IC(0.571 ns) + CELL(0.292 ns) = 6.372 ns; Loc. = LC_X18_Y2_N8; Fanout = 1; COMB Node = 'inst139'
            Info: 5: + IC(1.637 ns) + CELL(0.935 ns) = 8.944 ns; Loc. = LC_X15_Y3_N2; Fanout = 10; REG Node = 'inst213'
            Info: 6: + IC(1.306 ns) + CELL(0.442 ns) = 10.692 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 11.233 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 8: + IC(1.164 ns) + CELL(0.935 ns) = 13.332 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 9: + IC(1.299 ns) + CELL(0.292 ns) = 14.923 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 10: + IC(0.432 ns) + CELL(0.114 ns) = 15.469 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 11: + IC(1.702 ns) + CELL(0.292 ns) = 17.463 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 12: + IC(1.703 ns) + CELL(0.442 ns) = 19.608 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 13: + IC(1.606 ns) + CELL(0.442 ns) = 21.656 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 14: + IC(1.281 ns) + CELL(0.935 ns) = 23.872 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 15: + IC(1.150 ns) + CELL(0.590 ns) = 25.612 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 16: + IC(1.267 ns) + CELL(0.292 ns) = 27.171 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 17: + IC(0.729 ns) + CELL(0.935 ns) = 28.835 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 18: + IC(1.769 ns) + CELL(0.590 ns) = 31.194 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 19: + IC(1.357 ns) + CELL(0.935 ns) = 33.486 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 20: + IC(1.143 ns) + CELL(0.114 ns) = 34.743 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 21: + IC(0.427 ns) + CELL(0.114 ns) = 35.284 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 22: + IC(1.269 ns) + CELL(0.935 ns) = 37.488 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 23: + IC(2.454 ns) + CELL(0.292 ns) = 40.234 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 24: + IC(1.176 ns) + CELL(0.292 ns) = 41.702 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 25: + IC(1.269 ns) + CELL(0.711 ns) = 43.682 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 13.737 ns ( 31.45 % )
            Info: Total interconnect delay = 29.945 ns ( 68.55 % )
        Info: - Shortest clock path from clock "ChaveFa" to source register is 15.525 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 7; CLK Node = 'ChaveFa'
            Info: 2: + IC(2.036 ns) + CELL(0.442 ns) = 3.953 ns; Loc. = LC_X18_Y1_N6; Fanout = 1; COMB Node = 'inst513'
            Info: 3: + IC(0.462 ns) + CELL(0.935 ns) = 5.350 ns; Loc. = LC_X18_Y1_N9; Fanout = 4; REG Node = 'inst446'
            Info: 4: + IC(0.757 ns) + CELL(0.442 ns) = 6.549 ns; Loc. = LC_X17_Y1_N5; Fanout = 1; COMB Node = 'inst524~0'
            Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 6.845 ns; Loc. = LC_X17_Y1_N6; Fanout = 1; COMB Node = 'inst524'
            Info: 6: + IC(1.230 ns) + CELL(0.590 ns) = 8.665 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 7: + IC(1.269 ns) + CELL(0.935 ns) = 10.869 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 8: + IC(0.533 ns) + CELL(0.442 ns) = 11.844 ns; Loc. = LC_X17_Y6_N3; Fanout = 1; COMB Node = 'inst744~0'
            Info: 9: + IC(1.591 ns) + CELL(0.114 ns) = 13.549 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'inst744'
            Info: 10: + IC(1.265 ns) + CELL(0.711 ns) = 15.525 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
            Info: Total cell delay = 6.200 ns ( 39.94 % )
            Info: Total interconnect delay = 9.325 ns ( 60.06 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
        Info: 2: + IC(0.792 ns) + CELL(0.115 ns) = 0.907 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: Total cell delay = 0.115 ns ( 12.68 % )
        Info: Total interconnect delay = 0.792 ns ( 87.32 % )
    Info: + Micro hold delay of destination is 0.015 ns
Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock "ChaveDo" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst372" and destination pin or register "inst376" for clock "ChaveDo" (Hold time is 28.559 ns)
    Info: + Largest clock skew is 29.675 ns
        Info: + Longest clock path from clock "ChaveDo" to destination register is 43.050 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_40; Fanout = 7; CLK Node = 'ChaveDo'
            Info: 2: + IC(1.295 ns) + CELL(0.442 ns) = 3.212 ns; Loc. = LC_X17_Y2_N3; Fanout = 4; COMB Node = 'inst469'
            Info: 3: + IC(0.730 ns) + CELL(0.935 ns) = 4.877 ns; Loc. = LC_X18_Y2_N9; Fanout = 6; REG Node = 'inst449'
            Info: 4: + IC(0.571 ns) + CELL(0.292 ns) = 5.740 ns; Loc. = LC_X18_Y2_N8; Fanout = 1; COMB Node = 'inst139'
            Info: 5: + IC(1.637 ns) + CELL(0.935 ns) = 8.312 ns; Loc. = LC_X15_Y3_N2; Fanout = 10; REG Node = 'inst213'
            Info: 6: + IC(1.306 ns) + CELL(0.442 ns) = 10.060 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 10.601 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 8: + IC(1.164 ns) + CELL(0.935 ns) = 12.700 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 9: + IC(1.299 ns) + CELL(0.292 ns) = 14.291 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 10: + IC(0.432 ns) + CELL(0.114 ns) = 14.837 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 11: + IC(1.702 ns) + CELL(0.292 ns) = 16.831 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 12: + IC(1.703 ns) + CELL(0.442 ns) = 18.976 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 13: + IC(1.606 ns) + CELL(0.442 ns) = 21.024 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 14: + IC(1.281 ns) + CELL(0.935 ns) = 23.240 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 15: + IC(1.150 ns) + CELL(0.590 ns) = 24.980 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 16: + IC(1.267 ns) + CELL(0.292 ns) = 26.539 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 17: + IC(0.729 ns) + CELL(0.935 ns) = 28.203 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 18: + IC(1.769 ns) + CELL(0.590 ns) = 30.562 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 19: + IC(1.357 ns) + CELL(0.935 ns) = 32.854 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 20: + IC(1.143 ns) + CELL(0.114 ns) = 34.111 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 21: + IC(0.427 ns) + CELL(0.114 ns) = 34.652 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 22: + IC(1.269 ns) + CELL(0.935 ns) = 36.856 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 23: + IC(2.454 ns) + CELL(0.292 ns) = 39.602 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 24: + IC(1.176 ns) + CELL(0.292 ns) = 41.070 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 25: + IC(1.269 ns) + CELL(0.711 ns) = 43.050 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 13.887 ns ( 32.26 % )
            Info: Total interconnect delay = 29.163 ns ( 67.74 % )
        Info: - Shortest clock path from clock "ChaveDo" to source register is 13.375 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_40; Fanout = 7; CLK Node = 'ChaveDo'
            Info: 2: + IC(1.336 ns) + CELL(0.114 ns) = 2.925 ns; Loc. = LC_X17_Y1_N1; Fanout = 1; COMB Node = 'inst520'
            Info: 3: + IC(0.457 ns) + CELL(0.935 ns) = 4.317 ns; Loc. = LC_X17_Y1_N6; Fanout = 2; REG Node = 'inst521'
            Info: 4: + IC(0.000 ns) + CELL(0.378 ns) = 4.695 ns; Loc. = LC_X17_Y1_N6; Fanout = 1; COMB Node = 'inst524'
            Info: 5: + IC(1.230 ns) + CELL(0.590 ns) = 6.515 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 6: + IC(1.269 ns) + CELL(0.935 ns) = 8.719 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 7: + IC(0.533 ns) + CELL(0.442 ns) = 9.694 ns; Loc. = LC_X17_Y6_N3; Fanout = 1; COMB Node = 'inst744~0'
            Info: 8: + IC(1.591 ns) + CELL(0.114 ns) = 11.399 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'inst744'
            Info: 9: + IC(1.265 ns) + CELL(0.711 ns) = 13.375 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
            Info: Total cell delay = 5.694 ns ( 42.57 % )
            Info: Total interconnect delay = 7.681 ns ( 57.43 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
        Info: 2: + IC(0.792 ns) + CELL(0.115 ns) = 0.907 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: Total cell delay = 0.115 ns ( 12.68 % )
        Info: Total interconnect delay = 0.792 ns ( 87.32 % )
    Info: + Micro hold delay of destination is 0.015 ns
Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock "ChaveMi" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst372" and destination pin or register "inst376" for clock "ChaveMi" (Hold time is 26.263 ns)
    Info: + Largest clock skew is 27.379 ns
        Info: + Longest clock path from clock "ChaveMi" to destination register is 43.215 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_38; Fanout = 14; CLK Node = 'ChaveMi'
            Info: 2: + IC(1.312 ns) + CELL(0.590 ns) = 3.377 ns; Loc. = LC_X17_Y2_N3; Fanout = 4; COMB Node = 'inst469'
            Info: 3: + IC(0.730 ns) + CELL(0.935 ns) = 5.042 ns; Loc. = LC_X18_Y2_N9; Fanout = 6; REG Node = 'inst449'
            Info: 4: + IC(0.571 ns) + CELL(0.292 ns) = 5.905 ns; Loc. = LC_X18_Y2_N8; Fanout = 1; COMB Node = 'inst139'
            Info: 5: + IC(1.637 ns) + CELL(0.935 ns) = 8.477 ns; Loc. = LC_X15_Y3_N2; Fanout = 10; REG Node = 'inst213'
            Info: 6: + IC(1.306 ns) + CELL(0.442 ns) = 10.225 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 7: + IC(0.427 ns) + CELL(0.114 ns) = 10.766 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 8: + IC(1.164 ns) + CELL(0.935 ns) = 12.865 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 9: + IC(1.299 ns) + CELL(0.292 ns) = 14.456 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 10: + IC(0.432 ns) + CELL(0.114 ns) = 15.002 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 11: + IC(1.702 ns) + CELL(0.292 ns) = 16.996 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 12: + IC(1.703 ns) + CELL(0.442 ns) = 19.141 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 13: + IC(1.606 ns) + CELL(0.442 ns) = 21.189 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 14: + IC(1.281 ns) + CELL(0.935 ns) = 23.405 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 15: + IC(1.150 ns) + CELL(0.590 ns) = 25.145 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 16: + IC(1.267 ns) + CELL(0.292 ns) = 26.704 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 17: + IC(0.729 ns) + CELL(0.935 ns) = 28.368 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 18: + IC(1.769 ns) + CELL(0.590 ns) = 30.727 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 19: + IC(1.357 ns) + CELL(0.935 ns) = 33.019 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 20: + IC(1.143 ns) + CELL(0.114 ns) = 34.276 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 21: + IC(0.427 ns) + CELL(0.114 ns) = 34.817 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 22: + IC(1.269 ns) + CELL(0.935 ns) = 37.021 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 23: + IC(2.454 ns) + CELL(0.292 ns) = 39.767 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 24: + IC(1.176 ns) + CELL(0.292 ns) = 41.235 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 25: + IC(1.269 ns) + CELL(0.711 ns) = 43.215 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 14.035 ns ( 32.48 % )
            Info: Total interconnect delay = 29.180 ns ( 67.52 % )
        Info: - Shortest clock path from clock "ChaveMi" to source register is 15.836 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_38; Fanout = 14; CLK Node = 'ChaveMi'
            Info: 2: + IC(1.636 ns) + CELL(0.292 ns) = 3.403 ns; Loc. = LC_X18_Y2_N1; Fanout = 1; COMB Node = 'inst515'
            Info: 3: + IC(1.152 ns) + CELL(0.935 ns) = 5.490 ns; Loc. = LC_X18_Y1_N7; Fanout = 3; REG Node = 'inst492'
            Info: 4: + IC(0.780 ns) + CELL(0.590 ns) = 6.860 ns; Loc. = LC_X17_Y1_N5; Fanout = 1; COMB Node = 'inst524~0'
            Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 7.156 ns; Loc. = LC_X17_Y1_N6; Fanout = 1; COMB Node = 'inst524'
            Info: 6: + IC(1.230 ns) + CELL(0.590 ns) = 8.976 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 7: + IC(1.269 ns) + CELL(0.935 ns) = 11.180 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 8: + IC(0.533 ns) + CELL(0.442 ns) = 12.155 ns; Loc. = LC_X17_Y6_N3; Fanout = 1; COMB Node = 'inst744~0'
            Info: 9: + IC(1.591 ns) + CELL(0.114 ns) = 13.860 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'inst744'
            Info: 10: + IC(1.265 ns) + CELL(0.711 ns) = 15.836 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
            Info: Total cell delay = 6.198 ns ( 39.14 % )
            Info: Total interconnect delay = 9.638 ns ( 60.86 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
        Info: 2: + IC(0.792 ns) + CELL(0.115 ns) = 0.907 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: Total cell delay = 0.115 ns ( 12.68 % )
        Info: Total interconnect delay = 0.792 ns ( 87.32 % )
    Info: + Micro hold delay of destination is 0.015 ns
Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock "cancela_" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst372" and destination pin or register "inst376" for clock "cancela_" (Hold time is 27.405 ns)
    Info: + Largest clock skew is 28.521 ns
        Info: + Longest clock path from clock "cancela_" to destination register is 46.005 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_41; Fanout = 1; CLK Node = 'cancela_'
            Info: 2: + IC(1.622 ns) + CELL(0.292 ns) = 3.389 ns; Loc. = LC_X17_Y3_N5; Fanout = 1; COMB Node = 'inst295'
            Info: 3: + IC(2.024 ns) + CELL(0.935 ns) = 6.348 ns; Loc. = LC_X8_Y6_N2; Fanout = 14; REG Node = 'inst299'
            Info: 4: + IC(3.504 ns) + CELL(0.935 ns) = 10.787 ns; Loc. = LC_X18_Y7_N6; Fanout = 3; REG Node = 'inst3'
            Info: 5: + IC(1.638 ns) + CELL(0.590 ns) = 13.015 ns; Loc. = LC_X15_Y4_N0; Fanout = 2; COMB Node = 'inst303'
            Info: 6: + IC(0.427 ns) + CELL(0.114 ns) = 13.556 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 7: + IC(1.164 ns) + CELL(0.935 ns) = 15.655 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 8: + IC(1.299 ns) + CELL(0.292 ns) = 17.246 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 9: + IC(0.432 ns) + CELL(0.114 ns) = 17.792 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 10: + IC(1.702 ns) + CELL(0.292 ns) = 19.786 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 11: + IC(1.703 ns) + CELL(0.442 ns) = 21.931 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 12: + IC(1.606 ns) + CELL(0.442 ns) = 23.979 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 13: + IC(1.281 ns) + CELL(0.935 ns) = 26.195 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 14: + IC(1.150 ns) + CELL(0.590 ns) = 27.935 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 15: + IC(1.267 ns) + CELL(0.292 ns) = 29.494 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 16: + IC(0.729 ns) + CELL(0.935 ns) = 31.158 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 17: + IC(1.769 ns) + CELL(0.590 ns) = 33.517 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 18: + IC(1.357 ns) + CELL(0.935 ns) = 35.809 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 19: + IC(1.143 ns) + CELL(0.114 ns) = 37.066 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 20: + IC(0.427 ns) + CELL(0.114 ns) = 37.607 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 21: + IC(1.269 ns) + CELL(0.935 ns) = 39.811 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 22: + IC(2.454 ns) + CELL(0.292 ns) = 42.557 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 23: + IC(1.176 ns) + CELL(0.292 ns) = 44.025 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 24: + IC(1.269 ns) + CELL(0.711 ns) = 46.005 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 13.593 ns ( 29.55 % )
            Info: Total interconnect delay = 32.412 ns ( 70.45 % )
        Info: - Shortest clock path from clock "cancela_" to source register is 17.484 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_41; Fanout = 1; CLK Node = 'cancela_'
            Info: 2: + IC(1.622 ns) + CELL(0.292 ns) = 3.389 ns; Loc. = LC_X17_Y3_N5; Fanout = 1; COMB Node = 'inst295'
            Info: 3: + IC(2.024 ns) + CELL(0.935 ns) = 6.348 ns; Loc. = LC_X8_Y6_N2; Fanout = 14; REG Node = 'inst299'
            Info: 4: + IC(2.055 ns) + CELL(0.442 ns) = 8.845 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
            Info: 5: + IC(1.164 ns) + CELL(0.935 ns) = 10.944 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
            Info: 6: + IC(1.299 ns) + CELL(0.292 ns) = 12.535 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 7: + IC(0.432 ns) + CELL(0.114 ns) = 13.081 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 8: + IC(1.261 ns) + CELL(0.292 ns) = 14.634 ns; Loc. = LC_X15_Y7_N8; Fanout = 3; REG Node = '74373:inst171|12'
            Info: 9: + IC(0.432 ns) + CELL(0.442 ns) = 15.508 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'inst744'
            Info: 10: + IC(1.265 ns) + CELL(0.711 ns) = 17.484 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
            Info: Total cell delay = 5.930 ns ( 33.92 % )
            Info: Total interconnect delay = 11.554 ns ( 66.08 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
        Info: 2: + IC(0.792 ns) + CELL(0.115 ns) = 0.907 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: Total cell delay = 0.115 ns ( 12.68 % )
        Info: Total interconnect delay = 0.792 ns ( 87.32 % )
    Info: + Micro hold delay of destination is 0.015 ns
Warning: Circuit may not operate. Detected 114 non-operational path(s) clocked by clock "proximo_" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst372" and destination pin or register "inst376" for clock "proximo_" (Hold time is 22.694 ns)
    Info: + Largest clock skew is 23.810 ns
        Info: + Longest clock path from clock "proximo_" to destination register is 38.357 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'proximo_'
            Info: 2: + IC(2.680 ns) + CELL(0.292 ns) = 4.447 ns; Loc. = LC_X17_Y3_N9; Fanout = 1; COMB Node = 'inst287'
            Info: 3: + IC(1.281 ns) + CELL(0.935 ns) = 6.663 ns; Loc. = LC_X18_Y5_N9; Fanout = 12; REG Node = 'inst298'
            Info: 4: + IC(1.369 ns) + CELL(0.935 ns) = 8.967 ns; Loc. = LC_X18_Y7_N5; Fanout = 2; REG Node = 'inst2'
            Info: 5: + IC(0.517 ns) + CELL(0.114 ns) = 9.598 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(0.432 ns) + CELL(0.114 ns) = 10.144 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 7: + IC(1.702 ns) + CELL(0.292 ns) = 12.138 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
            Info: 8: + IC(1.703 ns) + CELL(0.442 ns) = 14.283 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
            Info: 9: + IC(1.606 ns) + CELL(0.442 ns) = 16.331 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
            Info: 10: + IC(1.281 ns) + CELL(0.935 ns) = 18.547 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
            Info: 11: + IC(1.150 ns) + CELL(0.590 ns) = 20.287 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
            Info: 12: + IC(1.267 ns) + CELL(0.292 ns) = 21.846 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
            Info: 13: + IC(0.729 ns) + CELL(0.935 ns) = 23.510 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
            Info: 14: + IC(1.769 ns) + CELL(0.590 ns) = 25.869 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
            Info: 15: + IC(1.357 ns) + CELL(0.935 ns) = 28.161 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
            Info: 16: + IC(1.143 ns) + CELL(0.114 ns) = 29.418 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
            Info: 17: + IC(0.427 ns) + CELL(0.114 ns) = 29.959 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
            Info: 18: + IC(1.269 ns) + CELL(0.935 ns) = 32.163 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
            Info: 19: + IC(2.454 ns) + CELL(0.292 ns) = 34.909 ns; Loc. = LC_X18_Y5_N3; Fanout = 1; COMB Node = 'inst745~0'
            Info: 20: + IC(1.176 ns) + CELL(0.292 ns) = 36.377 ns; Loc. = LC_X16_Y5_N4; Fanout = 1; COMB Node = 'inst745'
            Info: 21: + IC(1.269 ns) + CELL(0.711 ns) = 38.357 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
            Info: Total cell delay = 11.776 ns ( 30.70 % )
            Info: Total interconnect delay = 26.581 ns ( 69.30 % )
        Info: - Shortest clock path from clock "proximo_" to source register is 14.547 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'proximo_'
            Info: 2: + IC(2.680 ns) + CELL(0.292 ns) = 4.447 ns; Loc. = LC_X17_Y3_N9; Fanout = 1; COMB Node = 'inst287'
            Info: 3: + IC(1.281 ns) + CELL(0.935 ns) = 6.663 ns; Loc. = LC_X18_Y5_N9; Fanout = 12; REG Node = 'inst298'
            Info: 4: + IC(1.369 ns) + CELL(0.935 ns) = 8.967 ns; Loc. = LC_X18_Y7_N5; Fanout = 2; REG Node = 'inst2'
            Info: 5: + IC(0.517 ns) + CELL(0.114 ns) = 9.598 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(0.432 ns) + CELL(0.114 ns) = 10.144 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
            Info: 7: + IC(1.261 ns) + CELL(0.292 ns) = 11.697 ns; Loc. = LC_X15_Y7_N8; Fanout = 3; REG Node = '74373:inst171|12'
            Info: 8: + IC(0.432 ns) + CELL(0.442 ns) = 12.571 ns; Loc. = LC_X15_Y7_N3; Fanout = 1; COMB Node = 'inst744'
            Info: 9: + IC(1.265 ns) + CELL(0.711 ns) = 14.547 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
            Info: Total cell delay = 5.310 ns ( 36.50 % )
            Info: Total interconnect delay = 9.237 ns ( 63.50 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N0; Fanout = 2; REG Node = 'inst372'
        Info: 2: + IC(0.792 ns) + CELL(0.115 ns) = 0.907 ns; Loc. = LC_X16_Y6_N7; Fanout = 2; REG Node = 'inst376'
        Info: Total cell delay = 0.115 ns ( 12.68 % )
        Info: Total interconnect delay = 0.792 ns ( 87.32 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tco from clock "confirma_" to destination pin "ALERTA" through register "inst400" is 59.770 ns
    Info: + Longest clock path from clock "confirma_" to source register is 51.964 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_36; Fanout = 1; CLK Node = 'confirma_'
        Info: 2: + IC(2.066 ns) + CELL(0.292 ns) = 3.833 ns; Loc. = LC_X17_Y3_N2; Fanout = 1; COMB Node = 'inst291'
        Info: 3: + IC(1.851 ns) + CELL(0.935 ns) = 6.619 ns; Loc. = LC_X12_Y4_N5; Fanout = 25; REG Node = 'inst343'
        Info: 4: + IC(4.405 ns) + CELL(0.935 ns) = 11.959 ns; Loc. = LC_X20_Y8_N8; Fanout = 13; REG Node = 'inst214'
        Info: 5: + IC(2.054 ns) + CELL(0.590 ns) = 14.603 ns; Loc. = LC_X15_Y4_N9; Fanout = 1; COMB Node = 'inst796'
        Info: 6: + IC(1.164 ns) + CELL(0.935 ns) = 16.702 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; REG Node = 'inst8'
        Info: 7: + IC(1.299 ns) + CELL(0.292 ns) = 18.293 ns; Loc. = LC_X18_Y7_N6; Fanout = 1; COMB Node = 'inst9'
        Info: 8: + IC(0.432 ns) + CELL(0.114 ns) = 18.839 ns; Loc. = LC_X18_Y7_N1; Fanout = 33; COMB Node = 'inst92'
        Info: 9: + IC(1.702 ns) + CELL(0.292 ns) = 20.833 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; REG Node = '74373:inst171|15'
        Info: 10: + IC(1.703 ns) + CELL(0.442 ns) = 22.978 ns; Loc. = LC_X17_Y6_N7; Fanout = 2; COMB Node = 'inst403~1'
        Info: 11: + IC(1.606 ns) + CELL(0.442 ns) = 25.026 ns; Loc. = LC_X15_Y7_N9; Fanout = 1; COMB Node = 'inst403'
        Info: 12: + IC(1.281 ns) + CELL(0.935 ns) = 27.242 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; REG Node = 'inst184'
        Info: 13: + IC(1.150 ns) + CELL(0.590 ns) = 28.982 ns; Loc. = LC_X17_Y5_N4; Fanout = 1; COMB Node = 'inst241'
        Info: 14: + IC(1.267 ns) + CELL(0.292 ns) = 30.541 ns; Loc. = LC_X17_Y2_N2; Fanout = 1; COMB Node = 'inst481'
        Info: 15: + IC(0.729 ns) + CELL(0.935 ns) = 32.205 ns; Loc. = LC_X16_Y2_N8; Fanout = 6; REG Node = 'inst242'
        Info: 16: + IC(1.769 ns) + CELL(0.590 ns) = 34.564 ns; Loc. = LC_X15_Y7_N4; Fanout = 1; COMB Node = 'inst591'
        Info: 17: + IC(1.357 ns) + CELL(0.935 ns) = 36.856 ns; Loc. = LC_X15_Y4_N7; Fanout = 2; REG Node = 'inst196'
        Info: 18: + IC(1.143 ns) + CELL(0.114 ns) = 38.113 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'inst351~0'
        Info: 19: + IC(0.427 ns) + CELL(0.114 ns) = 38.654 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'inst523'
        Info: 20: + IC(1.269 ns) + CELL(0.935 ns) = 40.858 ns; Loc. = LC_X17_Y6_N0; Fanout = 7; REG Node = 'inst355'
        Info: 21: + IC(2.069 ns) + CELL(0.590 ns) = 43.517 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'inst746~1'
        Info: 22: + IC(0.403 ns) + CELL(0.442 ns) = 44.362 ns; Loc. = LC_X18_Y4_N6; Fanout = 1; COMB Node = 'inst746'
        Info: 23: + IC(1.697 ns) + CELL(0.935 ns) = 46.994 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; REG Node = 'inst380'
        Info: 24: + IC(0.787 ns) + CELL(0.590 ns) = 48.371 ns; Loc. = LC_X17_Y6_N8; Fanout = 1; COMB Node = 'inst399~0'
        Info: 25: + IC(0.718 ns) + CELL(0.114 ns) = 49.203 ns; Loc. = LC_X16_Y6_N7; Fanout = 1; COMB Node = 'inst556~0'
        Info: 26: + IC(0.435 ns) + CELL(0.292 ns) = 49.930 ns; Loc. = LC_X16_Y6_N6; Fanout = 1; COMB Node = 'inst556'
        Info: 27: + IC(1.323 ns) + CELL(0.711 ns) = 51.964 ns; Loc. = LC_X16_Y2_N5; Fanout = 2; REG Node = 'inst400'
        Info: Total cell delay = 15.858 ns ( 30.52 % )
        Info: Total interconnect delay = 36.106 ns ( 69.48 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 7.582 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y2_N5; Fanout = 2; REG Node = 'inst400'
        Info: 2: + IC(1.629 ns) + CELL(0.292 ns) = 1.921 ns; Loc. = LC_X19_Y3_N9; Fanout = 1; COMB Node = 'inst140~0'
        Info: 3: + IC(0.423 ns) + CELL(0.590 ns) = 2.934 ns; Loc. = LC_X19_Y3_N2; Fanout = 1; COMB Node = 'inst600~3'
        Info: 4: + IC(2.540 ns) + CELL(2.108 ns) = 7.582 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'ALERTA'
        Info: Total cell delay = 2.990 ns ( 39.44 % )
        Info: Total interconnect delay = 4.592 ns ( 60.56 % )
Info: Longest tpd from source pin "chavemestre_" to destination pin "CHAVEMESTRE" is 9.644 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_28; Fanout = 8; CLK Node = 'chavemestre_'
    Info: 2: + IC(2.925 ns) + CELL(0.590 ns) = 4.990 ns; Loc. = LC_X18_Y8_N5; Fanout = 3; COMB Node = 'inst289'
    Info: 3: + IC(2.546 ns) + CELL(2.108 ns) = 9.644 ns; Loc. = PIN_88; Fanout = 0; PIN Node = 'CHAVEMESTRE'
    Info: Total cell delay = 4.173 ns ( 43.27 % )
    Info: Total interconnect delay = 5.471 ns ( 56.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Fri Dec 12 08:51:05 2014
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


