/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  reg [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  reg [5:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [12:0] celloutsig_0_3z;
  reg [4:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_66z;
  reg [6:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [8:0] celloutsig_0_91z;
  wire celloutsig_0_92z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_92z = celloutsig_0_37z ? celloutsig_0_9z[2] : celloutsig_0_45z[2];
  assign celloutsig_1_8z = celloutsig_1_2z ? celloutsig_1_5z : celloutsig_1_1z;
  assign celloutsig_0_32z = celloutsig_0_13z ? celloutsig_0_15z : celloutsig_0_21z;
  assign celloutsig_0_50z = !(celloutsig_0_17z[0] ? celloutsig_0_45z[2] : celloutsig_0_33z[4]);
  assign celloutsig_0_70z = !(celloutsig_0_59z ? celloutsig_0_66z : celloutsig_0_36z);
  assign celloutsig_1_12z = !(celloutsig_1_0z ? celloutsig_1_10z : celloutsig_1_9z);
  assign celloutsig_0_16z = !(celloutsig_0_13z ? celloutsig_0_5z : celloutsig_0_1z);
  assign celloutsig_0_26z = !(celloutsig_0_15z ? celloutsig_0_16z : celloutsig_0_5z);
  assign celloutsig_0_0z = ~in_data[53];
  assign celloutsig_0_18z = ~celloutsig_0_10z;
  assign celloutsig_0_12z = ~celloutsig_0_2z[14];
  assign celloutsig_0_8z = ~celloutsig_0_7z[2];
  assign celloutsig_1_15z = ~celloutsig_1_2z;
  assign celloutsig_0_14z = ~celloutsig_0_6z[4];
  assign celloutsig_0_15z = ~celloutsig_0_1z;
  assign celloutsig_0_20z = ~celloutsig_0_17z[6];
  assign celloutsig_0_36z = ~((celloutsig_0_15z | celloutsig_0_2z[17]) & celloutsig_0_12z);
  assign celloutsig_0_60z = ~((celloutsig_0_4z | celloutsig_0_38z) & in_data[25]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[159]) & celloutsig_1_0z);
  assign celloutsig_0_30z = ~((celloutsig_0_2z[3] | celloutsig_0_24z) & celloutsig_0_16z);
  assign celloutsig_0_37z = ~((celloutsig_0_0z | celloutsig_0_2z[7]) & (celloutsig_0_15z | celloutsig_0_2z[16]));
  assign celloutsig_1_2z = ~((in_data[133] | celloutsig_1_1z) & (in_data[179] | celloutsig_1_1z));
  assign celloutsig_1_19z = ~((celloutsig_1_0z | celloutsig_1_15z) & (celloutsig_1_10z | celloutsig_1_15z));
  assign celloutsig_0_59z = celloutsig_0_23z[3] | ~(celloutsig_0_18z);
  assign celloutsig_1_10z = celloutsig_1_8z | ~(celloutsig_1_9z);
  assign celloutsig_0_24z = celloutsig_0_9z[0] | ~(celloutsig_0_13z);
  assign celloutsig_1_3z = celloutsig_1_2z ^ celloutsig_1_1z;
  assign celloutsig_0_29z = celloutsig_0_27z[1] ^ celloutsig_0_5z;
  assign celloutsig_0_66z = { celloutsig_0_11z[21:3], celloutsig_0_16z } != { celloutsig_0_2z[14], celloutsig_0_36z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_60z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_29z };
  assign celloutsig_1_11z = celloutsig_1_7z[11:5] != { celloutsig_1_6z[7], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_2z[11:9], celloutsig_0_4z } != { celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_38z = ~^ { celloutsig_0_26z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_12z };
  assign celloutsig_0_4z = ~^ celloutsig_0_2z[10:7];
  assign celloutsig_0_5z = ~^ { celloutsig_0_3z[11:5], celloutsig_0_3z };
  assign celloutsig_0_1z = ~^ { in_data[25], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_6z[21:14], celloutsig_1_3z };
  assign celloutsig_0_19z = ~^ { in_data[92:84], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_3z[10:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_10z = ^ celloutsig_0_6z[2:0];
  assign celloutsig_1_0z = ^ in_data[150:112];
  assign celloutsig_1_5z = ^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = ^ { in_data[135:115], celloutsig_1_5z };
  assign celloutsig_1_6z = { in_data[160:142], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } >>> { in_data[153:136], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_1_7z = celloutsig_1_6z[19:8] >>> in_data[132:121];
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_8z } >>> { celloutsig_1_6z[1:0], celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_17z = { celloutsig_0_11z[18], celloutsig_0_7z } >>> { celloutsig_0_3z[11:5], celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[95:79], celloutsig_0_1z, celloutsig_0_0z } >>> { in_data[54:37], celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_11z[8:3] >>> { in_data[35:31], celloutsig_0_8z };
  assign celloutsig_0_7z = { celloutsig_0_2z[6:4], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } ~^ { celloutsig_0_2z[15:10], celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_7z[5:3] ~^ celloutsig_0_2z[10:8];
  assign celloutsig_0_11z = { celloutsig_0_2z[15:8], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z } ~^ { celloutsig_0_2z[17:7], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[68:57], celloutsig_0_0z } ~^ celloutsig_0_2z[13:1];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_45z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_45z = { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_12z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_6z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_3z[5:3], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_91z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_91z = { celloutsig_0_70z, celloutsig_0_6z, celloutsig_0_50z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_27z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_27z = celloutsig_0_6z[4:2];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_33z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_33z = celloutsig_0_17z[7:2];
  assign { out_data[131:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
