vendor_name = ModelSim
source_file = 1, C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Comportamental/Projeto02/multiplexador4bitsComportamentalComCase.v
source_file = 1, C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Comportamental/Projeto02/db/multiplexador4bitsComportamentalComCase.cbx.xml
design_name = multiplexador4bitsComportamentalComCase
instance = comp, \outMux[0]~output , outMux[0]~output, multiplexador4bitsComportamentalComCase, 1
instance = comp, \outMux[1]~output , outMux[1]~output, multiplexador4bitsComportamentalComCase, 1
instance = comp, \outMux[2]~output , outMux[2]~output, multiplexador4bitsComportamentalComCase, 1
instance = comp, \outMux[3]~output , outMux[3]~output, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I7[0]~input , I7[0]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I5[0]~input , I5[0]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I4[0]~input , I4[0]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \seletor[1]~input , seletor[1]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I6[0]~input , I6[0]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \seletor[0]~input , seletor[0]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux3~0 , Mux3~0, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux3~1 , Mux3~1, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I0[0]~input , I0[0]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I1[0]~input , I1[0]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux3~2 , Mux3~2, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I2[0]~input , I2[0]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I3[0]~input , I3[0]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux3~3 , Mux3~3, multiplexador4bitsComportamentalComCase, 1
instance = comp, \seletor[2]~input , seletor[2]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux3~4 , Mux3~4, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I1[1]~input , I1[1]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I0[1]~input , I0[1]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux2~2 , Mux2~2, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I2[1]~input , I2[1]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I3[1]~input , I3[1]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux2~3 , Mux2~3, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I6[1]~input , I6[1]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I4[1]~input , I4[1]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux2~0 , Mux2~0, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I5[1]~input , I5[1]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I7[1]~input , I7[1]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux2~1 , Mux2~1, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux2~4 , Mux2~4, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I3[2]~input , I3[2]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I0[2]~input , I0[2]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I1[2]~input , I1[2]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux1~2 , Mux1~2, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I2[2]~input , I2[2]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux1~3 , Mux1~3, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I5[2]~input , I5[2]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I7[2]~input , I7[2]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I6[2]~input , I6[2]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I4[2]~input , I4[2]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux1~0 , Mux1~0, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux1~1 , Mux1~1, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux1~4 , Mux1~4, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I2[3]~input , I2[3]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I3[3]~input , I3[3]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I0[3]~input , I0[3]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I1[3]~input , I1[3]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux0~2 , Mux0~2, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux0~3 , Mux0~3, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I5[3]~input , I5[3]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I4[3]~input , I4[3]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I6[3]~input , I6[3]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux0~0 , Mux0~0, multiplexador4bitsComportamentalComCase, 1
instance = comp, \I7[3]~input , I7[3]~input, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux0~1 , Mux0~1, multiplexador4bitsComportamentalComCase, 1
instance = comp, \Mux0~4 , Mux0~4, multiplexador4bitsComportamentalComCase, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
