/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jan 14 21:36:30 2008
 *                 MD5 Checksum         b0e71c6886be9568c9ec2c69d66ac41e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3548/rdb/a0/bchp_vcxo_ctl_misc.h $
 * 
 * Hydra_Software_Devel/1   1/15/08 5:02p maivu
 * PR 38573: Initial CHP files
 *
 ***************************************************************************/

#ifndef BCHP_VCXO_CTL_MISC_H__
#define BCHP_VCXO_CTL_MISC_H__

/***************************************************************************
 *VCXO_CTL_MISC - VCXO Core Registers
 ***************************************************************************/
#define BCHP_VCXO_CTL_MISC_VC0_CTRL              0x00061200 /* VCXO 0 reset, enable and powerdown */
#define BCHP_VCXO_CTL_MISC_VC1_CTRL              0x00061204 /* VCXO 1 reset, enable and powerdown */
#define BCHP_VCXO_CTL_MISC_EREF_CTRL             0x00061208 /* EREF PLL reset, enable and powerdown */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL              0x0006120c /* Audio PLL 0 reset, enable and powerdown */
#define BCHP_VCXO_CTL_MISC_AC1_CTRL              0x00061210 /* Audio PLL 1 reset, enable and powerdown */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL           0x00061214 /* Audio DSP PLL reset, enable and powerdown */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL              0x00061218 /* AVD PLL reset, enable and powerdown */
#define BCHP_VCXO_CTL_MISC_LOCK                  0x0006121c /* VCXO core lock status */
#define BCHP_VCXO_CTL_MISC_VC0_DIV               0x00061220 /* VCXO 0 PLL divider settings */
#define BCHP_VCXO_CTL_MISC_VC1_DIV               0x00061224 /* VCXO 1 PLL divider settings */
#define BCHP_VCXO_CTL_MISC_EREF_DIV              0x00061228 /* AVD PLL divider settings */
#define BCHP_VCXO_CTL_MISC_AVD_DIV               0x0006122c /* EREF PLL divider settings */
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV            0x00061230 /* Audio DSP PLL divider settings */
#define BCHP_VCXO_CTL_MISC_VC0_CTLBUS_LO         0x00061234 /* VCXO 0 PLL PLL_CTRL bus lower 31_0 */
#define BCHP_VCXO_CTL_MISC_VC0_CTLBUS_HI         0x00061238 /* VCXO 0 PLL PLL_CTRL bus higher 37_32 */
#define BCHP_VCXO_CTL_MISC_VC1_CTLBUS_LO         0x0006123c /* VCXO 1 PLL PLL_CTRL bus lower 31_0 */
#define BCHP_VCXO_CTL_MISC_VC1_CTLBUS_HI         0x00061240 /* VCXO 1 PLL PLL_CTRL bus higher 37_32 */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET       0x00061258 /* VCXO Lock Counter Reset */
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT          0x0006125c /* VCXO 1 Lock Counter */
#define BCHP_VCXO_CTL_MISC_VC1_LOCK_CNT          0x00061260 /* VCXO 0 Lock Counter */
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT          0x00061264 /* Audio PLL 0 Lock Counter */
#define BCHP_VCXO_CTL_MISC_AC1_LOCK_CNT          0x00061268 /* Audio PLL 1 Lock Counter */
#define BCHP_VCXO_CTL_MISC_AUDDSP_LOCK_CNT       0x0006126c /* Audio DSP PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_AVD_LOCK_CNT          0x00061270 /* AVD PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_MAIN_LOCK_CNT         0x00061274 /* MAIN PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_CPU_LOCK_CNT          0x00061278 /* CPU PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_EREF_LOCK_CNT         0x0006127c /* EREF PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL             0x0006128c /* PLL test selects */
#define BCHP_VCXO_CTL_MISC_AC0_MACRO             0x00061290 /* Audio PLL Sample Rate Macro Select */
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL           0x00061294 /* Audio 0 PLL Control */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV1         0x00061298 /* Audio 0 PLL User Divider Settings 1 */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2         0x0006129c /* Audio 1 PLL User Divider Settings 2 */
#define BCHP_VCXO_CTL_MISC_AC0_USER_CTLBUS_LO    0x000612a0 /* Audio 1 PLL User PLL_CTRL bus lower */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV1       0x000612a4 /* Audio 1 PLL Active Divider Settings 1 */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2       0x000612a8 /* Audio 1 PLL Active Divider Settings 2 */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_CTLBUS_LO  0x000612ac /* Audio 1 PLL Active PLL_CTRL bus lower */
#define BCHP_VCXO_CTL_MISC_AC1_MACRO             0x000612b0 /* Audio PLL Sample Rate Macro Select */
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL           0x000612b4 /* Audio 0 PLL Control */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV1         0x000612b8 /* Audio 0 PLL User Divider Settings 1 */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2         0x000612bc /* Audio 1 PLL User Divider Settings 2 */
#define BCHP_VCXO_CTL_MISC_AC1_USER_CTLBUS_LO    0x000612c0 /* Audio 1 PLL User PLL_CTRL bus lower */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV1       0x000612c4 /* Audio 1 PLL Active Divider Settings 1 */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2       0x000612c8 /* Audio 1 PLL Active Divider Settings 2 */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_CTLBUS_LO  0x000612cc /* Audio 1 PLL Active PLL_CTRL bus lower */

/***************************************************************************
 *VC0_CTRL - VCXO 0 reset, enable and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_CTRL :: reserved0 [31:07] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_reserved0_MASK                 0xffffff80
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_reserved0_SHIFT                7

/* VCXO_CTL_MISC :: VC0_CTRL :: NDIV_MODE [06:04] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_MASK                 0x00000070
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_SHIFT                4

/* VCXO_CTL_MISC :: VC0_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_MASK                 0x00000008
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_SHIFT                3
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_Powerdown            1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_Normal               0

/* VCXO_CTL_MISC :: VC0_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_CLOCK_ENA_MASK                 0x00000004
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_CLOCK_ENA_SHIFT                2
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_CLOCK_ENA_Enable               1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_CLOCK_ENA_Disable              0

/* VCXO_CTL_MISC :: VC0_CTRL :: DRESET [01:01] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_MASK                    0x00000002
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_SHIFT                   1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_Normal                  0

/* VCXO_CTL_MISC :: VC0_CTRL :: ARESET [00:00] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_MASK                    0x00000001
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_SHIFT                   0
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_Normal                  0

/***************************************************************************
 *VC1_CTRL - VCXO 1 reset, enable and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC1_CTRL :: reserved0 [31:07] */
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_reserved0_MASK                 0xffffff80
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_reserved0_SHIFT                7

/* VCXO_CTL_MISC :: VC1_CTRL :: NDIV_MODE [06:04] */
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_NDIV_MODE_MASK                 0x00000070
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_NDIV_MODE_SHIFT                4

/* VCXO_CTL_MISC :: VC1_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_POWERDOWN_MASK                 0x00000008
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_POWERDOWN_SHIFT                3
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_POWERDOWN_Powerdown            1
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_POWERDOWN_Normal               0

/* VCXO_CTL_MISC :: VC1_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_CLOCK_ENA_MASK                 0x00000004
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_CLOCK_ENA_SHIFT                2
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_CLOCK_ENA_Enable               1
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_CLOCK_ENA_Disable              0

/* VCXO_CTL_MISC :: VC1_CTRL :: DRESET [01:01] */
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_DRESET_MASK                    0x00000002
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_DRESET_SHIFT                   1
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_DRESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_DRESET_Normal                  0

/* VCXO_CTL_MISC :: VC1_CTRL :: ARESET [00:00] */
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_ARESET_MASK                    0x00000001
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_ARESET_SHIFT                   0
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_ARESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_VC1_CTRL_ARESET_Normal                  0

/***************************************************************************
 *EREF_CTRL - EREF PLL reset, enable and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_CTRL :: reserved0 [31:04] */
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_reserved0_MASK                0xfffffff0
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_reserved0_SHIFT               4

/* VCXO_CTL_MISC :: EREF_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_POWERDOWN_MASK                0x00000008
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_POWERDOWN_SHIFT               3
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_POWERDOWN_Powerdown           1
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_POWERDOWN_Normal              0

/* VCXO_CTL_MISC :: EREF_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_CLOCK_ENA_MASK                0x00000004
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_CLOCK_ENA_SHIFT               2
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_CLOCK_ENA_Enable              1
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_CLOCK_ENA_Disable             0

/* VCXO_CTL_MISC :: EREF_CTRL :: DRESET [01:01] */
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_DRESET_MASK                   0x00000002
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_DRESET_SHIFT                  1
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_DRESET_Reset                  1
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_DRESET_Normal                 0

/* VCXO_CTL_MISC :: EREF_CTRL :: ARESET [00:00] */
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_ARESET_MASK                   0x00000001
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_ARESET_SHIFT                  0
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_ARESET_Reset                  1
#define BCHP_VCXO_CTL_MISC_EREF_CTRL_ARESET_Normal                 0

/***************************************************************************
 *AC0_CTRL - Audio PLL 0 reset, enable and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_CTRL :: reserved0 [31:04] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_reserved0_MASK                 0xfffffff0
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_reserved0_SHIFT                4

/* VCXO_CTL_MISC :: AC0_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_MASK                 0x00000008
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_SHIFT                3
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_Powerdown            1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_Normal               0

/* VCXO_CTL_MISC :: AC0_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_CLOCK_ENA_MASK                 0x00000004
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_CLOCK_ENA_SHIFT                2
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_CLOCK_ENA_Enable               1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_CLOCK_ENA_Disable              0

/* VCXO_CTL_MISC :: AC0_CTRL :: DRESET [01:01] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_DRESET_MASK                    0x00000002
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_DRESET_SHIFT                   1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_DRESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_DRESET_Normal                  0

/* VCXO_CTL_MISC :: AC0_CTRL :: ARESET [00:00] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_ARESET_MASK                    0x00000001
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_ARESET_SHIFT                   0
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_ARESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_ARESET_Normal                  0

/***************************************************************************
 *AC1_CTRL - Audio PLL 1 reset, enable and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC1_CTRL :: reserved0 [31:04] */
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_reserved0_MASK                 0xfffffff0
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_reserved0_SHIFT                4

/* VCXO_CTL_MISC :: AC1_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_POWERDOWN_MASK                 0x00000008
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_POWERDOWN_SHIFT                3
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_POWERDOWN_Powerdown            1
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_POWERDOWN_Normal               0

/* VCXO_CTL_MISC :: AC1_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_CLOCK_ENA_MASK                 0x00000004
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_CLOCK_ENA_SHIFT                2
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_CLOCK_ENA_Enable               1
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_CLOCK_ENA_Disable              0

/* VCXO_CTL_MISC :: AC1_CTRL :: DRESET [01:01] */
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_DRESET_MASK                    0x00000002
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_DRESET_SHIFT                   1
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_DRESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_DRESET_Normal                  0

/* VCXO_CTL_MISC :: AC1_CTRL :: ARESET [00:00] */
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_ARESET_MASK                    0x00000001
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_ARESET_SHIFT                   0
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_ARESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_AC1_CTRL_ARESET_Normal                  0

/***************************************************************************
 *AUDDSP_CTRL - Audio DSP PLL reset, enable and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: AUDDSP_CTRL :: reserved0 [31:04] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_reserved0_MASK              0xfffffff0
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_reserved0_SHIFT             4

/* VCXO_CTL_MISC :: AUDDSP_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_POWERDOWN_MASK              0x00000008
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_POWERDOWN_SHIFT             3
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_POWERDOWN_Powerdown         1
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_POWERDOWN_Normal            0

/* VCXO_CTL_MISC :: AUDDSP_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_CLOCK_ENA_MASK              0x00000004
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_CLOCK_ENA_SHIFT             2
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_CLOCK_ENA_Enable            1
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_CLOCK_ENA_Disable           0

/* VCXO_CTL_MISC :: AUDDSP_CTRL :: DRESET [01:01] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_DRESET_MASK                 0x00000002
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_DRESET_SHIFT                1
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_DRESET_Reset                1
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_DRESET_Normal               0

/* VCXO_CTL_MISC :: AUDDSP_CTRL :: ARESET [00:00] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_ARESET_MASK                 0x00000001
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_ARESET_SHIFT                0
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_ARESET_Reset                1
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_ARESET_Normal               0

/***************************************************************************
 *AVD_CTRL - AVD PLL reset, enable and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_CTRL :: reserved0 [31:04] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_reserved0_MASK                 0xfffffff0
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_reserved0_SHIFT                4

/* VCXO_CTL_MISC :: AVD_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_POWERDOWN_MASK                 0x00000008
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_POWERDOWN_SHIFT                3
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_POWERDOWN_Powerdown            1
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_POWERDOWN_Normal               0

/* VCXO_CTL_MISC :: AVD_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_CLOCK_ENA_MASK                 0x00000004
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_CLOCK_ENA_SHIFT                2
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_CLOCK_ENA_Enable               1
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_CLOCK_ENA_Disable              0

/* VCXO_CTL_MISC :: AVD_CTRL :: DRESET [01:01] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_DRESET_MASK                    0x00000002
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_DRESET_SHIFT                   1
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_DRESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_DRESET_Normal                  0

/* VCXO_CTL_MISC :: AVD_CTRL :: ARESET [00:00] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_ARESET_MASK                    0x00000001
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_ARESET_SHIFT                   0
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_ARESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_ARESET_Normal                  0

/***************************************************************************
 *LOCK - VCXO core lock status
 ***************************************************************************/
/* VCXO_CTL_MISC :: LOCK :: reserved0 [31:09] */
#define BCHP_VCXO_CTL_MISC_LOCK_reserved0_MASK                     0xfffffe00
#define BCHP_VCXO_CTL_MISC_LOCK_reserved0_SHIFT                    9

/* VCXO_CTL_MISC :: LOCK :: CPU [08:08] */
#define BCHP_VCXO_CTL_MISC_LOCK_CPU_MASK                           0x00000100
#define BCHP_VCXO_CTL_MISC_LOCK_CPU_SHIFT                          8

/* VCXO_CTL_MISC :: LOCK :: MAIN [07:07] */
#define BCHP_VCXO_CTL_MISC_LOCK_MAIN_MASK                          0x00000080
#define BCHP_VCXO_CTL_MISC_LOCK_MAIN_SHIFT                         7

/* VCXO_CTL_MISC :: LOCK :: AUDDSP [06:06] */
#define BCHP_VCXO_CTL_MISC_LOCK_AUDDSP_MASK                        0x00000040
#define BCHP_VCXO_CTL_MISC_LOCK_AUDDSP_SHIFT                       6

/* VCXO_CTL_MISC :: LOCK :: AC1 [05:05] */
#define BCHP_VCXO_CTL_MISC_LOCK_AC1_MASK                           0x00000020
#define BCHP_VCXO_CTL_MISC_LOCK_AC1_SHIFT                          5

/* VCXO_CTL_MISC :: LOCK :: AC0 [04:04] */
#define BCHP_VCXO_CTL_MISC_LOCK_AC0_MASK                           0x00000010
#define BCHP_VCXO_CTL_MISC_LOCK_AC0_SHIFT                          4

/* VCXO_CTL_MISC :: LOCK :: EREF [03:03] */
#define BCHP_VCXO_CTL_MISC_LOCK_EREF_MASK                          0x00000008
#define BCHP_VCXO_CTL_MISC_LOCK_EREF_SHIFT                         3

/* VCXO_CTL_MISC :: LOCK :: AVD [02:02] */
#define BCHP_VCXO_CTL_MISC_LOCK_AVD_MASK                           0x00000004
#define BCHP_VCXO_CTL_MISC_LOCK_AVD_SHIFT                          2

/* VCXO_CTL_MISC :: LOCK :: VC1 [01:01] */
#define BCHP_VCXO_CTL_MISC_LOCK_VC1_MASK                           0x00000002
#define BCHP_VCXO_CTL_MISC_LOCK_VC1_SHIFT                          1

/* VCXO_CTL_MISC :: LOCK :: VC0 [00:00] */
#define BCHP_VCXO_CTL_MISC_LOCK_VC0_MASK                           0x00000001
#define BCHP_VCXO_CTL_MISC_LOCK_VC0_SHIFT                          0

/***************************************************************************
 *VC0_DIV - VCXO 0 PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_DIV :: reserved0 [31:26] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_reserved0_MASK                  0xfc000000
#define BCHP_VCXO_CTL_MISC_VC0_DIV_reserved0_SHIFT                 26

/* VCXO_CTL_MISC :: VC0_DIV :: VCORNG [25:24] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_VCORNG_MASK                     0x03000000
#define BCHP_VCXO_CTL_MISC_VC0_DIV_VCORNG_SHIFT                    24

/* VCXO_CTL_MISC :: VC0_DIV :: M3DIV [23:16] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M3DIV_MASK                      0x00ff0000
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M3DIV_SHIFT                     16

/* VCXO_CTL_MISC :: VC0_DIV :: M2DIV [15:08] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M2DIV_MASK                      0x0000ff00
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M2DIV_SHIFT                     8

/* VCXO_CTL_MISC :: VC0_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M1DIV_MASK                      0x000000ff
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M1DIV_SHIFT                     0

/***************************************************************************
 *VC1_DIV - VCXO 1 PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC1_DIV :: REF_SEL [31:31] */
#define BCHP_VCXO_CTL_MISC_VC1_DIV_REF_SEL_MASK                    0x80000000
#define BCHP_VCXO_CTL_MISC_VC1_DIV_REF_SEL_SHIFT                   31

/* VCXO_CTL_MISC :: VC1_DIV :: P1DIV [30:29] */
#define BCHP_VCXO_CTL_MISC_VC1_DIV_P1DIV_MASK                      0x60000000
#define BCHP_VCXO_CTL_MISC_VC1_DIV_P1DIV_SHIFT                     29

/* VCXO_CTL_MISC :: VC1_DIV :: reserved0 [28:26] */
#define BCHP_VCXO_CTL_MISC_VC1_DIV_reserved0_MASK                  0x1c000000
#define BCHP_VCXO_CTL_MISC_VC1_DIV_reserved0_SHIFT                 26

/* VCXO_CTL_MISC :: VC1_DIV :: VCORNG [25:24] */
#define BCHP_VCXO_CTL_MISC_VC1_DIV_VCORNG_MASK                     0x03000000
#define BCHP_VCXO_CTL_MISC_VC1_DIV_VCORNG_SHIFT                    24

/* VCXO_CTL_MISC :: VC1_DIV :: M3DIV [23:16] */
#define BCHP_VCXO_CTL_MISC_VC1_DIV_M3DIV_MASK                      0x00ff0000
#define BCHP_VCXO_CTL_MISC_VC1_DIV_M3DIV_SHIFT                     16

/* VCXO_CTL_MISC :: VC1_DIV :: M2DIV [15:08] */
#define BCHP_VCXO_CTL_MISC_VC1_DIV_M2DIV_MASK                      0x0000ff00
#define BCHP_VCXO_CTL_MISC_VC1_DIV_M2DIV_SHIFT                     8

/* VCXO_CTL_MISC :: VC1_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_VC1_DIV_M1DIV_MASK                      0x000000ff
#define BCHP_VCXO_CTL_MISC_VC1_DIV_M1DIV_SHIFT                     0

/***************************************************************************
 *EREF_DIV - AVD PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_DIV :: reserved0 [31:17] */
#define BCHP_VCXO_CTL_MISC_EREF_DIV_reserved0_MASK                 0xfffe0000
#define BCHP_VCXO_CTL_MISC_EREF_DIV_reserved0_SHIFT                17

/* VCXO_CTL_MISC :: EREF_DIV :: NDIV_INT [16:08] */
#define BCHP_VCXO_CTL_MISC_EREF_DIV_NDIV_INT_MASK                  0x0001ff00
#define BCHP_VCXO_CTL_MISC_EREF_DIV_NDIV_INT_SHIFT                 8

/* VCXO_CTL_MISC :: EREF_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_EREF_DIV_M1DIV_MASK                     0x000000ff
#define BCHP_VCXO_CTL_MISC_EREF_DIV_M1DIV_SHIFT                    0

/***************************************************************************
 *AVD_DIV - EREF PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_DIV :: reserved0 [31:17] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_reserved0_MASK                  0xfffe0000
#define BCHP_VCXO_CTL_MISC_AVD_DIV_reserved0_SHIFT                 17

/* VCXO_CTL_MISC :: AVD_DIV :: NDIV_INT [16:08] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_NDIV_INT_MASK                   0x0001ff00
#define BCHP_VCXO_CTL_MISC_AVD_DIV_NDIV_INT_SHIFT                  8

/* VCXO_CTL_MISC :: AVD_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_M1DIV_MASK                      0x000000ff
#define BCHP_VCXO_CTL_MISC_AVD_DIV_M1DIV_SHIFT                     0

/***************************************************************************
 *AUDDSP_DIV - Audio DSP PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: AUDDSP_DIV :: reserved0 [31:17] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_reserved0_MASK               0xfffe0000
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_reserved0_SHIFT              17

/* VCXO_CTL_MISC :: AUDDSP_DIV :: NDIV_INT [16:08] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_NDIV_INT_MASK                0x0001ff00
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_NDIV_INT_SHIFT               8

/* VCXO_CTL_MISC :: AUDDSP_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_M1DIV_MASK                   0x000000ff
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_M1DIV_SHIFT                  0

/***************************************************************************
 *VC0_CTLBUS_LO - VCXO 0 PLL PLL_CTRL bus lower 31_0
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_CTLBUS_LO :: CTL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_VC0_CTLBUS_LO_CTL_BITS_31_0_MASK        0xffffffff
#define BCHP_VCXO_CTL_MISC_VC0_CTLBUS_LO_CTL_BITS_31_0_SHIFT       0
#define BCHP_VCXO_CTL_MISC_VC0_CTLBUS_LO_CTL_BITS_31_0_Above_1p6GHz 942418016
#define BCHP_VCXO_CTL_MISC_VC0_CTLBUS_LO_CTL_BITS_31_0_Below_1p6GHz 536872384

/***************************************************************************
 *VC0_CTLBUS_HI - VCXO 0 PLL PLL_CTRL bus higher 37_32
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_CTLBUS_HI :: reserved0 [31:06] */
#define BCHP_VCXO_CTL_MISC_VC0_CTLBUS_HI_reserved0_MASK            0xffffffc0
#define BCHP_VCXO_CTL_MISC_VC0_CTLBUS_HI_reserved0_SHIFT           6

/* VCXO_CTL_MISC :: VC0_CTLBUS_HI :: CTL_BITS_37_32 [05:00] */
#define BCHP_VCXO_CTL_MISC_VC0_CTLBUS_HI_CTL_BITS_37_32_MASK       0x0000003f
#define BCHP_VCXO_CTL_MISC_VC0_CTLBUS_HI_CTL_BITS_37_32_SHIFT      0

/***************************************************************************
 *VC1_CTLBUS_LO - VCXO 1 PLL PLL_CTRL bus lower 31_0
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC1_CTLBUS_LO :: CTL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_VC1_CTLBUS_LO_CTL_BITS_31_0_MASK        0xffffffff
#define BCHP_VCXO_CTL_MISC_VC1_CTLBUS_LO_CTL_BITS_31_0_SHIFT       0
#define BCHP_VCXO_CTL_MISC_VC1_CTLBUS_LO_CTL_BITS_31_0_Above_1p6GHz 942418016
#define BCHP_VCXO_CTL_MISC_VC1_CTLBUS_LO_CTL_BITS_31_0_Below_1p6GHz 536872384

/***************************************************************************
 *VC1_CTLBUS_HI - VCXO 1 PLL PLL_CTRL bus higher 37_32
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC1_CTLBUS_HI :: reserved0 [31:06] */
#define BCHP_VCXO_CTL_MISC_VC1_CTLBUS_HI_reserved0_MASK            0xffffffc0
#define BCHP_VCXO_CTL_MISC_VC1_CTLBUS_HI_reserved0_SHIFT           6

/* VCXO_CTL_MISC :: VC1_CTLBUS_HI :: CTL_BITS_37_32 [05:00] */
#define BCHP_VCXO_CTL_MISC_VC1_CTLBUS_HI_CTL_BITS_37_32_MASK       0x0000003f
#define BCHP_VCXO_CTL_MISC_VC1_CTLBUS_HI_CTL_BITS_37_32_SHIFT      0

/***************************************************************************
 *LOCK_CNTR_RESET - VCXO Lock Counter Reset
 ***************************************************************************/
/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: reserved0 [31:09] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_reserved0_MASK          0xfffffe00
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_reserved0_SHIFT         9

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: CPU [08:08] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_CPU_MASK                0x00000100
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_CPU_SHIFT               8

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: MAIN [07:07] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_MAIN_MASK               0x00000080
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_MAIN_SHIFT              7

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: AUDDSP [06:06] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AUDDSP_MASK             0x00000040
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AUDDSP_SHIFT            6

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: AC1 [05:05] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AC1_MASK                0x00000020
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AC1_SHIFT               5

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: AC0 [04:04] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AC0_MASK                0x00000010
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AC0_SHIFT               4

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: EREF [03:03] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_EREF_MASK               0x00000008
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_EREF_SHIFT              3

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: AVD [02:02] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AVD_MASK                0x00000004
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AVD_SHIFT               2

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: VC1 [01:01] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_VC1_MASK                0x00000002
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_VC1_SHIFT               1

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: VC0 [00:00] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_VC0_MASK                0x00000001
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_VC0_SHIFT               0

/***************************************************************************
 *VC0_LOCK_CNT - VCXO 1 Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: VC0_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *VC1_LOCK_CNT - VCXO 0 Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC1_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_VC1_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_VC1_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: VC1_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_VC1_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_VC1_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *AC0_LOCK_CNT - Audio PLL 0 Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: AC0_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *AC1_LOCK_CNT - Audio PLL 1 Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC1_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_AC1_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_AC1_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: AC1_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_AC1_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_AC1_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *AUDDSP_LOCK_CNT - Audio DSP PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: AUDDSP_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_LOCK_CNT_reserved0_MASK          0xfffff000
#define BCHP_VCXO_CTL_MISC_AUDDSP_LOCK_CNT_reserved0_SHIFT         12

/* VCXO_CTL_MISC :: AUDDSP_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_LOCK_CNT_COUNT_MASK              0x00000fff
#define BCHP_VCXO_CTL_MISC_AUDDSP_LOCK_CNT_COUNT_SHIFT             0

/***************************************************************************
 *AVD_LOCK_CNT - AVD PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_AVD_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_AVD_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: AVD_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_AVD_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_AVD_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *MAIN_LOCK_CNT - MAIN PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: MAIN_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_MAIN_LOCK_CNT_reserved0_MASK            0xfffff000
#define BCHP_VCXO_CTL_MISC_MAIN_LOCK_CNT_reserved0_SHIFT           12

/* VCXO_CTL_MISC :: MAIN_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_MAIN_LOCK_CNT_COUNT_MASK                0x00000fff
#define BCHP_VCXO_CTL_MISC_MAIN_LOCK_CNT_COUNT_SHIFT               0

/***************************************************************************
 *CPU_LOCK_CNT - CPU PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: CPU_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_CPU_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_CPU_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: CPU_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_CPU_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_CPU_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *EREF_LOCK_CNT - EREF PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: EREF_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_EREF_LOCK_CNT_reserved0_MASK            0xfffff000
#define BCHP_VCXO_CTL_MISC_EREF_LOCK_CNT_reserved0_SHIFT           12

/* VCXO_CTL_MISC :: EREF_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_EREF_LOCK_CNT_COUNT_MASK                0x00000fff
#define BCHP_VCXO_CTL_MISC_EREF_LOCK_CNT_COUNT_SHIFT               0

/***************************************************************************
 *TEST_CTRL - PLL test selects
 ***************************************************************************/
/* VCXO_CTL_MISC :: TEST_CTRL :: reserved0 [31:21] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_reserved0_MASK                0xffe00000
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_reserved0_SHIFT               21

/* VCXO_CTL_MISC :: TEST_CTRL :: CPU_ENA [20:20] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_CPU_ENA_MASK                  0x00100000
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_CPU_ENA_SHIFT                 20

/* VCXO_CTL_MISC :: TEST_CTRL :: MAIN_ENA [19:19] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_MAIN_ENA_MASK                 0x00080000
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_MAIN_ENA_SHIFT                19

/* VCXO_CTL_MISC :: TEST_CTRL :: AVD_ENA [18:18] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_AVD_ENA_MASK                  0x00040000
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_AVD_ENA_SHIFT                 18

/* VCXO_CTL_MISC :: TEST_CTRL :: EREF_ENA [17:17] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_EREF_ENA_MASK                 0x00020000
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_EREF_ENA_SHIFT                17

/* VCXO_CTL_MISC :: TEST_CTRL :: RAP_ENA [16:16] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_RAP_ENA_MASK                  0x00010000
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_RAP_ENA_SHIFT                 16

/* VCXO_CTL_MISC :: TEST_CTRL :: AC1_ENA [15:15] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_AC1_ENA_MASK                  0x00008000
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_AC1_ENA_SHIFT                 15

/* VCXO_CTL_MISC :: TEST_CTRL :: AC0_ENA [14:14] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_AC0_ENA_MASK                  0x00004000
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_AC0_ENA_SHIFT                 14

/* VCXO_CTL_MISC :: TEST_CTRL :: VC1_ENA [13:13] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_VC1_ENA_MASK                  0x00002000
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_VC1_ENA_SHIFT                 13

/* VCXO_CTL_MISC :: TEST_CTRL :: VC0_ENA [12:12] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_VC0_ENA_MASK                  0x00001000
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_VC0_ENA_SHIFT                 12

/* VCXO_CTL_MISC :: TEST_CTRL :: AUDIO_VCXO_SEL [11:08] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_AUDIO_VCXO_SEL_MASK           0x00000f00
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_AUDIO_VCXO_SEL_SHIFT          8

/* VCXO_CTL_MISC :: TEST_CTRL :: AVD_EREF_SEL [07:04] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_AVD_EREF_SEL_MASK             0x000000f0
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_AVD_EREF_SEL_SHIFT            4

/* VCXO_CTL_MISC :: TEST_CTRL :: CPU_MAIN_RAP_SEL [03:00] */
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_CPU_MAIN_RAP_SEL_MASK         0x0000000f
#define BCHP_VCXO_CTL_MISC_TEST_CTRL_CPU_MAIN_RAP_SEL_SHIFT        0

/***************************************************************************
 *AC0_MACRO - Audio PLL Sample Rate Macro Select
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_MACRO :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_AC0_MACRO_reserved0_MASK                0xfffffff8
#define BCHP_VCXO_CTL_MISC_AC0_MACRO_reserved0_SHIFT               3

/* VCXO_CTL_MISC :: AC0_MACRO :: MACRO_SELECT [02:00] */
#define BCHP_VCXO_CTL_MISC_AC0_MACRO_MACRO_SELECT_MASK             0x00000007
#define BCHP_VCXO_CTL_MISC_AC0_MACRO_MACRO_SELECT_SHIFT            0
#define BCHP_VCXO_CTL_MISC_AC0_MACRO_MACRO_SELECT_Mult_of_32000    0
#define BCHP_VCXO_CTL_MISC_AC0_MACRO_MACRO_SELECT_Mult_of_44100    1
#define BCHP_VCXO_CTL_MISC_AC0_MACRO_MACRO_SELECT_Mult_of_48000    2
#define BCHP_VCXO_CTL_MISC_AC0_MACRO_MACRO_SELECT_Mult_of_96000    3
#define BCHP_VCXO_CTL_MISC_AC0_MACRO_MACRO_SELECT_Mult_of_192000   4
#define BCHP_VCXO_CTL_MISC_AC0_MACRO_MACRO_SELECT_User             7

/***************************************************************************
 *AC0_CONTROL - Audio 0 PLL Control
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_CONTROL :: reserved0 [31:06] */
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_reserved0_MASK              0xffffffc0
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_reserved0_SHIFT             6

/* VCXO_CTL_MISC :: AC0_CONTROL :: REFERENCE_SELECT [05:04] */
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_REFERENCE_SELECT_MASK       0x00000030
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_REFERENCE_SELECT_SHIFT      4
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_REFERENCE_SELECT_VCXO_0     0
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_REFERENCE_SELECT_VCXO_1     1
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_REFERENCE_SELECT_RSRVD      2
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_REFERENCE_SELECT_CLKGEN     3

/* VCXO_CTL_MISC :: AC0_CONTROL :: reserved1 [03:01] */
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_reserved1_MASK              0x0000000e
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_reserved1_SHIFT             1

/* VCXO_CTL_MISC :: AC0_CONTROL :: USER_UPDATE_DIVIDERS [00:00] */
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_USER_UPDATE_DIVIDERS_MASK   0x00000001
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_USER_UPDATE_DIVIDERS_SHIFT  0
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_USER_UPDATE_DIVIDERS_Update_now 1
#define BCHP_VCXO_CTL_MISC_AC0_CONTROL_USER_UPDATE_DIVIDERS_Dont_update 0

/***************************************************************************
 *AC0_USER_DIV1 - Audio 0 PLL User Divider Settings 1
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_USER_DIV1 :: reserved0 [31:24] */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV1_reserved0_MASK            0xff000000
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV1_reserved0_SHIFT           24

/* VCXO_CTL_MISC :: AC0_USER_DIV1 :: M3DIV [23:16] */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV1_M3DIV_MASK                0x00ff0000
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV1_M3DIV_SHIFT               16

/* VCXO_CTL_MISC :: AC0_USER_DIV1 :: M2DIV [15:08] */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV1_M2DIV_MASK                0x0000ff00
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV1_M2DIV_SHIFT               8

/* VCXO_CTL_MISC :: AC0_USER_DIV1 :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV1_M1DIV_MASK                0x000000ff
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV1_M1DIV_SHIFT               0

/***************************************************************************
 *AC0_USER_DIV2 - Audio 1 PLL User Divider Settings 2
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_USER_DIV2 :: CTL_BITS_38_32 [31:25] */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2_CTL_BITS_38_32_MASK       0xfe000000
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2_CTL_BITS_38_32_SHIFT      25

/* VCXO_CTL_MISC :: AC0_USER_DIV2 :: reserved0 [24:14] */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2_reserved0_MASK            0x01ffc000
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2_reserved0_SHIFT           14

/* VCXO_CTL_MISC :: AC0_USER_DIV2 :: VCORNG [13:12] */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2_VCORNG_MASK               0x00003000
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2_VCORNG_SHIFT              12

/* VCXO_CTL_MISC :: AC0_USER_DIV2 :: reserved1 [11:09] */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2_reserved1_MASK            0x00000e00
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2_reserved1_SHIFT           9

/* VCXO_CTL_MISC :: AC0_USER_DIV2 :: NDIV_INT [08:00] */
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2_NDIV_INT_MASK             0x000001ff
#define BCHP_VCXO_CTL_MISC_AC0_USER_DIV2_NDIV_INT_SHIFT            0

/***************************************************************************
 *AC0_USER_CTLBUS_LO - Audio 1 PLL User PLL_CTRL bus lower
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_USER_CTLBUS_LO :: CTL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_AC0_USER_CTLBUS_LO_CTL_BITS_31_0_MASK   0xffffffff
#define BCHP_VCXO_CTL_MISC_AC0_USER_CTLBUS_LO_CTL_BITS_31_0_SHIFT  0
#define BCHP_VCXO_CTL_MISC_AC0_USER_CTLBUS_LO_CTL_BITS_31_0_Below_1p6GHz 536872384
#define BCHP_VCXO_CTL_MISC_AC0_USER_CTLBUS_LO_CTL_BITS_31_0_Above_1p6GHz 939525568

/***************************************************************************
 *AC0_ACTIVE_DIV1 - Audio 1 PLL Active Divider Settings 1
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV1 :: reserved0 [31:24] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV1_reserved0_MASK          0xff000000
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV1_reserved0_SHIFT         24

/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV1 :: M3DIV [23:16] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV1_M3DIV_MASK              0x00ff0000
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV1_M3DIV_SHIFT             16

/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV1 :: M2DIV [15:08] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV1_M2DIV_MASK              0x0000ff00
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV1_M2DIV_SHIFT             8

/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV1 :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV1_M1DIV_MASK              0x000000ff
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV1_M1DIV_SHIFT             0

/***************************************************************************
 *AC0_ACTIVE_DIV2 - Audio 1 PLL Active Divider Settings 2
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV2 :: CTL_BITS_38_32 [31:25] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_CTL_BITS_38_32_MASK     0xfe000000
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_CTL_BITS_38_32_SHIFT    25

/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV2 :: reserved0 [24:17] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_reserved0_MASK          0x01fe0000
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_reserved0_SHIFT         17

/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV2 :: LOCK [16:16] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_LOCK_MASK               0x00010000
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_LOCK_SHIFT              16
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_LOCK_Unlocked           0
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_LOCK_Locked             1

/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV2 :: reserved1 [15:14] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_reserved1_MASK          0x0000c000
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_reserved1_SHIFT         14

/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV2 :: VCORNG [13:12] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_VCORNG_MASK             0x00003000
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_VCORNG_SHIFT            12

/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV2 :: reserved2 [11:09] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_reserved2_MASK          0x00000e00
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_reserved2_SHIFT         9

/* VCXO_CTL_MISC :: AC0_ACTIVE_DIV2 :: NDIV_INT [08:00] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_NDIV_INT_MASK           0x000001ff
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_DIV2_NDIV_INT_SHIFT          0

/***************************************************************************
 *AC0_ACTIVE_CTLBUS_LO - Audio 1 PLL Active PLL_CTRL bus lower
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_ACTIVE_CTLBUS_LO :: CTL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_MASK 0xffffffff
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_SHIFT 0
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_Below_1p6GHz 536872384
#define BCHP_VCXO_CTL_MISC_AC0_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_Above_1p6GHz 939525568

/***************************************************************************
 *AC1_MACRO - Audio PLL Sample Rate Macro Select
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC1_MACRO :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_AC1_MACRO_reserved0_MASK                0xfffffff8
#define BCHP_VCXO_CTL_MISC_AC1_MACRO_reserved0_SHIFT               3

/* VCXO_CTL_MISC :: AC1_MACRO :: MACRO_SELECT [02:00] */
#define BCHP_VCXO_CTL_MISC_AC1_MACRO_MACRO_SELECT_MASK             0x00000007
#define BCHP_VCXO_CTL_MISC_AC1_MACRO_MACRO_SELECT_SHIFT            0
#define BCHP_VCXO_CTL_MISC_AC1_MACRO_MACRO_SELECT_Mult_of_32000    0
#define BCHP_VCXO_CTL_MISC_AC1_MACRO_MACRO_SELECT_Mult_of_44100    1
#define BCHP_VCXO_CTL_MISC_AC1_MACRO_MACRO_SELECT_Mult_of_48000    2
#define BCHP_VCXO_CTL_MISC_AC1_MACRO_MACRO_SELECT_Mult_of_96000    3
#define BCHP_VCXO_CTL_MISC_AC1_MACRO_MACRO_SELECT_Mult_of_192000   4
#define BCHP_VCXO_CTL_MISC_AC1_MACRO_MACRO_SELECT_User             7

/***************************************************************************
 *AC1_CONTROL - Audio 0 PLL Control
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC1_CONTROL :: reserved0 [31:06] */
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_reserved0_MASK              0xffffffc0
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_reserved0_SHIFT             6

/* VCXO_CTL_MISC :: AC1_CONTROL :: REFERENCE_SELECT [05:04] */
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_REFERENCE_SELECT_MASK       0x00000030
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_REFERENCE_SELECT_SHIFT      4
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_REFERENCE_SELECT_VCXO_0     0
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_REFERENCE_SELECT_VCXO_1     1
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_REFERENCE_SELECT_RSRVD      2
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_REFERENCE_SELECT_CLKGEN     3

/* VCXO_CTL_MISC :: AC1_CONTROL :: reserved1 [03:01] */
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_reserved1_MASK              0x0000000e
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_reserved1_SHIFT             1

/* VCXO_CTL_MISC :: AC1_CONTROL :: USER_UPDATE_DIVIDERS [00:00] */
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_USER_UPDATE_DIVIDERS_MASK   0x00000001
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_USER_UPDATE_DIVIDERS_SHIFT  0
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_USER_UPDATE_DIVIDERS_Update_now 1
#define BCHP_VCXO_CTL_MISC_AC1_CONTROL_USER_UPDATE_DIVIDERS_Dont_update 0

/***************************************************************************
 *AC1_USER_DIV1 - Audio 0 PLL User Divider Settings 1
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC1_USER_DIV1 :: reserved0 [31:24] */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV1_reserved0_MASK            0xff000000
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV1_reserved0_SHIFT           24

/* VCXO_CTL_MISC :: AC1_USER_DIV1 :: M3DIV [23:16] */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV1_M3DIV_MASK                0x00ff0000
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV1_M3DIV_SHIFT               16

/* VCXO_CTL_MISC :: AC1_USER_DIV1 :: M2DIV [15:08] */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV1_M2DIV_MASK                0x0000ff00
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV1_M2DIV_SHIFT               8

/* VCXO_CTL_MISC :: AC1_USER_DIV1 :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV1_M1DIV_MASK                0x000000ff
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV1_M1DIV_SHIFT               0

/***************************************************************************
 *AC1_USER_DIV2 - Audio 1 PLL User Divider Settings 2
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC1_USER_DIV2 :: CTL_BITS_38_32 [31:25] */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2_CTL_BITS_38_32_MASK       0xfe000000
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2_CTL_BITS_38_32_SHIFT      25

/* VCXO_CTL_MISC :: AC1_USER_DIV2 :: reserved0 [24:14] */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2_reserved0_MASK            0x01ffc000
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2_reserved0_SHIFT           14

/* VCXO_CTL_MISC :: AC1_USER_DIV2 :: VCORNG [13:12] */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2_VCORNG_MASK               0x00003000
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2_VCORNG_SHIFT              12

/* VCXO_CTL_MISC :: AC1_USER_DIV2 :: reserved1 [11:09] */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2_reserved1_MASK            0x00000e00
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2_reserved1_SHIFT           9

/* VCXO_CTL_MISC :: AC1_USER_DIV2 :: NDIV_INT [08:00] */
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2_NDIV_INT_MASK             0x000001ff
#define BCHP_VCXO_CTL_MISC_AC1_USER_DIV2_NDIV_INT_SHIFT            0

/***************************************************************************
 *AC1_USER_CTLBUS_LO - Audio 1 PLL User PLL_CTRL bus lower
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC1_USER_CTLBUS_LO :: CTL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_AC1_USER_CTLBUS_LO_CTL_BITS_31_0_MASK   0xffffffff
#define BCHP_VCXO_CTL_MISC_AC1_USER_CTLBUS_LO_CTL_BITS_31_0_SHIFT  0
#define BCHP_VCXO_CTL_MISC_AC1_USER_CTLBUS_LO_CTL_BITS_31_0_Below_1p6GHz 536872384
#define BCHP_VCXO_CTL_MISC_AC1_USER_CTLBUS_LO_CTL_BITS_31_0_Above_1p6GHz 939525568

/***************************************************************************
 *AC1_ACTIVE_DIV1 - Audio 1 PLL Active Divider Settings 1
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV1 :: reserved0 [31:24] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV1_reserved0_MASK          0xff000000
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV1_reserved0_SHIFT         24

/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV1 :: M3DIV [23:16] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV1_M3DIV_MASK              0x00ff0000
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV1_M3DIV_SHIFT             16

/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV1 :: M2DIV [15:08] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV1_M2DIV_MASK              0x0000ff00
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV1_M2DIV_SHIFT             8

/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV1 :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV1_M1DIV_MASK              0x000000ff
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV1_M1DIV_SHIFT             0

/***************************************************************************
 *AC1_ACTIVE_DIV2 - Audio 1 PLL Active Divider Settings 2
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV2 :: CTL_BITS_38_32 [31:25] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_CTL_BITS_38_32_MASK     0xfe000000
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_CTL_BITS_38_32_SHIFT    25

/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV2 :: reserved0 [24:17] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_reserved0_MASK          0x01fe0000
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_reserved0_SHIFT         17

/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV2 :: LOCK [16:16] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_LOCK_MASK               0x00010000
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_LOCK_SHIFT              16
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_LOCK_Unlocked           0
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_LOCK_Locked             1

/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV2 :: reserved1 [15:14] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_reserved1_MASK          0x0000c000
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_reserved1_SHIFT         14

/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV2 :: VCORNG [13:12] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_VCORNG_MASK             0x00003000
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_VCORNG_SHIFT            12

/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV2 :: reserved2 [11:09] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_reserved2_MASK          0x00000e00
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_reserved2_SHIFT         9

/* VCXO_CTL_MISC :: AC1_ACTIVE_DIV2 :: NDIV_INT [08:00] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_NDIV_INT_MASK           0x000001ff
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_DIV2_NDIV_INT_SHIFT          0

/***************************************************************************
 *AC1_ACTIVE_CTLBUS_LO - Audio 1 PLL Active PLL_CTRL bus lower
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC1_ACTIVE_CTLBUS_LO :: CTL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_MASK 0xffffffff
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_SHIFT 0
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_Below_1p6GHz 536872384
#define BCHP_VCXO_CTL_MISC_AC1_ACTIVE_CTLBUS_LO_CTL_BITS_31_0_Above_1p6GHz 939525568

#endif /* #ifndef BCHP_VCXO_CTL_MISC_H__ */

/* End of File */
