DECL|CMD_RESP_CTRL|member|__IOM uint32_t CMD_RESP_CTRL; /*!< 0x00000008 Command/response control */
DECL|CMD_RESP_STATUS|member|__IM uint32_t CMD_RESP_STATUS; /*!< 0x0000000C Command/response status */
DECL|CTRL|member|__IOM uint32_t CTRL; /*!< 0x00000000 Generic control */
DECL|CySCB_V1_Type|typedef|} CySCB_V1_Type; /*!< Size = 4048 (0xFD0) */
DECL|DDFT_CTRL|member|__IOM uint32_t DDFT_CTRL; /*!< 0x00000100 Digital DfT control */
DECL|EZ_DATA|member|__IOM uint32_t EZ_DATA[512]; /*!< 0x00000400 Memory buffer */
DECL|I2C_CFG|member|__IOM uint32_t I2C_CFG; /*!< 0x00000070 I2C configuration */
DECL|I2C_CTRL|member|__IOM uint32_t I2C_CTRL; /*!< 0x00000060 I2C control */
DECL|I2C_M_CMD|member|__IOM uint32_t I2C_M_CMD; /*!< 0x00000068 I2C master command */
DECL|I2C_STATUS|member|__IM uint32_t I2C_STATUS; /*!< 0x00000064 I2C status */
DECL|I2C_S_CMD|member|__IOM uint32_t I2C_S_CMD; /*!< 0x0000006C I2C slave command */
DECL|INTR_CAUSE|member|__IM uint32_t INTR_CAUSE; /*!< 0x00000E00 Active clocked interrupt signal */
DECL|INTR_I2C_EC_MASKED|member|__IM uint32_t INTR_I2C_EC_MASKED; /*!< 0x00000E8C Externally clocked I2C interrupt masked */
DECL|INTR_I2C_EC_MASK|member|__IOM uint32_t INTR_I2C_EC_MASK; /*!< 0x00000E88 Externally clocked I2C interrupt mask */
DECL|INTR_I2C_EC|member|__IOM uint32_t INTR_I2C_EC; /*!< 0x00000E80 Externally clocked I2C interrupt request */
DECL|INTR_M_MASKED|member|__IM uint32_t INTR_M_MASKED; /*!< 0x00000F0C Master interrupt masked request */
DECL|INTR_M_MASK|member|__IOM uint32_t INTR_M_MASK; /*!< 0x00000F08 Master interrupt mask */
DECL|INTR_M_SET|member|__IOM uint32_t INTR_M_SET; /*!< 0x00000F04 Master interrupt set request */
DECL|INTR_M|member|__IOM uint32_t INTR_M; /*!< 0x00000F00 Master interrupt request */
DECL|INTR_RX_MASKED|member|__IM uint32_t INTR_RX_MASKED; /*!< 0x00000FCC Receiver interrupt masked request */
DECL|INTR_RX_MASK|member|__IOM uint32_t INTR_RX_MASK; /*!< 0x00000FC8 Receiver interrupt mask */
DECL|INTR_RX_SET|member|__IOM uint32_t INTR_RX_SET; /*!< 0x00000FC4 Receiver interrupt set request */
DECL|INTR_RX|member|__IOM uint32_t INTR_RX; /*!< 0x00000FC0 Receiver interrupt request */
DECL|INTR_SPI_EC_MASKED|member|__IM uint32_t INTR_SPI_EC_MASKED; /*!< 0x00000ECC Externally clocked SPI interrupt masked */
DECL|INTR_SPI_EC_MASK|member|__IOM uint32_t INTR_SPI_EC_MASK; /*!< 0x00000EC8 Externally clocked SPI interrupt mask */
DECL|INTR_SPI_EC|member|__IOM uint32_t INTR_SPI_EC; /*!< 0x00000EC0 Externally clocked SPI interrupt request */
DECL|INTR_S_MASKED|member|__IM uint32_t INTR_S_MASKED; /*!< 0x00000F4C Slave interrupt masked request */
DECL|INTR_S_MASK|member|__IOM uint32_t INTR_S_MASK; /*!< 0x00000F48 Slave interrupt mask */
DECL|INTR_S_SET|member|__IOM uint32_t INTR_S_SET; /*!< 0x00000F44 Slave interrupt set request */
DECL|INTR_S|member|__IOM uint32_t INTR_S; /*!< 0x00000F40 Slave interrupt request */
DECL|INTR_TX_MASKED|member|__IM uint32_t INTR_TX_MASKED; /*!< 0x00000F8C Transmitter interrupt masked request */
DECL|INTR_TX_MASK|member|__IOM uint32_t INTR_TX_MASK; /*!< 0x00000F88 Transmitter interrupt mask */
DECL|INTR_TX_SET|member|__IOM uint32_t INTR_TX_SET; /*!< 0x00000F84 Transmitter interrupt set request */
DECL|INTR_TX|member|__IOM uint32_t INTR_TX; /*!< 0x00000F80 Transmitter interrupt request */
DECL|RESERVED10|member|__IM uint32_t RESERVED10[128];
DECL|RESERVED11|member|__IM uint32_t RESERVED11[31];
DECL|RESERVED12|member|__IM uint32_t RESERVED12;
DECL|RESERVED13|member|__IM uint32_t RESERVED13[12];
DECL|RESERVED14|member|__IM uint32_t RESERVED14;
DECL|RESERVED15|member|__IM uint32_t RESERVED15[12];
DECL|RESERVED16|member|__IM uint32_t RESERVED16[12];
DECL|RESERVED17|member|__IM uint32_t RESERVED17[12];
DECL|RESERVED18|member|__IM uint32_t RESERVED18[12];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[6];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[3];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[35];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[63];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[13];
DECL|RESERVED6|member|__IM uint32_t RESERVED6[47];
DECL|RESERVED7|member|__IM uint32_t RESERVED7;
DECL|RESERVED8|member|__IM uint32_t RESERVED8[11];
DECL|RESERVED9|member|__IM uint32_t RESERVED9[46];
DECL|RESERVED|member|__IM uint32_t RESERVED[4];
DECL|RX_CTRL|member|__IOM uint32_t RX_CTRL; /*!< 0x00000300 Receiver control */
DECL|RX_FIFO_CTRL|member|__IOM uint32_t RX_FIFO_CTRL; /*!< 0x00000304 Receiver FIFO control */
DECL|RX_FIFO_RD_SILENT|member|__IM uint32_t RX_FIFO_RD_SILENT; /*!< 0x00000344 Receiver FIFO read silent */
DECL|RX_FIFO_RD|member|__IM uint32_t RX_FIFO_RD; /*!< 0x00000340 Receiver FIFO read */
DECL|RX_FIFO_STATUS|member|__IM uint32_t RX_FIFO_STATUS; /*!< 0x00000308 Receiver FIFO status */
DECL|RX_MATCH|member|__IOM uint32_t RX_MATCH; /*!< 0x00000310 Slave address and mask */
DECL|SCB_CMD_RESP_CTRL_BASE_RD_ADDR_Msk|macro|SCB_CMD_RESP_CTRL_BASE_RD_ADDR_Msk
DECL|SCB_CMD_RESP_CTRL_BASE_RD_ADDR_Pos|macro|SCB_CMD_RESP_CTRL_BASE_RD_ADDR_Pos
DECL|SCB_CMD_RESP_CTRL_BASE_WR_ADDR_Msk|macro|SCB_CMD_RESP_CTRL_BASE_WR_ADDR_Msk
DECL|SCB_CMD_RESP_CTRL_BASE_WR_ADDR_Pos|macro|SCB_CMD_RESP_CTRL_BASE_WR_ADDR_Pos
DECL|SCB_CMD_RESP_STATUS_CMD_RESP_EC_BUSY_Msk|macro|SCB_CMD_RESP_STATUS_CMD_RESP_EC_BUSY_Msk
DECL|SCB_CMD_RESP_STATUS_CMD_RESP_EC_BUSY_Pos|macro|SCB_CMD_RESP_STATUS_CMD_RESP_EC_BUSY_Pos
DECL|SCB_CMD_RESP_STATUS_CMD_RESP_EC_BUS_BUSY_Msk|macro|SCB_CMD_RESP_STATUS_CMD_RESP_EC_BUS_BUSY_Msk
DECL|SCB_CMD_RESP_STATUS_CMD_RESP_EC_BUS_BUSY_Pos|macro|SCB_CMD_RESP_STATUS_CMD_RESP_EC_BUS_BUSY_Pos
DECL|SCB_CMD_RESP_STATUS_CURR_RD_ADDR_Msk|macro|SCB_CMD_RESP_STATUS_CURR_RD_ADDR_Msk
DECL|SCB_CMD_RESP_STATUS_CURR_RD_ADDR_Pos|macro|SCB_CMD_RESP_STATUS_CURR_RD_ADDR_Pos
DECL|SCB_CMD_RESP_STATUS_CURR_WR_ADDR_Msk|macro|SCB_CMD_RESP_STATUS_CURR_WR_ADDR_Msk
DECL|SCB_CMD_RESP_STATUS_CURR_WR_ADDR_Pos|macro|SCB_CMD_RESP_STATUS_CURR_WR_ADDR_Pos
DECL|SCB_CTRL_ADDR_ACCEPT_Msk|macro|SCB_CTRL_ADDR_ACCEPT_Msk
DECL|SCB_CTRL_ADDR_ACCEPT_Pos|macro|SCB_CTRL_ADDR_ACCEPT_Pos
DECL|SCB_CTRL_BLOCK_Msk|macro|SCB_CTRL_BLOCK_Msk
DECL|SCB_CTRL_BLOCK_Pos|macro|SCB_CTRL_BLOCK_Pos
DECL|SCB_CTRL_BYTE_MODE_Msk|macro|SCB_CTRL_BYTE_MODE_Msk
DECL|SCB_CTRL_BYTE_MODE_Pos|macro|SCB_CTRL_BYTE_MODE_Pos
DECL|SCB_CTRL_CMD_RESP_MODE_Msk|macro|SCB_CTRL_CMD_RESP_MODE_Msk
DECL|SCB_CTRL_CMD_RESP_MODE_Pos|macro|SCB_CTRL_CMD_RESP_MODE_Pos
DECL|SCB_CTRL_EC_AM_MODE_Msk|macro|SCB_CTRL_EC_AM_MODE_Msk
DECL|SCB_CTRL_EC_AM_MODE_Pos|macro|SCB_CTRL_EC_AM_MODE_Pos
DECL|SCB_CTRL_EC_OP_MODE_Msk|macro|SCB_CTRL_EC_OP_MODE_Msk
DECL|SCB_CTRL_EC_OP_MODE_Pos|macro|SCB_CTRL_EC_OP_MODE_Pos
DECL|SCB_CTRL_ENABLED_Msk|macro|SCB_CTRL_ENABLED_Msk
DECL|SCB_CTRL_ENABLED_Pos|macro|SCB_CTRL_ENABLED_Pos
DECL|SCB_CTRL_EZ_MODE_Msk|macro|SCB_CTRL_EZ_MODE_Msk
DECL|SCB_CTRL_EZ_MODE_Pos|macro|SCB_CTRL_EZ_MODE_Pos
DECL|SCB_CTRL_MODE_Msk|macro|SCB_CTRL_MODE_Msk
DECL|SCB_CTRL_MODE_Pos|macro|SCB_CTRL_MODE_Pos
DECL|SCB_CTRL_OVS_Msk|macro|SCB_CTRL_OVS_Msk
DECL|SCB_CTRL_OVS_Pos|macro|SCB_CTRL_OVS_Pos
DECL|SCB_DDFT_CTRL_DDFT_IN0_SEL_Msk|macro|SCB_DDFT_CTRL_DDFT_IN0_SEL_Msk
DECL|SCB_DDFT_CTRL_DDFT_IN0_SEL_Pos|macro|SCB_DDFT_CTRL_DDFT_IN0_SEL_Pos
DECL|SCB_DDFT_CTRL_DDFT_IN1_SEL_Msk|macro|SCB_DDFT_CTRL_DDFT_IN1_SEL_Msk
DECL|SCB_DDFT_CTRL_DDFT_IN1_SEL_Pos|macro|SCB_DDFT_CTRL_DDFT_IN1_SEL_Pos
DECL|SCB_DDFT_CTRL_DDFT_OUT0_SEL_Msk|macro|SCB_DDFT_CTRL_DDFT_OUT0_SEL_Msk
DECL|SCB_DDFT_CTRL_DDFT_OUT0_SEL_Pos|macro|SCB_DDFT_CTRL_DDFT_OUT0_SEL_Pos
DECL|SCB_DDFT_CTRL_DDFT_OUT1_SEL_Msk|macro|SCB_DDFT_CTRL_DDFT_OUT1_SEL_Msk
DECL|SCB_DDFT_CTRL_DDFT_OUT1_SEL_Pos|macro|SCB_DDFT_CTRL_DDFT_OUT1_SEL_Pos
DECL|SCB_EZ_DATA_EZ_DATA_Msk|macro|SCB_EZ_DATA_EZ_DATA_Msk
DECL|SCB_EZ_DATA_EZ_DATA_Pos|macro|SCB_EZ_DATA_EZ_DATA_Pos
DECL|SCB_I2C_CFG_SCL_IN_FILT_SEL_Msk|macro|SCB_I2C_CFG_SCL_IN_FILT_SEL_Msk
DECL|SCB_I2C_CFG_SCL_IN_FILT_SEL_Pos|macro|SCB_I2C_CFG_SCL_IN_FILT_SEL_Pos
DECL|SCB_I2C_CFG_SCL_IN_FILT_TRIM_Msk|macro|SCB_I2C_CFG_SCL_IN_FILT_TRIM_Msk
DECL|SCB_I2C_CFG_SCL_IN_FILT_TRIM_Pos|macro|SCB_I2C_CFG_SCL_IN_FILT_TRIM_Pos
DECL|SCB_I2C_CFG_SDA_IN_FILT_SEL_Msk|macro|SCB_I2C_CFG_SDA_IN_FILT_SEL_Msk
DECL|SCB_I2C_CFG_SDA_IN_FILT_SEL_Pos|macro|SCB_I2C_CFG_SDA_IN_FILT_SEL_Pos
DECL|SCB_I2C_CFG_SDA_IN_FILT_TRIM_Msk|macro|SCB_I2C_CFG_SDA_IN_FILT_TRIM_Msk
DECL|SCB_I2C_CFG_SDA_IN_FILT_TRIM_Pos|macro|SCB_I2C_CFG_SDA_IN_FILT_TRIM_Pos
DECL|SCB_I2C_CFG_SDA_OUT_FILT0_TRIM_Msk|macro|SCB_I2C_CFG_SDA_OUT_FILT0_TRIM_Msk
DECL|SCB_I2C_CFG_SDA_OUT_FILT0_TRIM_Pos|macro|SCB_I2C_CFG_SDA_OUT_FILT0_TRIM_Pos
DECL|SCB_I2C_CFG_SDA_OUT_FILT1_TRIM_Msk|macro|SCB_I2C_CFG_SDA_OUT_FILT1_TRIM_Msk
DECL|SCB_I2C_CFG_SDA_OUT_FILT1_TRIM_Pos|macro|SCB_I2C_CFG_SDA_OUT_FILT1_TRIM_Pos
DECL|SCB_I2C_CFG_SDA_OUT_FILT2_TRIM_Msk|macro|SCB_I2C_CFG_SDA_OUT_FILT2_TRIM_Msk
DECL|SCB_I2C_CFG_SDA_OUT_FILT2_TRIM_Pos|macro|SCB_I2C_CFG_SDA_OUT_FILT2_TRIM_Pos
DECL|SCB_I2C_CFG_SDA_OUT_FILT_SEL_Msk|macro|SCB_I2C_CFG_SDA_OUT_FILT_SEL_Msk
DECL|SCB_I2C_CFG_SDA_OUT_FILT_SEL_Pos|macro|SCB_I2C_CFG_SDA_OUT_FILT_SEL_Pos
DECL|SCB_I2C_CTRL_HIGH_PHASE_OVS_Msk|macro|SCB_I2C_CTRL_HIGH_PHASE_OVS_Msk
DECL|SCB_I2C_CTRL_HIGH_PHASE_OVS_Pos|macro|SCB_I2C_CTRL_HIGH_PHASE_OVS_Pos
DECL|SCB_I2C_CTRL_LOOPBACK_Msk|macro|SCB_I2C_CTRL_LOOPBACK_Msk
DECL|SCB_I2C_CTRL_LOOPBACK_Pos|macro|SCB_I2C_CTRL_LOOPBACK_Pos
DECL|SCB_I2C_CTRL_LOW_PHASE_OVS_Msk|macro|SCB_I2C_CTRL_LOW_PHASE_OVS_Msk
DECL|SCB_I2C_CTRL_LOW_PHASE_OVS_Pos|macro|SCB_I2C_CTRL_LOW_PHASE_OVS_Pos
DECL|SCB_I2C_CTRL_MASTER_MODE_Msk|macro|SCB_I2C_CTRL_MASTER_MODE_Msk
DECL|SCB_I2C_CTRL_MASTER_MODE_Pos|macro|SCB_I2C_CTRL_MASTER_MODE_Pos
DECL|SCB_I2C_CTRL_M_NOT_READY_DATA_NACK_Msk|macro|SCB_I2C_CTRL_M_NOT_READY_DATA_NACK_Msk
DECL|SCB_I2C_CTRL_M_NOT_READY_DATA_NACK_Pos|macro|SCB_I2C_CTRL_M_NOT_READY_DATA_NACK_Pos
DECL|SCB_I2C_CTRL_M_READY_DATA_ACK_Msk|macro|SCB_I2C_CTRL_M_READY_DATA_ACK_Msk
DECL|SCB_I2C_CTRL_M_READY_DATA_ACK_Pos|macro|SCB_I2C_CTRL_M_READY_DATA_ACK_Pos
DECL|SCB_I2C_CTRL_SLAVE_MODE_Msk|macro|SCB_I2C_CTRL_SLAVE_MODE_Msk
DECL|SCB_I2C_CTRL_SLAVE_MODE_Pos|macro|SCB_I2C_CTRL_SLAVE_MODE_Pos
DECL|SCB_I2C_CTRL_S_GENERAL_IGNORE_Msk|macro|SCB_I2C_CTRL_S_GENERAL_IGNORE_Msk
DECL|SCB_I2C_CTRL_S_GENERAL_IGNORE_Pos|macro|SCB_I2C_CTRL_S_GENERAL_IGNORE_Pos
DECL|SCB_I2C_CTRL_S_NOT_READY_ADDR_NACK_Msk|macro|SCB_I2C_CTRL_S_NOT_READY_ADDR_NACK_Msk
DECL|SCB_I2C_CTRL_S_NOT_READY_ADDR_NACK_Pos|macro|SCB_I2C_CTRL_S_NOT_READY_ADDR_NACK_Pos
DECL|SCB_I2C_CTRL_S_NOT_READY_DATA_NACK_Msk|macro|SCB_I2C_CTRL_S_NOT_READY_DATA_NACK_Msk
DECL|SCB_I2C_CTRL_S_NOT_READY_DATA_NACK_Pos|macro|SCB_I2C_CTRL_S_NOT_READY_DATA_NACK_Pos
DECL|SCB_I2C_CTRL_S_READY_ADDR_ACK_Msk|macro|SCB_I2C_CTRL_S_READY_ADDR_ACK_Msk
DECL|SCB_I2C_CTRL_S_READY_ADDR_ACK_Pos|macro|SCB_I2C_CTRL_S_READY_ADDR_ACK_Pos
DECL|SCB_I2C_CTRL_S_READY_DATA_ACK_Msk|macro|SCB_I2C_CTRL_S_READY_DATA_ACK_Msk
DECL|SCB_I2C_CTRL_S_READY_DATA_ACK_Pos|macro|SCB_I2C_CTRL_S_READY_DATA_ACK_Pos
DECL|SCB_I2C_M_CMD_M_ACK_Msk|macro|SCB_I2C_M_CMD_M_ACK_Msk
DECL|SCB_I2C_M_CMD_M_ACK_Pos|macro|SCB_I2C_M_CMD_M_ACK_Pos
DECL|SCB_I2C_M_CMD_M_NACK_Msk|macro|SCB_I2C_M_CMD_M_NACK_Msk
DECL|SCB_I2C_M_CMD_M_NACK_Pos|macro|SCB_I2C_M_CMD_M_NACK_Pos
DECL|SCB_I2C_M_CMD_M_START_Msk|macro|SCB_I2C_M_CMD_M_START_Msk
DECL|SCB_I2C_M_CMD_M_START_ON_IDLE_Msk|macro|SCB_I2C_M_CMD_M_START_ON_IDLE_Msk
DECL|SCB_I2C_M_CMD_M_START_ON_IDLE_Pos|macro|SCB_I2C_M_CMD_M_START_ON_IDLE_Pos
DECL|SCB_I2C_M_CMD_M_START_Pos|macro|SCB_I2C_M_CMD_M_START_Pos
DECL|SCB_I2C_M_CMD_M_STOP_Msk|macro|SCB_I2C_M_CMD_M_STOP_Msk
DECL|SCB_I2C_M_CMD_M_STOP_Pos|macro|SCB_I2C_M_CMD_M_STOP_Pos
DECL|SCB_I2C_STATUS_BASE_EZ_ADDR_Msk|macro|SCB_I2C_STATUS_BASE_EZ_ADDR_Msk
DECL|SCB_I2C_STATUS_BASE_EZ_ADDR_Pos|macro|SCB_I2C_STATUS_BASE_EZ_ADDR_Pos
DECL|SCB_I2C_STATUS_BUS_BUSY_Msk|macro|SCB_I2C_STATUS_BUS_BUSY_Msk
DECL|SCB_I2C_STATUS_BUS_BUSY_Pos|macro|SCB_I2C_STATUS_BUS_BUSY_Pos
DECL|SCB_I2C_STATUS_CURR_EZ_ADDR_Msk|macro|SCB_I2C_STATUS_CURR_EZ_ADDR_Msk
DECL|SCB_I2C_STATUS_CURR_EZ_ADDR_Pos|macro|SCB_I2C_STATUS_CURR_EZ_ADDR_Pos
DECL|SCB_I2C_STATUS_I2C_EC_BUSY_Msk|macro|SCB_I2C_STATUS_I2C_EC_BUSY_Msk
DECL|SCB_I2C_STATUS_I2C_EC_BUSY_Pos|macro|SCB_I2C_STATUS_I2C_EC_BUSY_Pos
DECL|SCB_I2C_STATUS_M_READ_Msk|macro|SCB_I2C_STATUS_M_READ_Msk
DECL|SCB_I2C_STATUS_M_READ_Pos|macro|SCB_I2C_STATUS_M_READ_Pos
DECL|SCB_I2C_STATUS_S_READ_Msk|macro|SCB_I2C_STATUS_S_READ_Msk
DECL|SCB_I2C_STATUS_S_READ_Pos|macro|SCB_I2C_STATUS_S_READ_Pos
DECL|SCB_I2C_S_CMD_S_ACK_Msk|macro|SCB_I2C_S_CMD_S_ACK_Msk
DECL|SCB_I2C_S_CMD_S_ACK_Pos|macro|SCB_I2C_S_CMD_S_ACK_Pos
DECL|SCB_I2C_S_CMD_S_NACK_Msk|macro|SCB_I2C_S_CMD_S_NACK_Msk
DECL|SCB_I2C_S_CMD_S_NACK_Pos|macro|SCB_I2C_S_CMD_S_NACK_Pos
DECL|SCB_INTR_CAUSE_I2C_EC_Msk|macro|SCB_INTR_CAUSE_I2C_EC_Msk
DECL|SCB_INTR_CAUSE_I2C_EC_Pos|macro|SCB_INTR_CAUSE_I2C_EC_Pos
DECL|SCB_INTR_CAUSE_M_Msk|macro|SCB_INTR_CAUSE_M_Msk
DECL|SCB_INTR_CAUSE_M_Pos|macro|SCB_INTR_CAUSE_M_Pos
DECL|SCB_INTR_CAUSE_RX_Msk|macro|SCB_INTR_CAUSE_RX_Msk
DECL|SCB_INTR_CAUSE_RX_Pos|macro|SCB_INTR_CAUSE_RX_Pos
DECL|SCB_INTR_CAUSE_SPI_EC_Msk|macro|SCB_INTR_CAUSE_SPI_EC_Msk
DECL|SCB_INTR_CAUSE_SPI_EC_Pos|macro|SCB_INTR_CAUSE_SPI_EC_Pos
DECL|SCB_INTR_CAUSE_S_Msk|macro|SCB_INTR_CAUSE_S_Msk
DECL|SCB_INTR_CAUSE_S_Pos|macro|SCB_INTR_CAUSE_S_Pos
DECL|SCB_INTR_CAUSE_TX_Msk|macro|SCB_INTR_CAUSE_TX_Msk
DECL|SCB_INTR_CAUSE_TX_Pos|macro|SCB_INTR_CAUSE_TX_Pos
DECL|SCB_INTR_I2C_EC_EZ_READ_STOP_Msk|macro|SCB_INTR_I2C_EC_EZ_READ_STOP_Msk
DECL|SCB_INTR_I2C_EC_EZ_READ_STOP_Pos|macro|SCB_INTR_I2C_EC_EZ_READ_STOP_Pos
DECL|SCB_INTR_I2C_EC_EZ_STOP_Msk|macro|SCB_INTR_I2C_EC_EZ_STOP_Msk
DECL|SCB_INTR_I2C_EC_EZ_STOP_Pos|macro|SCB_INTR_I2C_EC_EZ_STOP_Pos
DECL|SCB_INTR_I2C_EC_EZ_WRITE_STOP_Msk|macro|SCB_INTR_I2C_EC_EZ_WRITE_STOP_Msk
DECL|SCB_INTR_I2C_EC_EZ_WRITE_STOP_Pos|macro|SCB_INTR_I2C_EC_EZ_WRITE_STOP_Pos
DECL|SCB_INTR_I2C_EC_MASKED_EZ_READ_STOP_Msk|macro|SCB_INTR_I2C_EC_MASKED_EZ_READ_STOP_Msk
DECL|SCB_INTR_I2C_EC_MASKED_EZ_READ_STOP_Pos|macro|SCB_INTR_I2C_EC_MASKED_EZ_READ_STOP_Pos
DECL|SCB_INTR_I2C_EC_MASKED_EZ_STOP_Msk|macro|SCB_INTR_I2C_EC_MASKED_EZ_STOP_Msk
DECL|SCB_INTR_I2C_EC_MASKED_EZ_STOP_Pos|macro|SCB_INTR_I2C_EC_MASKED_EZ_STOP_Pos
DECL|SCB_INTR_I2C_EC_MASKED_EZ_WRITE_STOP_Msk|macro|SCB_INTR_I2C_EC_MASKED_EZ_WRITE_STOP_Msk
DECL|SCB_INTR_I2C_EC_MASKED_EZ_WRITE_STOP_Pos|macro|SCB_INTR_I2C_EC_MASKED_EZ_WRITE_STOP_Pos
DECL|SCB_INTR_I2C_EC_MASKED_WAKE_UP_Msk|macro|SCB_INTR_I2C_EC_MASKED_WAKE_UP_Msk
DECL|SCB_INTR_I2C_EC_MASKED_WAKE_UP_Pos|macro|SCB_INTR_I2C_EC_MASKED_WAKE_UP_Pos
DECL|SCB_INTR_I2C_EC_MASK_EZ_READ_STOP_Msk|macro|SCB_INTR_I2C_EC_MASK_EZ_READ_STOP_Msk
DECL|SCB_INTR_I2C_EC_MASK_EZ_READ_STOP_Pos|macro|SCB_INTR_I2C_EC_MASK_EZ_READ_STOP_Pos
DECL|SCB_INTR_I2C_EC_MASK_EZ_STOP_Msk|macro|SCB_INTR_I2C_EC_MASK_EZ_STOP_Msk
DECL|SCB_INTR_I2C_EC_MASK_EZ_STOP_Pos|macro|SCB_INTR_I2C_EC_MASK_EZ_STOP_Pos
DECL|SCB_INTR_I2C_EC_MASK_EZ_WRITE_STOP_Msk|macro|SCB_INTR_I2C_EC_MASK_EZ_WRITE_STOP_Msk
DECL|SCB_INTR_I2C_EC_MASK_EZ_WRITE_STOP_Pos|macro|SCB_INTR_I2C_EC_MASK_EZ_WRITE_STOP_Pos
DECL|SCB_INTR_I2C_EC_MASK_WAKE_UP_Msk|macro|SCB_INTR_I2C_EC_MASK_WAKE_UP_Msk
DECL|SCB_INTR_I2C_EC_MASK_WAKE_UP_Pos|macro|SCB_INTR_I2C_EC_MASK_WAKE_UP_Pos
DECL|SCB_INTR_I2C_EC_WAKE_UP_Msk|macro|SCB_INTR_I2C_EC_WAKE_UP_Msk
DECL|SCB_INTR_I2C_EC_WAKE_UP_Pos|macro|SCB_INTR_I2C_EC_WAKE_UP_Pos
DECL|SCB_INTR_M_I2C_ACK_Msk|macro|SCB_INTR_M_I2C_ACK_Msk
DECL|SCB_INTR_M_I2C_ACK_Pos|macro|SCB_INTR_M_I2C_ACK_Pos
DECL|SCB_INTR_M_I2C_ARB_LOST_Msk|macro|SCB_INTR_M_I2C_ARB_LOST_Msk
DECL|SCB_INTR_M_I2C_ARB_LOST_Pos|macro|SCB_INTR_M_I2C_ARB_LOST_Pos
DECL|SCB_INTR_M_I2C_BUS_ERROR_Msk|macro|SCB_INTR_M_I2C_BUS_ERROR_Msk
DECL|SCB_INTR_M_I2C_BUS_ERROR_Pos|macro|SCB_INTR_M_I2C_BUS_ERROR_Pos
DECL|SCB_INTR_M_I2C_NACK_Msk|macro|SCB_INTR_M_I2C_NACK_Msk
DECL|SCB_INTR_M_I2C_NACK_Pos|macro|SCB_INTR_M_I2C_NACK_Pos
DECL|SCB_INTR_M_I2C_STOP_Msk|macro|SCB_INTR_M_I2C_STOP_Msk
DECL|SCB_INTR_M_I2C_STOP_Pos|macro|SCB_INTR_M_I2C_STOP_Pos
DECL|SCB_INTR_M_MASKED_I2C_ACK_Msk|macro|SCB_INTR_M_MASKED_I2C_ACK_Msk
DECL|SCB_INTR_M_MASKED_I2C_ACK_Pos|macro|SCB_INTR_M_MASKED_I2C_ACK_Pos
DECL|SCB_INTR_M_MASKED_I2C_ARB_LOST_Msk|macro|SCB_INTR_M_MASKED_I2C_ARB_LOST_Msk
DECL|SCB_INTR_M_MASKED_I2C_ARB_LOST_Pos|macro|SCB_INTR_M_MASKED_I2C_ARB_LOST_Pos
DECL|SCB_INTR_M_MASKED_I2C_BUS_ERROR_Msk|macro|SCB_INTR_M_MASKED_I2C_BUS_ERROR_Msk
DECL|SCB_INTR_M_MASKED_I2C_BUS_ERROR_Pos|macro|SCB_INTR_M_MASKED_I2C_BUS_ERROR_Pos
DECL|SCB_INTR_M_MASKED_I2C_NACK_Msk|macro|SCB_INTR_M_MASKED_I2C_NACK_Msk
DECL|SCB_INTR_M_MASKED_I2C_NACK_Pos|macro|SCB_INTR_M_MASKED_I2C_NACK_Pos
DECL|SCB_INTR_M_MASKED_I2C_STOP_Msk|macro|SCB_INTR_M_MASKED_I2C_STOP_Msk
DECL|SCB_INTR_M_MASKED_I2C_STOP_Pos|macro|SCB_INTR_M_MASKED_I2C_STOP_Pos
DECL|SCB_INTR_M_MASKED_SPI_DONE_Msk|macro|SCB_INTR_M_MASKED_SPI_DONE_Msk
DECL|SCB_INTR_M_MASKED_SPI_DONE_Pos|macro|SCB_INTR_M_MASKED_SPI_DONE_Pos
DECL|SCB_INTR_M_MASK_I2C_ACK_Msk|macro|SCB_INTR_M_MASK_I2C_ACK_Msk
DECL|SCB_INTR_M_MASK_I2C_ACK_Pos|macro|SCB_INTR_M_MASK_I2C_ACK_Pos
DECL|SCB_INTR_M_MASK_I2C_ARB_LOST_Msk|macro|SCB_INTR_M_MASK_I2C_ARB_LOST_Msk
DECL|SCB_INTR_M_MASK_I2C_ARB_LOST_Pos|macro|SCB_INTR_M_MASK_I2C_ARB_LOST_Pos
DECL|SCB_INTR_M_MASK_I2C_BUS_ERROR_Msk|macro|SCB_INTR_M_MASK_I2C_BUS_ERROR_Msk
DECL|SCB_INTR_M_MASK_I2C_BUS_ERROR_Pos|macro|SCB_INTR_M_MASK_I2C_BUS_ERROR_Pos
DECL|SCB_INTR_M_MASK_I2C_NACK_Msk|macro|SCB_INTR_M_MASK_I2C_NACK_Msk
DECL|SCB_INTR_M_MASK_I2C_NACK_Pos|macro|SCB_INTR_M_MASK_I2C_NACK_Pos
DECL|SCB_INTR_M_MASK_I2C_STOP_Msk|macro|SCB_INTR_M_MASK_I2C_STOP_Msk
DECL|SCB_INTR_M_MASK_I2C_STOP_Pos|macro|SCB_INTR_M_MASK_I2C_STOP_Pos
DECL|SCB_INTR_M_MASK_SPI_DONE_Msk|macro|SCB_INTR_M_MASK_SPI_DONE_Msk
DECL|SCB_INTR_M_MASK_SPI_DONE_Pos|macro|SCB_INTR_M_MASK_SPI_DONE_Pos
DECL|SCB_INTR_M_SET_I2C_ACK_Msk|macro|SCB_INTR_M_SET_I2C_ACK_Msk
DECL|SCB_INTR_M_SET_I2C_ACK_Pos|macro|SCB_INTR_M_SET_I2C_ACK_Pos
DECL|SCB_INTR_M_SET_I2C_ARB_LOST_Msk|macro|SCB_INTR_M_SET_I2C_ARB_LOST_Msk
DECL|SCB_INTR_M_SET_I2C_ARB_LOST_Pos|macro|SCB_INTR_M_SET_I2C_ARB_LOST_Pos
DECL|SCB_INTR_M_SET_I2C_BUS_ERROR_Msk|macro|SCB_INTR_M_SET_I2C_BUS_ERROR_Msk
DECL|SCB_INTR_M_SET_I2C_BUS_ERROR_Pos|macro|SCB_INTR_M_SET_I2C_BUS_ERROR_Pos
DECL|SCB_INTR_M_SET_I2C_NACK_Msk|macro|SCB_INTR_M_SET_I2C_NACK_Msk
DECL|SCB_INTR_M_SET_I2C_NACK_Pos|macro|SCB_INTR_M_SET_I2C_NACK_Pos
DECL|SCB_INTR_M_SET_I2C_STOP_Msk|macro|SCB_INTR_M_SET_I2C_STOP_Msk
DECL|SCB_INTR_M_SET_I2C_STOP_Pos|macro|SCB_INTR_M_SET_I2C_STOP_Pos
DECL|SCB_INTR_M_SET_SPI_DONE_Msk|macro|SCB_INTR_M_SET_SPI_DONE_Msk
DECL|SCB_INTR_M_SET_SPI_DONE_Pos|macro|SCB_INTR_M_SET_SPI_DONE_Pos
DECL|SCB_INTR_M_SPI_DONE_Msk|macro|SCB_INTR_M_SPI_DONE_Msk
DECL|SCB_INTR_M_SPI_DONE_Pos|macro|SCB_INTR_M_SPI_DONE_Pos
DECL|SCB_INTR_RX_BAUD_DETECT_Msk|macro|SCB_INTR_RX_BAUD_DETECT_Msk
DECL|SCB_INTR_RX_BAUD_DETECT_Pos|macro|SCB_INTR_RX_BAUD_DETECT_Pos
DECL|SCB_INTR_RX_BLOCKED_Msk|macro|SCB_INTR_RX_BLOCKED_Msk
DECL|SCB_INTR_RX_BLOCKED_Pos|macro|SCB_INTR_RX_BLOCKED_Pos
DECL|SCB_INTR_RX_BREAK_DETECT_Msk|macro|SCB_INTR_RX_BREAK_DETECT_Msk
DECL|SCB_INTR_RX_BREAK_DETECT_Pos|macro|SCB_INTR_RX_BREAK_DETECT_Pos
DECL|SCB_INTR_RX_FRAME_ERROR_Msk|macro|SCB_INTR_RX_FRAME_ERROR_Msk
DECL|SCB_INTR_RX_FRAME_ERROR_Pos|macro|SCB_INTR_RX_FRAME_ERROR_Pos
DECL|SCB_INTR_RX_FULL_Msk|macro|SCB_INTR_RX_FULL_Msk
DECL|SCB_INTR_RX_FULL_Pos|macro|SCB_INTR_RX_FULL_Pos
DECL|SCB_INTR_RX_MASKED_BAUD_DETECT_Msk|macro|SCB_INTR_RX_MASKED_BAUD_DETECT_Msk
DECL|SCB_INTR_RX_MASKED_BAUD_DETECT_Pos|macro|SCB_INTR_RX_MASKED_BAUD_DETECT_Pos
DECL|SCB_INTR_RX_MASKED_BLOCKED_Msk|macro|SCB_INTR_RX_MASKED_BLOCKED_Msk
DECL|SCB_INTR_RX_MASKED_BLOCKED_Pos|macro|SCB_INTR_RX_MASKED_BLOCKED_Pos
DECL|SCB_INTR_RX_MASKED_BREAK_DETECT_Msk|macro|SCB_INTR_RX_MASKED_BREAK_DETECT_Msk
DECL|SCB_INTR_RX_MASKED_BREAK_DETECT_Pos|macro|SCB_INTR_RX_MASKED_BREAK_DETECT_Pos
DECL|SCB_INTR_RX_MASKED_FRAME_ERROR_Msk|macro|SCB_INTR_RX_MASKED_FRAME_ERROR_Msk
DECL|SCB_INTR_RX_MASKED_FRAME_ERROR_Pos|macro|SCB_INTR_RX_MASKED_FRAME_ERROR_Pos
DECL|SCB_INTR_RX_MASKED_FULL_Msk|macro|SCB_INTR_RX_MASKED_FULL_Msk
DECL|SCB_INTR_RX_MASKED_FULL_Pos|macro|SCB_INTR_RX_MASKED_FULL_Pos
DECL|SCB_INTR_RX_MASKED_NOT_EMPTY_Msk|macro|SCB_INTR_RX_MASKED_NOT_EMPTY_Msk
DECL|SCB_INTR_RX_MASKED_NOT_EMPTY_Pos|macro|SCB_INTR_RX_MASKED_NOT_EMPTY_Pos
DECL|SCB_INTR_RX_MASKED_OVERFLOW_Msk|macro|SCB_INTR_RX_MASKED_OVERFLOW_Msk
DECL|SCB_INTR_RX_MASKED_OVERFLOW_Pos|macro|SCB_INTR_RX_MASKED_OVERFLOW_Pos
DECL|SCB_INTR_RX_MASKED_PARITY_ERROR_Msk|macro|SCB_INTR_RX_MASKED_PARITY_ERROR_Msk
DECL|SCB_INTR_RX_MASKED_PARITY_ERROR_Pos|macro|SCB_INTR_RX_MASKED_PARITY_ERROR_Pos
DECL|SCB_INTR_RX_MASKED_TRIGGER_Msk|macro|SCB_INTR_RX_MASKED_TRIGGER_Msk
DECL|SCB_INTR_RX_MASKED_TRIGGER_Pos|macro|SCB_INTR_RX_MASKED_TRIGGER_Pos
DECL|SCB_INTR_RX_MASKED_UNDERFLOW_Msk|macro|SCB_INTR_RX_MASKED_UNDERFLOW_Msk
DECL|SCB_INTR_RX_MASKED_UNDERFLOW_Pos|macro|SCB_INTR_RX_MASKED_UNDERFLOW_Pos
DECL|SCB_INTR_RX_MASK_BAUD_DETECT_Msk|macro|SCB_INTR_RX_MASK_BAUD_DETECT_Msk
DECL|SCB_INTR_RX_MASK_BAUD_DETECT_Pos|macro|SCB_INTR_RX_MASK_BAUD_DETECT_Pos
DECL|SCB_INTR_RX_MASK_BLOCKED_Msk|macro|SCB_INTR_RX_MASK_BLOCKED_Msk
DECL|SCB_INTR_RX_MASK_BLOCKED_Pos|macro|SCB_INTR_RX_MASK_BLOCKED_Pos
DECL|SCB_INTR_RX_MASK_BREAK_DETECT_Msk|macro|SCB_INTR_RX_MASK_BREAK_DETECT_Msk
DECL|SCB_INTR_RX_MASK_BREAK_DETECT_Pos|macro|SCB_INTR_RX_MASK_BREAK_DETECT_Pos
DECL|SCB_INTR_RX_MASK_FRAME_ERROR_Msk|macro|SCB_INTR_RX_MASK_FRAME_ERROR_Msk
DECL|SCB_INTR_RX_MASK_FRAME_ERROR_Pos|macro|SCB_INTR_RX_MASK_FRAME_ERROR_Pos
DECL|SCB_INTR_RX_MASK_FULL_Msk|macro|SCB_INTR_RX_MASK_FULL_Msk
DECL|SCB_INTR_RX_MASK_FULL_Pos|macro|SCB_INTR_RX_MASK_FULL_Pos
DECL|SCB_INTR_RX_MASK_NOT_EMPTY_Msk|macro|SCB_INTR_RX_MASK_NOT_EMPTY_Msk
DECL|SCB_INTR_RX_MASK_NOT_EMPTY_Pos|macro|SCB_INTR_RX_MASK_NOT_EMPTY_Pos
DECL|SCB_INTR_RX_MASK_OVERFLOW_Msk|macro|SCB_INTR_RX_MASK_OVERFLOW_Msk
DECL|SCB_INTR_RX_MASK_OVERFLOW_Pos|macro|SCB_INTR_RX_MASK_OVERFLOW_Pos
DECL|SCB_INTR_RX_MASK_PARITY_ERROR_Msk|macro|SCB_INTR_RX_MASK_PARITY_ERROR_Msk
DECL|SCB_INTR_RX_MASK_PARITY_ERROR_Pos|macro|SCB_INTR_RX_MASK_PARITY_ERROR_Pos
DECL|SCB_INTR_RX_MASK_TRIGGER_Msk|macro|SCB_INTR_RX_MASK_TRIGGER_Msk
DECL|SCB_INTR_RX_MASK_TRIGGER_Pos|macro|SCB_INTR_RX_MASK_TRIGGER_Pos
DECL|SCB_INTR_RX_MASK_UNDERFLOW_Msk|macro|SCB_INTR_RX_MASK_UNDERFLOW_Msk
DECL|SCB_INTR_RX_MASK_UNDERFLOW_Pos|macro|SCB_INTR_RX_MASK_UNDERFLOW_Pos
DECL|SCB_INTR_RX_NOT_EMPTY_Msk|macro|SCB_INTR_RX_NOT_EMPTY_Msk
DECL|SCB_INTR_RX_NOT_EMPTY_Pos|macro|SCB_INTR_RX_NOT_EMPTY_Pos
DECL|SCB_INTR_RX_OVERFLOW_Msk|macro|SCB_INTR_RX_OVERFLOW_Msk
DECL|SCB_INTR_RX_OVERFLOW_Pos|macro|SCB_INTR_RX_OVERFLOW_Pos
DECL|SCB_INTR_RX_PARITY_ERROR_Msk|macro|SCB_INTR_RX_PARITY_ERROR_Msk
DECL|SCB_INTR_RX_PARITY_ERROR_Pos|macro|SCB_INTR_RX_PARITY_ERROR_Pos
DECL|SCB_INTR_RX_SET_BAUD_DETECT_Msk|macro|SCB_INTR_RX_SET_BAUD_DETECT_Msk
DECL|SCB_INTR_RX_SET_BAUD_DETECT_Pos|macro|SCB_INTR_RX_SET_BAUD_DETECT_Pos
DECL|SCB_INTR_RX_SET_BLOCKED_Msk|macro|SCB_INTR_RX_SET_BLOCKED_Msk
DECL|SCB_INTR_RX_SET_BLOCKED_Pos|macro|SCB_INTR_RX_SET_BLOCKED_Pos
DECL|SCB_INTR_RX_SET_BREAK_DETECT_Msk|macro|SCB_INTR_RX_SET_BREAK_DETECT_Msk
DECL|SCB_INTR_RX_SET_BREAK_DETECT_Pos|macro|SCB_INTR_RX_SET_BREAK_DETECT_Pos
DECL|SCB_INTR_RX_SET_FRAME_ERROR_Msk|macro|SCB_INTR_RX_SET_FRAME_ERROR_Msk
DECL|SCB_INTR_RX_SET_FRAME_ERROR_Pos|macro|SCB_INTR_RX_SET_FRAME_ERROR_Pos
DECL|SCB_INTR_RX_SET_FULL_Msk|macro|SCB_INTR_RX_SET_FULL_Msk
DECL|SCB_INTR_RX_SET_FULL_Pos|macro|SCB_INTR_RX_SET_FULL_Pos
DECL|SCB_INTR_RX_SET_NOT_EMPTY_Msk|macro|SCB_INTR_RX_SET_NOT_EMPTY_Msk
DECL|SCB_INTR_RX_SET_NOT_EMPTY_Pos|macro|SCB_INTR_RX_SET_NOT_EMPTY_Pos
DECL|SCB_INTR_RX_SET_OVERFLOW_Msk|macro|SCB_INTR_RX_SET_OVERFLOW_Msk
DECL|SCB_INTR_RX_SET_OVERFLOW_Pos|macro|SCB_INTR_RX_SET_OVERFLOW_Pos
DECL|SCB_INTR_RX_SET_PARITY_ERROR_Msk|macro|SCB_INTR_RX_SET_PARITY_ERROR_Msk
DECL|SCB_INTR_RX_SET_PARITY_ERROR_Pos|macro|SCB_INTR_RX_SET_PARITY_ERROR_Pos
DECL|SCB_INTR_RX_SET_TRIGGER_Msk|macro|SCB_INTR_RX_SET_TRIGGER_Msk
DECL|SCB_INTR_RX_SET_TRIGGER_Pos|macro|SCB_INTR_RX_SET_TRIGGER_Pos
DECL|SCB_INTR_RX_SET_UNDERFLOW_Msk|macro|SCB_INTR_RX_SET_UNDERFLOW_Msk
DECL|SCB_INTR_RX_SET_UNDERFLOW_Pos|macro|SCB_INTR_RX_SET_UNDERFLOW_Pos
DECL|SCB_INTR_RX_TRIGGER_Msk|macro|SCB_INTR_RX_TRIGGER_Msk
DECL|SCB_INTR_RX_TRIGGER_Pos|macro|SCB_INTR_RX_TRIGGER_Pos
DECL|SCB_INTR_RX_UNDERFLOW_Msk|macro|SCB_INTR_RX_UNDERFLOW_Msk
DECL|SCB_INTR_RX_UNDERFLOW_Pos|macro|SCB_INTR_RX_UNDERFLOW_Pos
DECL|SCB_INTR_SPI_EC_EZ_READ_STOP_Msk|macro|SCB_INTR_SPI_EC_EZ_READ_STOP_Msk
DECL|SCB_INTR_SPI_EC_EZ_READ_STOP_Pos|macro|SCB_INTR_SPI_EC_EZ_READ_STOP_Pos
DECL|SCB_INTR_SPI_EC_EZ_STOP_Msk|macro|SCB_INTR_SPI_EC_EZ_STOP_Msk
DECL|SCB_INTR_SPI_EC_EZ_STOP_Pos|macro|SCB_INTR_SPI_EC_EZ_STOP_Pos
DECL|SCB_INTR_SPI_EC_EZ_WRITE_STOP_Msk|macro|SCB_INTR_SPI_EC_EZ_WRITE_STOP_Msk
DECL|SCB_INTR_SPI_EC_EZ_WRITE_STOP_Pos|macro|SCB_INTR_SPI_EC_EZ_WRITE_STOP_Pos
DECL|SCB_INTR_SPI_EC_MASKED_EZ_READ_STOP_Msk|macro|SCB_INTR_SPI_EC_MASKED_EZ_READ_STOP_Msk
DECL|SCB_INTR_SPI_EC_MASKED_EZ_READ_STOP_Pos|macro|SCB_INTR_SPI_EC_MASKED_EZ_READ_STOP_Pos
DECL|SCB_INTR_SPI_EC_MASKED_EZ_STOP_Msk|macro|SCB_INTR_SPI_EC_MASKED_EZ_STOP_Msk
DECL|SCB_INTR_SPI_EC_MASKED_EZ_STOP_Pos|macro|SCB_INTR_SPI_EC_MASKED_EZ_STOP_Pos
DECL|SCB_INTR_SPI_EC_MASKED_EZ_WRITE_STOP_Msk|macro|SCB_INTR_SPI_EC_MASKED_EZ_WRITE_STOP_Msk
DECL|SCB_INTR_SPI_EC_MASKED_EZ_WRITE_STOP_Pos|macro|SCB_INTR_SPI_EC_MASKED_EZ_WRITE_STOP_Pos
DECL|SCB_INTR_SPI_EC_MASKED_WAKE_UP_Msk|macro|SCB_INTR_SPI_EC_MASKED_WAKE_UP_Msk
DECL|SCB_INTR_SPI_EC_MASKED_WAKE_UP_Pos|macro|SCB_INTR_SPI_EC_MASKED_WAKE_UP_Pos
DECL|SCB_INTR_SPI_EC_MASK_EZ_READ_STOP_Msk|macro|SCB_INTR_SPI_EC_MASK_EZ_READ_STOP_Msk
DECL|SCB_INTR_SPI_EC_MASK_EZ_READ_STOP_Pos|macro|SCB_INTR_SPI_EC_MASK_EZ_READ_STOP_Pos
DECL|SCB_INTR_SPI_EC_MASK_EZ_STOP_Msk|macro|SCB_INTR_SPI_EC_MASK_EZ_STOP_Msk
DECL|SCB_INTR_SPI_EC_MASK_EZ_STOP_Pos|macro|SCB_INTR_SPI_EC_MASK_EZ_STOP_Pos
DECL|SCB_INTR_SPI_EC_MASK_EZ_WRITE_STOP_Msk|macro|SCB_INTR_SPI_EC_MASK_EZ_WRITE_STOP_Msk
DECL|SCB_INTR_SPI_EC_MASK_EZ_WRITE_STOP_Pos|macro|SCB_INTR_SPI_EC_MASK_EZ_WRITE_STOP_Pos
DECL|SCB_INTR_SPI_EC_MASK_WAKE_UP_Msk|macro|SCB_INTR_SPI_EC_MASK_WAKE_UP_Msk
DECL|SCB_INTR_SPI_EC_MASK_WAKE_UP_Pos|macro|SCB_INTR_SPI_EC_MASK_WAKE_UP_Pos
DECL|SCB_INTR_SPI_EC_WAKE_UP_Msk|macro|SCB_INTR_SPI_EC_WAKE_UP_Msk
DECL|SCB_INTR_SPI_EC_WAKE_UP_Pos|macro|SCB_INTR_SPI_EC_WAKE_UP_Pos
DECL|SCB_INTR_S_I2C_ACK_Msk|macro|SCB_INTR_S_I2C_ACK_Msk
DECL|SCB_INTR_S_I2C_ACK_Pos|macro|SCB_INTR_S_I2C_ACK_Pos
DECL|SCB_INTR_S_I2C_ADDR_MATCH_Msk|macro|SCB_INTR_S_I2C_ADDR_MATCH_Msk
DECL|SCB_INTR_S_I2C_ADDR_MATCH_Pos|macro|SCB_INTR_S_I2C_ADDR_MATCH_Pos
DECL|SCB_INTR_S_I2C_ARB_LOST_Msk|macro|SCB_INTR_S_I2C_ARB_LOST_Msk
DECL|SCB_INTR_S_I2C_ARB_LOST_Pos|macro|SCB_INTR_S_I2C_ARB_LOST_Pos
DECL|SCB_INTR_S_I2C_BUS_ERROR_Msk|macro|SCB_INTR_S_I2C_BUS_ERROR_Msk
DECL|SCB_INTR_S_I2C_BUS_ERROR_Pos|macro|SCB_INTR_S_I2C_BUS_ERROR_Pos
DECL|SCB_INTR_S_I2C_GENERAL_Msk|macro|SCB_INTR_S_I2C_GENERAL_Msk
DECL|SCB_INTR_S_I2C_GENERAL_Pos|macro|SCB_INTR_S_I2C_GENERAL_Pos
DECL|SCB_INTR_S_I2C_NACK_Msk|macro|SCB_INTR_S_I2C_NACK_Msk
DECL|SCB_INTR_S_I2C_NACK_Pos|macro|SCB_INTR_S_I2C_NACK_Pos
DECL|SCB_INTR_S_I2C_START_Msk|macro|SCB_INTR_S_I2C_START_Msk
DECL|SCB_INTR_S_I2C_START_Pos|macro|SCB_INTR_S_I2C_START_Pos
DECL|SCB_INTR_S_I2C_STOP_Msk|macro|SCB_INTR_S_I2C_STOP_Msk
DECL|SCB_INTR_S_I2C_STOP_Pos|macro|SCB_INTR_S_I2C_STOP_Pos
DECL|SCB_INTR_S_I2C_WRITE_STOP_Msk|macro|SCB_INTR_S_I2C_WRITE_STOP_Msk
DECL|SCB_INTR_S_I2C_WRITE_STOP_Pos|macro|SCB_INTR_S_I2C_WRITE_STOP_Pos
DECL|SCB_INTR_S_MASKED_I2C_ACK_Msk|macro|SCB_INTR_S_MASKED_I2C_ACK_Msk
DECL|SCB_INTR_S_MASKED_I2C_ACK_Pos|macro|SCB_INTR_S_MASKED_I2C_ACK_Pos
DECL|SCB_INTR_S_MASKED_I2C_ADDR_MATCH_Msk|macro|SCB_INTR_S_MASKED_I2C_ADDR_MATCH_Msk
DECL|SCB_INTR_S_MASKED_I2C_ADDR_MATCH_Pos|macro|SCB_INTR_S_MASKED_I2C_ADDR_MATCH_Pos
DECL|SCB_INTR_S_MASKED_I2C_ARB_LOST_Msk|macro|SCB_INTR_S_MASKED_I2C_ARB_LOST_Msk
DECL|SCB_INTR_S_MASKED_I2C_ARB_LOST_Pos|macro|SCB_INTR_S_MASKED_I2C_ARB_LOST_Pos
DECL|SCB_INTR_S_MASKED_I2C_BUS_ERROR_Msk|macro|SCB_INTR_S_MASKED_I2C_BUS_ERROR_Msk
DECL|SCB_INTR_S_MASKED_I2C_BUS_ERROR_Pos|macro|SCB_INTR_S_MASKED_I2C_BUS_ERROR_Pos
DECL|SCB_INTR_S_MASKED_I2C_GENERAL_Msk|macro|SCB_INTR_S_MASKED_I2C_GENERAL_Msk
DECL|SCB_INTR_S_MASKED_I2C_GENERAL_Pos|macro|SCB_INTR_S_MASKED_I2C_GENERAL_Pos
DECL|SCB_INTR_S_MASKED_I2C_NACK_Msk|macro|SCB_INTR_S_MASKED_I2C_NACK_Msk
DECL|SCB_INTR_S_MASKED_I2C_NACK_Pos|macro|SCB_INTR_S_MASKED_I2C_NACK_Pos
DECL|SCB_INTR_S_MASKED_I2C_START_Msk|macro|SCB_INTR_S_MASKED_I2C_START_Msk
DECL|SCB_INTR_S_MASKED_I2C_START_Pos|macro|SCB_INTR_S_MASKED_I2C_START_Pos
DECL|SCB_INTR_S_MASKED_I2C_STOP_Msk|macro|SCB_INTR_S_MASKED_I2C_STOP_Msk
DECL|SCB_INTR_S_MASKED_I2C_STOP_Pos|macro|SCB_INTR_S_MASKED_I2C_STOP_Pos
DECL|SCB_INTR_S_MASKED_I2C_WRITE_STOP_Msk|macro|SCB_INTR_S_MASKED_I2C_WRITE_STOP_Msk
DECL|SCB_INTR_S_MASKED_I2C_WRITE_STOP_Pos|macro|SCB_INTR_S_MASKED_I2C_WRITE_STOP_Pos
DECL|SCB_INTR_S_MASKED_SPI_BUS_ERROR_Msk|macro|SCB_INTR_S_MASKED_SPI_BUS_ERROR_Msk
DECL|SCB_INTR_S_MASKED_SPI_BUS_ERROR_Pos|macro|SCB_INTR_S_MASKED_SPI_BUS_ERROR_Pos
DECL|SCB_INTR_S_MASKED_SPI_EZ_STOP_Msk|macro|SCB_INTR_S_MASKED_SPI_EZ_STOP_Msk
DECL|SCB_INTR_S_MASKED_SPI_EZ_STOP_Pos|macro|SCB_INTR_S_MASKED_SPI_EZ_STOP_Pos
DECL|SCB_INTR_S_MASKED_SPI_EZ_WRITE_STOP_Msk|macro|SCB_INTR_S_MASKED_SPI_EZ_WRITE_STOP_Msk
DECL|SCB_INTR_S_MASKED_SPI_EZ_WRITE_STOP_Pos|macro|SCB_INTR_S_MASKED_SPI_EZ_WRITE_STOP_Pos
DECL|SCB_INTR_S_MASK_I2C_ACK_Msk|macro|SCB_INTR_S_MASK_I2C_ACK_Msk
DECL|SCB_INTR_S_MASK_I2C_ACK_Pos|macro|SCB_INTR_S_MASK_I2C_ACK_Pos
DECL|SCB_INTR_S_MASK_I2C_ADDR_MATCH_Msk|macro|SCB_INTR_S_MASK_I2C_ADDR_MATCH_Msk
DECL|SCB_INTR_S_MASK_I2C_ADDR_MATCH_Pos|macro|SCB_INTR_S_MASK_I2C_ADDR_MATCH_Pos
DECL|SCB_INTR_S_MASK_I2C_ARB_LOST_Msk|macro|SCB_INTR_S_MASK_I2C_ARB_LOST_Msk
DECL|SCB_INTR_S_MASK_I2C_ARB_LOST_Pos|macro|SCB_INTR_S_MASK_I2C_ARB_LOST_Pos
DECL|SCB_INTR_S_MASK_I2C_BUS_ERROR_Msk|macro|SCB_INTR_S_MASK_I2C_BUS_ERROR_Msk
DECL|SCB_INTR_S_MASK_I2C_BUS_ERROR_Pos|macro|SCB_INTR_S_MASK_I2C_BUS_ERROR_Pos
DECL|SCB_INTR_S_MASK_I2C_GENERAL_Msk|macro|SCB_INTR_S_MASK_I2C_GENERAL_Msk
DECL|SCB_INTR_S_MASK_I2C_GENERAL_Pos|macro|SCB_INTR_S_MASK_I2C_GENERAL_Pos
DECL|SCB_INTR_S_MASK_I2C_NACK_Msk|macro|SCB_INTR_S_MASK_I2C_NACK_Msk
DECL|SCB_INTR_S_MASK_I2C_NACK_Pos|macro|SCB_INTR_S_MASK_I2C_NACK_Pos
DECL|SCB_INTR_S_MASK_I2C_START_Msk|macro|SCB_INTR_S_MASK_I2C_START_Msk
DECL|SCB_INTR_S_MASK_I2C_START_Pos|macro|SCB_INTR_S_MASK_I2C_START_Pos
DECL|SCB_INTR_S_MASK_I2C_STOP_Msk|macro|SCB_INTR_S_MASK_I2C_STOP_Msk
DECL|SCB_INTR_S_MASK_I2C_STOP_Pos|macro|SCB_INTR_S_MASK_I2C_STOP_Pos
DECL|SCB_INTR_S_MASK_I2C_WRITE_STOP_Msk|macro|SCB_INTR_S_MASK_I2C_WRITE_STOP_Msk
DECL|SCB_INTR_S_MASK_I2C_WRITE_STOP_Pos|macro|SCB_INTR_S_MASK_I2C_WRITE_STOP_Pos
DECL|SCB_INTR_S_MASK_SPI_BUS_ERROR_Msk|macro|SCB_INTR_S_MASK_SPI_BUS_ERROR_Msk
DECL|SCB_INTR_S_MASK_SPI_BUS_ERROR_Pos|macro|SCB_INTR_S_MASK_SPI_BUS_ERROR_Pos
DECL|SCB_INTR_S_MASK_SPI_EZ_STOP_Msk|macro|SCB_INTR_S_MASK_SPI_EZ_STOP_Msk
DECL|SCB_INTR_S_MASK_SPI_EZ_STOP_Pos|macro|SCB_INTR_S_MASK_SPI_EZ_STOP_Pos
DECL|SCB_INTR_S_MASK_SPI_EZ_WRITE_STOP_Msk|macro|SCB_INTR_S_MASK_SPI_EZ_WRITE_STOP_Msk
DECL|SCB_INTR_S_MASK_SPI_EZ_WRITE_STOP_Pos|macro|SCB_INTR_S_MASK_SPI_EZ_WRITE_STOP_Pos
DECL|SCB_INTR_S_SET_I2C_ACK_Msk|macro|SCB_INTR_S_SET_I2C_ACK_Msk
DECL|SCB_INTR_S_SET_I2C_ACK_Pos|macro|SCB_INTR_S_SET_I2C_ACK_Pos
DECL|SCB_INTR_S_SET_I2C_ADDR_MATCH_Msk|macro|SCB_INTR_S_SET_I2C_ADDR_MATCH_Msk
DECL|SCB_INTR_S_SET_I2C_ADDR_MATCH_Pos|macro|SCB_INTR_S_SET_I2C_ADDR_MATCH_Pos
DECL|SCB_INTR_S_SET_I2C_ARB_LOST_Msk|macro|SCB_INTR_S_SET_I2C_ARB_LOST_Msk
DECL|SCB_INTR_S_SET_I2C_ARB_LOST_Pos|macro|SCB_INTR_S_SET_I2C_ARB_LOST_Pos
DECL|SCB_INTR_S_SET_I2C_BUS_ERROR_Msk|macro|SCB_INTR_S_SET_I2C_BUS_ERROR_Msk
DECL|SCB_INTR_S_SET_I2C_BUS_ERROR_Pos|macro|SCB_INTR_S_SET_I2C_BUS_ERROR_Pos
DECL|SCB_INTR_S_SET_I2C_GENERAL_Msk|macro|SCB_INTR_S_SET_I2C_GENERAL_Msk
DECL|SCB_INTR_S_SET_I2C_GENERAL_Pos|macro|SCB_INTR_S_SET_I2C_GENERAL_Pos
DECL|SCB_INTR_S_SET_I2C_NACK_Msk|macro|SCB_INTR_S_SET_I2C_NACK_Msk
DECL|SCB_INTR_S_SET_I2C_NACK_Pos|macro|SCB_INTR_S_SET_I2C_NACK_Pos
DECL|SCB_INTR_S_SET_I2C_START_Msk|macro|SCB_INTR_S_SET_I2C_START_Msk
DECL|SCB_INTR_S_SET_I2C_START_Pos|macro|SCB_INTR_S_SET_I2C_START_Pos
DECL|SCB_INTR_S_SET_I2C_STOP_Msk|macro|SCB_INTR_S_SET_I2C_STOP_Msk
DECL|SCB_INTR_S_SET_I2C_STOP_Pos|macro|SCB_INTR_S_SET_I2C_STOP_Pos
DECL|SCB_INTR_S_SET_I2C_WRITE_STOP_Msk|macro|SCB_INTR_S_SET_I2C_WRITE_STOP_Msk
DECL|SCB_INTR_S_SET_I2C_WRITE_STOP_Pos|macro|SCB_INTR_S_SET_I2C_WRITE_STOP_Pos
DECL|SCB_INTR_S_SET_SPI_BUS_ERROR_Msk|macro|SCB_INTR_S_SET_SPI_BUS_ERROR_Msk
DECL|SCB_INTR_S_SET_SPI_BUS_ERROR_Pos|macro|SCB_INTR_S_SET_SPI_BUS_ERROR_Pos
DECL|SCB_INTR_S_SET_SPI_EZ_STOP_Msk|macro|SCB_INTR_S_SET_SPI_EZ_STOP_Msk
DECL|SCB_INTR_S_SET_SPI_EZ_STOP_Pos|macro|SCB_INTR_S_SET_SPI_EZ_STOP_Pos
DECL|SCB_INTR_S_SET_SPI_EZ_WRITE_STOP_Msk|macro|SCB_INTR_S_SET_SPI_EZ_WRITE_STOP_Msk
DECL|SCB_INTR_S_SET_SPI_EZ_WRITE_STOP_Pos|macro|SCB_INTR_S_SET_SPI_EZ_WRITE_STOP_Pos
DECL|SCB_INTR_S_SPI_BUS_ERROR_Msk|macro|SCB_INTR_S_SPI_BUS_ERROR_Msk
DECL|SCB_INTR_S_SPI_BUS_ERROR_Pos|macro|SCB_INTR_S_SPI_BUS_ERROR_Pos
DECL|SCB_INTR_S_SPI_EZ_STOP_Msk|macro|SCB_INTR_S_SPI_EZ_STOP_Msk
DECL|SCB_INTR_S_SPI_EZ_STOP_Pos|macro|SCB_INTR_S_SPI_EZ_STOP_Pos
DECL|SCB_INTR_S_SPI_EZ_WRITE_STOP_Msk|macro|SCB_INTR_S_SPI_EZ_WRITE_STOP_Msk
DECL|SCB_INTR_S_SPI_EZ_WRITE_STOP_Pos|macro|SCB_INTR_S_SPI_EZ_WRITE_STOP_Pos
DECL|SCB_INTR_TX_BLOCKED_Msk|macro|SCB_INTR_TX_BLOCKED_Msk
DECL|SCB_INTR_TX_BLOCKED_Pos|macro|SCB_INTR_TX_BLOCKED_Pos
DECL|SCB_INTR_TX_EMPTY_Msk|macro|SCB_INTR_TX_EMPTY_Msk
DECL|SCB_INTR_TX_EMPTY_Pos|macro|SCB_INTR_TX_EMPTY_Pos
DECL|SCB_INTR_TX_MASKED_BLOCKED_Msk|macro|SCB_INTR_TX_MASKED_BLOCKED_Msk
DECL|SCB_INTR_TX_MASKED_BLOCKED_Pos|macro|SCB_INTR_TX_MASKED_BLOCKED_Pos
DECL|SCB_INTR_TX_MASKED_EMPTY_Msk|macro|SCB_INTR_TX_MASKED_EMPTY_Msk
DECL|SCB_INTR_TX_MASKED_EMPTY_Pos|macro|SCB_INTR_TX_MASKED_EMPTY_Pos
DECL|SCB_INTR_TX_MASKED_NOT_FULL_Msk|macro|SCB_INTR_TX_MASKED_NOT_FULL_Msk
DECL|SCB_INTR_TX_MASKED_NOT_FULL_Pos|macro|SCB_INTR_TX_MASKED_NOT_FULL_Pos
DECL|SCB_INTR_TX_MASKED_OVERFLOW_Msk|macro|SCB_INTR_TX_MASKED_OVERFLOW_Msk
DECL|SCB_INTR_TX_MASKED_OVERFLOW_Pos|macro|SCB_INTR_TX_MASKED_OVERFLOW_Pos
DECL|SCB_INTR_TX_MASKED_TRIGGER_Msk|macro|SCB_INTR_TX_MASKED_TRIGGER_Msk
DECL|SCB_INTR_TX_MASKED_TRIGGER_Pos|macro|SCB_INTR_TX_MASKED_TRIGGER_Pos
DECL|SCB_INTR_TX_MASKED_UART_ARB_LOST_Msk|macro|SCB_INTR_TX_MASKED_UART_ARB_LOST_Msk
DECL|SCB_INTR_TX_MASKED_UART_ARB_LOST_Pos|macro|SCB_INTR_TX_MASKED_UART_ARB_LOST_Pos
DECL|SCB_INTR_TX_MASKED_UART_DONE_Msk|macro|SCB_INTR_TX_MASKED_UART_DONE_Msk
DECL|SCB_INTR_TX_MASKED_UART_DONE_Pos|macro|SCB_INTR_TX_MASKED_UART_DONE_Pos
DECL|SCB_INTR_TX_MASKED_UART_NACK_Msk|macro|SCB_INTR_TX_MASKED_UART_NACK_Msk
DECL|SCB_INTR_TX_MASKED_UART_NACK_Pos|macro|SCB_INTR_TX_MASKED_UART_NACK_Pos
DECL|SCB_INTR_TX_MASKED_UNDERFLOW_Msk|macro|SCB_INTR_TX_MASKED_UNDERFLOW_Msk
DECL|SCB_INTR_TX_MASKED_UNDERFLOW_Pos|macro|SCB_INTR_TX_MASKED_UNDERFLOW_Pos
DECL|SCB_INTR_TX_MASK_BLOCKED_Msk|macro|SCB_INTR_TX_MASK_BLOCKED_Msk
DECL|SCB_INTR_TX_MASK_BLOCKED_Pos|macro|SCB_INTR_TX_MASK_BLOCKED_Pos
DECL|SCB_INTR_TX_MASK_EMPTY_Msk|macro|SCB_INTR_TX_MASK_EMPTY_Msk
DECL|SCB_INTR_TX_MASK_EMPTY_Pos|macro|SCB_INTR_TX_MASK_EMPTY_Pos
DECL|SCB_INTR_TX_MASK_NOT_FULL_Msk|macro|SCB_INTR_TX_MASK_NOT_FULL_Msk
DECL|SCB_INTR_TX_MASK_NOT_FULL_Pos|macro|SCB_INTR_TX_MASK_NOT_FULL_Pos
DECL|SCB_INTR_TX_MASK_OVERFLOW_Msk|macro|SCB_INTR_TX_MASK_OVERFLOW_Msk
DECL|SCB_INTR_TX_MASK_OVERFLOW_Pos|macro|SCB_INTR_TX_MASK_OVERFLOW_Pos
DECL|SCB_INTR_TX_MASK_TRIGGER_Msk|macro|SCB_INTR_TX_MASK_TRIGGER_Msk
DECL|SCB_INTR_TX_MASK_TRIGGER_Pos|macro|SCB_INTR_TX_MASK_TRIGGER_Pos
DECL|SCB_INTR_TX_MASK_UART_ARB_LOST_Msk|macro|SCB_INTR_TX_MASK_UART_ARB_LOST_Msk
DECL|SCB_INTR_TX_MASK_UART_ARB_LOST_Pos|macro|SCB_INTR_TX_MASK_UART_ARB_LOST_Pos
DECL|SCB_INTR_TX_MASK_UART_DONE_Msk|macro|SCB_INTR_TX_MASK_UART_DONE_Msk
DECL|SCB_INTR_TX_MASK_UART_DONE_Pos|macro|SCB_INTR_TX_MASK_UART_DONE_Pos
DECL|SCB_INTR_TX_MASK_UART_NACK_Msk|macro|SCB_INTR_TX_MASK_UART_NACK_Msk
DECL|SCB_INTR_TX_MASK_UART_NACK_Pos|macro|SCB_INTR_TX_MASK_UART_NACK_Pos
DECL|SCB_INTR_TX_MASK_UNDERFLOW_Msk|macro|SCB_INTR_TX_MASK_UNDERFLOW_Msk
DECL|SCB_INTR_TX_MASK_UNDERFLOW_Pos|macro|SCB_INTR_TX_MASK_UNDERFLOW_Pos
DECL|SCB_INTR_TX_NOT_FULL_Msk|macro|SCB_INTR_TX_NOT_FULL_Msk
DECL|SCB_INTR_TX_NOT_FULL_Pos|macro|SCB_INTR_TX_NOT_FULL_Pos
DECL|SCB_INTR_TX_OVERFLOW_Msk|macro|SCB_INTR_TX_OVERFLOW_Msk
DECL|SCB_INTR_TX_OVERFLOW_Pos|macro|SCB_INTR_TX_OVERFLOW_Pos
DECL|SCB_INTR_TX_SET_BLOCKED_Msk|macro|SCB_INTR_TX_SET_BLOCKED_Msk
DECL|SCB_INTR_TX_SET_BLOCKED_Pos|macro|SCB_INTR_TX_SET_BLOCKED_Pos
DECL|SCB_INTR_TX_SET_EMPTY_Msk|macro|SCB_INTR_TX_SET_EMPTY_Msk
DECL|SCB_INTR_TX_SET_EMPTY_Pos|macro|SCB_INTR_TX_SET_EMPTY_Pos
DECL|SCB_INTR_TX_SET_NOT_FULL_Msk|macro|SCB_INTR_TX_SET_NOT_FULL_Msk
DECL|SCB_INTR_TX_SET_NOT_FULL_Pos|macro|SCB_INTR_TX_SET_NOT_FULL_Pos
DECL|SCB_INTR_TX_SET_OVERFLOW_Msk|macro|SCB_INTR_TX_SET_OVERFLOW_Msk
DECL|SCB_INTR_TX_SET_OVERFLOW_Pos|macro|SCB_INTR_TX_SET_OVERFLOW_Pos
DECL|SCB_INTR_TX_SET_TRIGGER_Msk|macro|SCB_INTR_TX_SET_TRIGGER_Msk
DECL|SCB_INTR_TX_SET_TRIGGER_Pos|macro|SCB_INTR_TX_SET_TRIGGER_Pos
DECL|SCB_INTR_TX_SET_UART_ARB_LOST_Msk|macro|SCB_INTR_TX_SET_UART_ARB_LOST_Msk
DECL|SCB_INTR_TX_SET_UART_ARB_LOST_Pos|macro|SCB_INTR_TX_SET_UART_ARB_LOST_Pos
DECL|SCB_INTR_TX_SET_UART_DONE_Msk|macro|SCB_INTR_TX_SET_UART_DONE_Msk
DECL|SCB_INTR_TX_SET_UART_DONE_Pos|macro|SCB_INTR_TX_SET_UART_DONE_Pos
DECL|SCB_INTR_TX_SET_UART_NACK_Msk|macro|SCB_INTR_TX_SET_UART_NACK_Msk
DECL|SCB_INTR_TX_SET_UART_NACK_Pos|macro|SCB_INTR_TX_SET_UART_NACK_Pos
DECL|SCB_INTR_TX_SET_UNDERFLOW_Msk|macro|SCB_INTR_TX_SET_UNDERFLOW_Msk
DECL|SCB_INTR_TX_SET_UNDERFLOW_Pos|macro|SCB_INTR_TX_SET_UNDERFLOW_Pos
DECL|SCB_INTR_TX_TRIGGER_Msk|macro|SCB_INTR_TX_TRIGGER_Msk
DECL|SCB_INTR_TX_TRIGGER_Pos|macro|SCB_INTR_TX_TRIGGER_Pos
DECL|SCB_INTR_TX_UART_ARB_LOST_Msk|macro|SCB_INTR_TX_UART_ARB_LOST_Msk
DECL|SCB_INTR_TX_UART_ARB_LOST_Pos|macro|SCB_INTR_TX_UART_ARB_LOST_Pos
DECL|SCB_INTR_TX_UART_DONE_Msk|macro|SCB_INTR_TX_UART_DONE_Msk
DECL|SCB_INTR_TX_UART_DONE_Pos|macro|SCB_INTR_TX_UART_DONE_Pos
DECL|SCB_INTR_TX_UART_NACK_Msk|macro|SCB_INTR_TX_UART_NACK_Msk
DECL|SCB_INTR_TX_UART_NACK_Pos|macro|SCB_INTR_TX_UART_NACK_Pos
DECL|SCB_INTR_TX_UNDERFLOW_Msk|macro|SCB_INTR_TX_UNDERFLOW_Msk
DECL|SCB_INTR_TX_UNDERFLOW_Pos|macro|SCB_INTR_TX_UNDERFLOW_Pos
DECL|SCB_RX_CTRL_DATA_WIDTH_Msk|macro|SCB_RX_CTRL_DATA_WIDTH_Msk
DECL|SCB_RX_CTRL_DATA_WIDTH_Pos|macro|SCB_RX_CTRL_DATA_WIDTH_Pos
DECL|SCB_RX_CTRL_MEDIAN_Msk|macro|SCB_RX_CTRL_MEDIAN_Msk
DECL|SCB_RX_CTRL_MEDIAN_Pos|macro|SCB_RX_CTRL_MEDIAN_Pos
DECL|SCB_RX_CTRL_MSB_FIRST_Msk|macro|SCB_RX_CTRL_MSB_FIRST_Msk
DECL|SCB_RX_CTRL_MSB_FIRST_Pos|macro|SCB_RX_CTRL_MSB_FIRST_Pos
DECL|SCB_RX_FIFO_CTRL_CLEAR_Msk|macro|SCB_RX_FIFO_CTRL_CLEAR_Msk
DECL|SCB_RX_FIFO_CTRL_CLEAR_Pos|macro|SCB_RX_FIFO_CTRL_CLEAR_Pos
DECL|SCB_RX_FIFO_CTRL_FREEZE_Msk|macro|SCB_RX_FIFO_CTRL_FREEZE_Msk
DECL|SCB_RX_FIFO_CTRL_FREEZE_Pos|macro|SCB_RX_FIFO_CTRL_FREEZE_Pos
DECL|SCB_RX_FIFO_CTRL_TRIGGER_LEVEL_Msk|macro|SCB_RX_FIFO_CTRL_TRIGGER_LEVEL_Msk
DECL|SCB_RX_FIFO_CTRL_TRIGGER_LEVEL_Pos|macro|SCB_RX_FIFO_CTRL_TRIGGER_LEVEL_Pos
DECL|SCB_RX_FIFO_RD_DATA_Msk|macro|SCB_RX_FIFO_RD_DATA_Msk
DECL|SCB_RX_FIFO_RD_DATA_Pos|macro|SCB_RX_FIFO_RD_DATA_Pos
DECL|SCB_RX_FIFO_RD_SILENT_DATA_Msk|macro|SCB_RX_FIFO_RD_SILENT_DATA_Msk
DECL|SCB_RX_FIFO_RD_SILENT_DATA_Pos|macro|SCB_RX_FIFO_RD_SILENT_DATA_Pos
DECL|SCB_RX_FIFO_STATUS_RD_PTR_Msk|macro|SCB_RX_FIFO_STATUS_RD_PTR_Msk
DECL|SCB_RX_FIFO_STATUS_RD_PTR_Pos|macro|SCB_RX_FIFO_STATUS_RD_PTR_Pos
DECL|SCB_RX_FIFO_STATUS_SR_VALID_Msk|macro|SCB_RX_FIFO_STATUS_SR_VALID_Msk
DECL|SCB_RX_FIFO_STATUS_SR_VALID_Pos|macro|SCB_RX_FIFO_STATUS_SR_VALID_Pos
DECL|SCB_RX_FIFO_STATUS_USED_Msk|macro|SCB_RX_FIFO_STATUS_USED_Msk
DECL|SCB_RX_FIFO_STATUS_USED_Pos|macro|SCB_RX_FIFO_STATUS_USED_Pos
DECL|SCB_RX_FIFO_STATUS_WR_PTR_Msk|macro|SCB_RX_FIFO_STATUS_WR_PTR_Msk
DECL|SCB_RX_FIFO_STATUS_WR_PTR_Pos|macro|SCB_RX_FIFO_STATUS_WR_PTR_Pos
DECL|SCB_RX_MATCH_ADDR_Msk|macro|SCB_RX_MATCH_ADDR_Msk
DECL|SCB_RX_MATCH_ADDR_Pos|macro|SCB_RX_MATCH_ADDR_Pos
DECL|SCB_RX_MATCH_MASK_Msk|macro|SCB_RX_MATCH_MASK_Msk
DECL|SCB_RX_MATCH_MASK_Pos|macro|SCB_RX_MATCH_MASK_Pos
DECL|SCB_SECTION_SIZE|macro|SCB_SECTION_SIZE
DECL|SCB_SPI_CTRL_CPHA_Msk|macro|SCB_SPI_CTRL_CPHA_Msk
DECL|SCB_SPI_CTRL_CPHA_Pos|macro|SCB_SPI_CTRL_CPHA_Pos
DECL|SCB_SPI_CTRL_CPOL_Msk|macro|SCB_SPI_CTRL_CPOL_Msk
DECL|SCB_SPI_CTRL_CPOL_Pos|macro|SCB_SPI_CTRL_CPOL_Pos
DECL|SCB_SPI_CTRL_LATE_MISO_SAMPLE_Msk|macro|SCB_SPI_CTRL_LATE_MISO_SAMPLE_Msk
DECL|SCB_SPI_CTRL_LATE_MISO_SAMPLE_Pos|macro|SCB_SPI_CTRL_LATE_MISO_SAMPLE_Pos
DECL|SCB_SPI_CTRL_LOOPBACK_Msk|macro|SCB_SPI_CTRL_LOOPBACK_Msk
DECL|SCB_SPI_CTRL_LOOPBACK_Pos|macro|SCB_SPI_CTRL_LOOPBACK_Pos
DECL|SCB_SPI_CTRL_MASTER_MODE_Msk|macro|SCB_SPI_CTRL_MASTER_MODE_Msk
DECL|SCB_SPI_CTRL_MASTER_MODE_Pos|macro|SCB_SPI_CTRL_MASTER_MODE_Pos
DECL|SCB_SPI_CTRL_MODE_Msk|macro|SCB_SPI_CTRL_MODE_Msk
DECL|SCB_SPI_CTRL_MODE_Pos|macro|SCB_SPI_CTRL_MODE_Pos
DECL|SCB_SPI_CTRL_SCLK_CONTINUOUS_Msk|macro|SCB_SPI_CTRL_SCLK_CONTINUOUS_Msk
DECL|SCB_SPI_CTRL_SCLK_CONTINUOUS_Pos|macro|SCB_SPI_CTRL_SCLK_CONTINUOUS_Pos
DECL|SCB_SPI_CTRL_SELECT_PRECEDE_Msk|macro|SCB_SPI_CTRL_SELECT_PRECEDE_Msk
DECL|SCB_SPI_CTRL_SELECT_PRECEDE_Pos|macro|SCB_SPI_CTRL_SELECT_PRECEDE_Pos
DECL|SCB_SPI_CTRL_SSEL_CONTINUOUS_Msk|macro|SCB_SPI_CTRL_SSEL_CONTINUOUS_Msk
DECL|SCB_SPI_CTRL_SSEL_CONTINUOUS_Pos|macro|SCB_SPI_CTRL_SSEL_CONTINUOUS_Pos
DECL|SCB_SPI_CTRL_SSEL_Msk|macro|SCB_SPI_CTRL_SSEL_Msk
DECL|SCB_SPI_CTRL_SSEL_POLARITY0_Msk|macro|SCB_SPI_CTRL_SSEL_POLARITY0_Msk
DECL|SCB_SPI_CTRL_SSEL_POLARITY0_Pos|macro|SCB_SPI_CTRL_SSEL_POLARITY0_Pos
DECL|SCB_SPI_CTRL_SSEL_POLARITY1_Msk|macro|SCB_SPI_CTRL_SSEL_POLARITY1_Msk
DECL|SCB_SPI_CTRL_SSEL_POLARITY1_Pos|macro|SCB_SPI_CTRL_SSEL_POLARITY1_Pos
DECL|SCB_SPI_CTRL_SSEL_POLARITY2_Msk|macro|SCB_SPI_CTRL_SSEL_POLARITY2_Msk
DECL|SCB_SPI_CTRL_SSEL_POLARITY2_Pos|macro|SCB_SPI_CTRL_SSEL_POLARITY2_Pos
DECL|SCB_SPI_CTRL_SSEL_POLARITY3_Msk|macro|SCB_SPI_CTRL_SSEL_POLARITY3_Msk
DECL|SCB_SPI_CTRL_SSEL_POLARITY3_Pos|macro|SCB_SPI_CTRL_SSEL_POLARITY3_Pos
DECL|SCB_SPI_CTRL_SSEL_Pos|macro|SCB_SPI_CTRL_SSEL_Pos
DECL|SCB_SPI_STATUS_BASE_EZ_ADDR_Msk|macro|SCB_SPI_STATUS_BASE_EZ_ADDR_Msk
DECL|SCB_SPI_STATUS_BASE_EZ_ADDR_Pos|macro|SCB_SPI_STATUS_BASE_EZ_ADDR_Pos
DECL|SCB_SPI_STATUS_BUS_BUSY_Msk|macro|SCB_SPI_STATUS_BUS_BUSY_Msk
DECL|SCB_SPI_STATUS_BUS_BUSY_Pos|macro|SCB_SPI_STATUS_BUS_BUSY_Pos
DECL|SCB_SPI_STATUS_CURR_EZ_ADDR_Msk|macro|SCB_SPI_STATUS_CURR_EZ_ADDR_Msk
DECL|SCB_SPI_STATUS_CURR_EZ_ADDR_Pos|macro|SCB_SPI_STATUS_CURR_EZ_ADDR_Pos
DECL|SCB_SPI_STATUS_SPI_EC_BUSY_Msk|macro|SCB_SPI_STATUS_SPI_EC_BUSY_Msk
DECL|SCB_SPI_STATUS_SPI_EC_BUSY_Pos|macro|SCB_SPI_STATUS_SPI_EC_BUSY_Pos
DECL|SCB_STATUS_EC_BUSY_Msk|macro|SCB_STATUS_EC_BUSY_Msk
DECL|SCB_STATUS_EC_BUSY_Pos|macro|SCB_STATUS_EC_BUSY_Pos
DECL|SCB_TX_CTRL_DATA_WIDTH_Msk|macro|SCB_TX_CTRL_DATA_WIDTH_Msk
DECL|SCB_TX_CTRL_DATA_WIDTH_Pos|macro|SCB_TX_CTRL_DATA_WIDTH_Pos
DECL|SCB_TX_CTRL_MSB_FIRST_Msk|macro|SCB_TX_CTRL_MSB_FIRST_Msk
DECL|SCB_TX_CTRL_MSB_FIRST_Pos|macro|SCB_TX_CTRL_MSB_FIRST_Pos
DECL|SCB_TX_CTRL_OPEN_DRAIN_Msk|macro|SCB_TX_CTRL_OPEN_DRAIN_Msk
DECL|SCB_TX_CTRL_OPEN_DRAIN_Pos|macro|SCB_TX_CTRL_OPEN_DRAIN_Pos
DECL|SCB_TX_FIFO_CTRL_CLEAR_Msk|macro|SCB_TX_FIFO_CTRL_CLEAR_Msk
DECL|SCB_TX_FIFO_CTRL_CLEAR_Pos|macro|SCB_TX_FIFO_CTRL_CLEAR_Pos
DECL|SCB_TX_FIFO_CTRL_FREEZE_Msk|macro|SCB_TX_FIFO_CTRL_FREEZE_Msk
DECL|SCB_TX_FIFO_CTRL_FREEZE_Pos|macro|SCB_TX_FIFO_CTRL_FREEZE_Pos
DECL|SCB_TX_FIFO_CTRL_TRIGGER_LEVEL_Msk|macro|SCB_TX_FIFO_CTRL_TRIGGER_LEVEL_Msk
DECL|SCB_TX_FIFO_CTRL_TRIGGER_LEVEL_Pos|macro|SCB_TX_FIFO_CTRL_TRIGGER_LEVEL_Pos
DECL|SCB_TX_FIFO_STATUS_RD_PTR_Msk|macro|SCB_TX_FIFO_STATUS_RD_PTR_Msk
DECL|SCB_TX_FIFO_STATUS_RD_PTR_Pos|macro|SCB_TX_FIFO_STATUS_RD_PTR_Pos
DECL|SCB_TX_FIFO_STATUS_SR_VALID_Msk|macro|SCB_TX_FIFO_STATUS_SR_VALID_Msk
DECL|SCB_TX_FIFO_STATUS_SR_VALID_Pos|macro|SCB_TX_FIFO_STATUS_SR_VALID_Pos
DECL|SCB_TX_FIFO_STATUS_USED_Msk|macro|SCB_TX_FIFO_STATUS_USED_Msk
DECL|SCB_TX_FIFO_STATUS_USED_Pos|macro|SCB_TX_FIFO_STATUS_USED_Pos
DECL|SCB_TX_FIFO_STATUS_WR_PTR_Msk|macro|SCB_TX_FIFO_STATUS_WR_PTR_Msk
DECL|SCB_TX_FIFO_STATUS_WR_PTR_Pos|macro|SCB_TX_FIFO_STATUS_WR_PTR_Pos
DECL|SCB_TX_FIFO_WR_DATA_Msk|macro|SCB_TX_FIFO_WR_DATA_Msk
DECL|SCB_TX_FIFO_WR_DATA_Pos|macro|SCB_TX_FIFO_WR_DATA_Pos
DECL|SCB_UART_CTRL_LOOPBACK_Msk|macro|SCB_UART_CTRL_LOOPBACK_Msk
DECL|SCB_UART_CTRL_LOOPBACK_Pos|macro|SCB_UART_CTRL_LOOPBACK_Pos
DECL|SCB_UART_CTRL_MODE_Msk|macro|SCB_UART_CTRL_MODE_Msk
DECL|SCB_UART_CTRL_MODE_Pos|macro|SCB_UART_CTRL_MODE_Pos
DECL|SCB_UART_FLOW_CTRL_CTS_ENABLED_Msk|macro|SCB_UART_FLOW_CTRL_CTS_ENABLED_Msk
DECL|SCB_UART_FLOW_CTRL_CTS_ENABLED_Pos|macro|SCB_UART_FLOW_CTRL_CTS_ENABLED_Pos
DECL|SCB_UART_FLOW_CTRL_CTS_POLARITY_Msk|macro|SCB_UART_FLOW_CTRL_CTS_POLARITY_Msk
DECL|SCB_UART_FLOW_CTRL_CTS_POLARITY_Pos|macro|SCB_UART_FLOW_CTRL_CTS_POLARITY_Pos
DECL|SCB_UART_FLOW_CTRL_RTS_POLARITY_Msk|macro|SCB_UART_FLOW_CTRL_RTS_POLARITY_Msk
DECL|SCB_UART_FLOW_CTRL_RTS_POLARITY_Pos|macro|SCB_UART_FLOW_CTRL_RTS_POLARITY_Pos
DECL|SCB_UART_FLOW_CTRL_TRIGGER_LEVEL_Msk|macro|SCB_UART_FLOW_CTRL_TRIGGER_LEVEL_Msk
DECL|SCB_UART_FLOW_CTRL_TRIGGER_LEVEL_Pos|macro|SCB_UART_FLOW_CTRL_TRIGGER_LEVEL_Pos
DECL|SCB_UART_RX_CTRL_BREAK_WIDTH_Msk|macro|SCB_UART_RX_CTRL_BREAK_WIDTH_Msk
DECL|SCB_UART_RX_CTRL_BREAK_WIDTH_Pos|macro|SCB_UART_RX_CTRL_BREAK_WIDTH_Pos
DECL|SCB_UART_RX_CTRL_DROP_ON_FRAME_ERROR_Msk|macro|SCB_UART_RX_CTRL_DROP_ON_FRAME_ERROR_Msk
DECL|SCB_UART_RX_CTRL_DROP_ON_FRAME_ERROR_Pos|macro|SCB_UART_RX_CTRL_DROP_ON_FRAME_ERROR_Pos
DECL|SCB_UART_RX_CTRL_DROP_ON_PARITY_ERROR_Msk|macro|SCB_UART_RX_CTRL_DROP_ON_PARITY_ERROR_Msk
DECL|SCB_UART_RX_CTRL_DROP_ON_PARITY_ERROR_Pos|macro|SCB_UART_RX_CTRL_DROP_ON_PARITY_ERROR_Pos
DECL|SCB_UART_RX_CTRL_LIN_MODE_Msk|macro|SCB_UART_RX_CTRL_LIN_MODE_Msk
DECL|SCB_UART_RX_CTRL_LIN_MODE_Pos|macro|SCB_UART_RX_CTRL_LIN_MODE_Pos
DECL|SCB_UART_RX_CTRL_MP_MODE_Msk|macro|SCB_UART_RX_CTRL_MP_MODE_Msk
DECL|SCB_UART_RX_CTRL_MP_MODE_Pos|macro|SCB_UART_RX_CTRL_MP_MODE_Pos
DECL|SCB_UART_RX_CTRL_PARITY_ENABLED_Msk|macro|SCB_UART_RX_CTRL_PARITY_ENABLED_Msk
DECL|SCB_UART_RX_CTRL_PARITY_ENABLED_Pos|macro|SCB_UART_RX_CTRL_PARITY_ENABLED_Pos
DECL|SCB_UART_RX_CTRL_PARITY_Msk|macro|SCB_UART_RX_CTRL_PARITY_Msk
DECL|SCB_UART_RX_CTRL_PARITY_Pos|macro|SCB_UART_RX_CTRL_PARITY_Pos
DECL|SCB_UART_RX_CTRL_POLARITY_Msk|macro|SCB_UART_RX_CTRL_POLARITY_Msk
DECL|SCB_UART_RX_CTRL_POLARITY_Pos|macro|SCB_UART_RX_CTRL_POLARITY_Pos
DECL|SCB_UART_RX_CTRL_SKIP_START_Msk|macro|SCB_UART_RX_CTRL_SKIP_START_Msk
DECL|SCB_UART_RX_CTRL_SKIP_START_Pos|macro|SCB_UART_RX_CTRL_SKIP_START_Pos
DECL|SCB_UART_RX_CTRL_STOP_BITS_Msk|macro|SCB_UART_RX_CTRL_STOP_BITS_Msk
DECL|SCB_UART_RX_CTRL_STOP_BITS_Pos|macro|SCB_UART_RX_CTRL_STOP_BITS_Pos
DECL|SCB_UART_RX_STATUS_BR_COUNTER_Msk|macro|SCB_UART_RX_STATUS_BR_COUNTER_Msk
DECL|SCB_UART_RX_STATUS_BR_COUNTER_Pos|macro|SCB_UART_RX_STATUS_BR_COUNTER_Pos
DECL|SCB_UART_TX_CTRL_PARITY_ENABLED_Msk|macro|SCB_UART_TX_CTRL_PARITY_ENABLED_Msk
DECL|SCB_UART_TX_CTRL_PARITY_ENABLED_Pos|macro|SCB_UART_TX_CTRL_PARITY_ENABLED_Pos
DECL|SCB_UART_TX_CTRL_PARITY_Msk|macro|SCB_UART_TX_CTRL_PARITY_Msk
DECL|SCB_UART_TX_CTRL_PARITY_Pos|macro|SCB_UART_TX_CTRL_PARITY_Pos
DECL|SCB_UART_TX_CTRL_RETRY_ON_NACK_Msk|macro|SCB_UART_TX_CTRL_RETRY_ON_NACK_Msk
DECL|SCB_UART_TX_CTRL_RETRY_ON_NACK_Pos|macro|SCB_UART_TX_CTRL_RETRY_ON_NACK_Pos
DECL|SCB_UART_TX_CTRL_STOP_BITS_Msk|macro|SCB_UART_TX_CTRL_STOP_BITS_Msk
DECL|SCB_UART_TX_CTRL_STOP_BITS_Pos|macro|SCB_UART_TX_CTRL_STOP_BITS_Pos
DECL|SPI_CTRL|member|__IOM uint32_t SPI_CTRL; /*!< 0x00000020 SPI control */
DECL|SPI_STATUS|member|__IM uint32_t SPI_STATUS; /*!< 0x00000024 SPI status */
DECL|STATUS|member|__IM uint32_t STATUS; /*!< 0x00000004 Generic status */
DECL|TX_CTRL|member|__IOM uint32_t TX_CTRL; /*!< 0x00000200 Transmitter control */
DECL|TX_FIFO_CTRL|member|__IOM uint32_t TX_FIFO_CTRL; /*!< 0x00000204 Transmitter FIFO control */
DECL|TX_FIFO_STATUS|member|__IM uint32_t TX_FIFO_STATUS; /*!< 0x00000208 Transmitter FIFO status */
DECL|TX_FIFO_WR|member|__OM uint32_t TX_FIFO_WR; /*!< 0x00000240 Transmitter FIFO write */
DECL|UART_CTRL|member|__IOM uint32_t UART_CTRL; /*!< 0x00000040 UART control */
DECL|UART_FLOW_CTRL|member|__IOM uint32_t UART_FLOW_CTRL; /*!< 0x00000050 UART flow control */
DECL|UART_RX_CTRL|member|__IOM uint32_t UART_RX_CTRL; /*!< 0x00000048 UART receiver control */
DECL|UART_RX_STATUS|member|__IM uint32_t UART_RX_STATUS; /*!< 0x0000004C UART receiver status */
DECL|UART_TX_CTRL|member|__IOM uint32_t UART_TX_CTRL; /*!< 0x00000044 UART transmitter control */
DECL|_CYIP_SCB_H_|macro|_CYIP_SCB_H_
