// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax2_Pipeline_normalize_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_x_address0,
        exp_x_ce0,
        exp_x_q0,
        sum_31,
        exp_x_1_address0,
        exp_x_1_ce0,
        exp_x_1_q0,
        exp_x_2_address0,
        exp_x_2_ce0,
        exp_x_2_q0,
        exp_x_3_address0,
        exp_x_3_ce0,
        exp_x_3_q0,
        exp_x_4_address0,
        exp_x_4_ce0,
        exp_x_4_q0,
        exp_x_5_address0,
        exp_x_5_ce0,
        exp_x_5_q0,
        exp_x_6_address0,
        exp_x_6_ce0,
        exp_x_6_q0,
        exp_x_7_address0,
        exp_x_7_ce0,
        exp_x_7_q0,
        exp_x_8_address0,
        exp_x_8_ce0,
        exp_x_8_q0,
        exp_x_9_address0,
        exp_x_9_ce0,
        exp_x_9_q0,
        exp_x_10_address0,
        exp_x_10_ce0,
        exp_x_10_q0,
        exp_x_11_address0,
        exp_x_11_ce0,
        exp_x_11_q0,
        exp_x_12_address0,
        exp_x_12_ce0,
        exp_x_12_q0,
        exp_x_13_address0,
        exp_x_13_ce0,
        exp_x_13_q0,
        exp_x_14_address0,
        exp_x_14_ce0,
        exp_x_14_q0,
        exp_x_15_address0,
        exp_x_15_ce0,
        exp_x_15_q0,
        exp_x_16_address0,
        exp_x_16_ce0,
        exp_x_16_q0,
        exp_x_17_address0,
        exp_x_17_ce0,
        exp_x_17_q0,
        exp_x_18_address0,
        exp_x_18_ce0,
        exp_x_18_q0,
        exp_x_19_address0,
        exp_x_19_ce0,
        exp_x_19_q0,
        exp_x_20_address0,
        exp_x_20_ce0,
        exp_x_20_q0,
        exp_x_21_address0,
        exp_x_21_ce0,
        exp_x_21_q0,
        exp_x_22_address0,
        exp_x_22_ce0,
        exp_x_22_q0,
        exp_x_23_address0,
        exp_x_23_ce0,
        exp_x_23_q0,
        exp_x_24_address0,
        exp_x_24_ce0,
        exp_x_24_q0,
        exp_x_25_address0,
        exp_x_25_ce0,
        exp_x_25_q0,
        exp_x_26_address0,
        exp_x_26_ce0,
        exp_x_26_q0,
        exp_x_27_address0,
        exp_x_27_ce0,
        exp_x_27_q0,
        exp_x_28_address0,
        exp_x_28_ce0,
        exp_x_28_q0,
        exp_x_29_address0,
        exp_x_29_ce0,
        exp_x_29_q0,
        exp_x_30_address0,
        exp_x_30_ce0,
        exp_x_30_q0,
        exp_x_31_address0,
        exp_x_31_ce0,
        exp_x_31_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] exp_x_address0;
output   exp_x_ce0;
input  [31:0] exp_x_q0;
input  [31:0] sum_31;
output  [10:0] exp_x_1_address0;
output   exp_x_1_ce0;
input  [31:0] exp_x_1_q0;
output  [10:0] exp_x_2_address0;
output   exp_x_2_ce0;
input  [31:0] exp_x_2_q0;
output  [10:0] exp_x_3_address0;
output   exp_x_3_ce0;
input  [31:0] exp_x_3_q0;
output  [10:0] exp_x_4_address0;
output   exp_x_4_ce0;
input  [31:0] exp_x_4_q0;
output  [10:0] exp_x_5_address0;
output   exp_x_5_ce0;
input  [31:0] exp_x_5_q0;
output  [10:0] exp_x_6_address0;
output   exp_x_6_ce0;
input  [31:0] exp_x_6_q0;
output  [10:0] exp_x_7_address0;
output   exp_x_7_ce0;
input  [31:0] exp_x_7_q0;
output  [10:0] exp_x_8_address0;
output   exp_x_8_ce0;
input  [31:0] exp_x_8_q0;
output  [10:0] exp_x_9_address0;
output   exp_x_9_ce0;
input  [31:0] exp_x_9_q0;
output  [10:0] exp_x_10_address0;
output   exp_x_10_ce0;
input  [31:0] exp_x_10_q0;
output  [10:0] exp_x_11_address0;
output   exp_x_11_ce0;
input  [31:0] exp_x_11_q0;
output  [10:0] exp_x_12_address0;
output   exp_x_12_ce0;
input  [31:0] exp_x_12_q0;
output  [10:0] exp_x_13_address0;
output   exp_x_13_ce0;
input  [31:0] exp_x_13_q0;
output  [10:0] exp_x_14_address0;
output   exp_x_14_ce0;
input  [31:0] exp_x_14_q0;
output  [10:0] exp_x_15_address0;
output   exp_x_15_ce0;
input  [31:0] exp_x_15_q0;
output  [10:0] exp_x_16_address0;
output   exp_x_16_ce0;
input  [31:0] exp_x_16_q0;
output  [10:0] exp_x_17_address0;
output   exp_x_17_ce0;
input  [31:0] exp_x_17_q0;
output  [10:0] exp_x_18_address0;
output   exp_x_18_ce0;
input  [31:0] exp_x_18_q0;
output  [10:0] exp_x_19_address0;
output   exp_x_19_ce0;
input  [31:0] exp_x_19_q0;
output  [10:0] exp_x_20_address0;
output   exp_x_20_ce0;
input  [31:0] exp_x_20_q0;
output  [10:0] exp_x_21_address0;
output   exp_x_21_ce0;
input  [31:0] exp_x_21_q0;
output  [10:0] exp_x_22_address0;
output   exp_x_22_ce0;
input  [31:0] exp_x_22_q0;
output  [10:0] exp_x_23_address0;
output   exp_x_23_ce0;
input  [31:0] exp_x_23_q0;
output  [10:0] exp_x_24_address0;
output   exp_x_24_ce0;
input  [31:0] exp_x_24_q0;
output  [10:0] exp_x_25_address0;
output   exp_x_25_ce0;
input  [31:0] exp_x_25_q0;
output  [10:0] exp_x_26_address0;
output   exp_x_26_ce0;
input  [31:0] exp_x_26_q0;
output  [10:0] exp_x_27_address0;
output   exp_x_27_ce0;
input  [31:0] exp_x_27_q0;
output  [10:0] exp_x_28_address0;
output   exp_x_28_ce0;
input  [31:0] exp_x_28_q0;
output  [10:0] exp_x_29_address0;
output   exp_x_29_ce0;
input  [31:0] exp_x_29_q0;
output  [10:0] exp_x_30_address0;
output   exp_x_30_ce0;
input  [31:0] exp_x_30_q0;
output  [10:0] exp_x_31_address0;
output   exp_x_31_ce0;
input  [31:0] exp_x_31_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1;

reg ap_idle;
reg exp_x_ce0;
reg exp_x_1_ce0;
reg exp_x_2_ce0;
reg exp_x_3_ce0;
reg exp_x_4_ce0;
reg exp_x_5_ce0;
reg exp_x_6_ce0;
reg exp_x_7_ce0;
reg exp_x_8_ce0;
reg exp_x_9_ce0;
reg exp_x_10_ce0;
reg exp_x_11_ce0;
reg exp_x_12_ce0;
reg exp_x_13_ce0;
reg exp_x_14_ce0;
reg exp_x_15_ce0;
reg exp_x_16_ce0;
reg exp_x_17_ce0;
reg exp_x_18_ce0;
reg exp_x_19_ce0;
reg exp_x_20_ce0;
reg exp_x_21_ce0;
reg exp_x_22_ce0;
reg exp_x_23_ce0;
reg exp_x_24_ce0;
reg exp_x_25_ce0;
reg exp_x_26_ce0;
reg exp_x_27_ce0;
reg exp_x_28_ce0;
reg exp_x_29_ce0;
reg exp_x_30_ce0;
reg exp_x_31_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln643_fu_1112_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [11:0] lshr_ln652_1_reg_1729;
reg   [11:0] lshr_ln652_1_reg_1729_pp0_iter1_reg;
reg   [11:0] lshr_ln652_1_reg_1729_pp0_iter2_reg;
reg   [11:0] lshr_ln652_1_reg_1729_pp0_iter3_reg;
reg   [11:0] lshr_ln652_1_reg_1729_pp0_iter4_reg;
reg   [11:0] lshr_ln652_1_reg_1729_pp0_iter5_reg;
reg   [11:0] lshr_ln652_1_reg_1729_pp0_iter6_reg;
reg   [11:0] lshr_ln652_1_reg_1729_pp0_iter7_reg;
reg   [11:0] lshr_ln652_1_reg_1729_pp0_iter8_reg;
reg   [11:0] lshr_ln652_1_reg_1729_pp0_iter9_reg;
reg   [11:0] lshr_ln652_1_reg_1729_pp0_iter10_reg;
reg   [31:0] exp_x_load_reg_1890;
reg   [31:0] exp_x_1_load_reg_1895;
reg   [31:0] exp_x_2_load_reg_1900;
reg   [31:0] exp_x_3_load_reg_1905;
reg   [31:0] exp_x_4_load_reg_1910;
reg   [31:0] exp_x_5_load_reg_1915;
reg   [31:0] exp_x_6_load_reg_1920;
reg   [31:0] exp_x_7_load_reg_1925;
reg   [31:0] exp_x_8_load_reg_1930;
reg   [31:0] exp_x_9_load_reg_1935;
reg   [31:0] exp_x_10_load_reg_1940;
reg   [31:0] exp_x_11_load_reg_1945;
reg   [31:0] exp_x_12_load_reg_1950;
reg   [31:0] exp_x_13_load_reg_1955;
reg   [31:0] exp_x_14_load_reg_1960;
reg   [31:0] exp_x_15_load_reg_1965;
reg   [31:0] exp_x_16_load_reg_1970;
reg   [31:0] exp_x_17_load_reg_1975;
reg   [31:0] exp_x_18_load_reg_1980;
reg   [31:0] exp_x_19_load_reg_1985;
reg   [31:0] exp_x_20_load_reg_1990;
reg   [31:0] exp_x_21_load_reg_1995;
reg   [31:0] exp_x_22_load_reg_2000;
reg   [31:0] exp_x_23_load_reg_2005;
reg   [31:0] exp_x_24_load_reg_2010;
reg   [31:0] exp_x_25_load_reg_2015;
reg   [31:0] exp_x_26_load_reg_2020;
reg   [31:0] exp_x_27_load_reg_2025;
reg   [31:0] exp_x_28_load_reg_2030;
reg   [31:0] exp_x_29_load_reg_2035;
reg   [31:0] exp_x_30_load_reg_2040;
reg   [31:0] exp_x_31_load_reg_2045;
reg   [15:0] trunc_ln4_reg_2050;
reg   [15:0] trunc_ln652_1_reg_2055;
reg   [15:0] trunc_ln652_2_reg_2060;
reg   [15:0] trunc_ln652_3_reg_2065;
reg   [15:0] trunc_ln652_4_reg_2070;
reg   [15:0] trunc_ln652_5_reg_2075;
reg   [15:0] trunc_ln652_6_reg_2080;
reg   [15:0] trunc_ln652_7_reg_2085;
reg   [15:0] trunc_ln652_8_reg_2090;
reg   [15:0] trunc_ln652_9_reg_2095;
reg   [15:0] trunc_ln652_s_reg_2100;
reg   [15:0] trunc_ln652_10_reg_2105;
reg   [15:0] trunc_ln652_11_reg_2110;
reg   [15:0] trunc_ln652_12_reg_2115;
reg   [15:0] trunc_ln652_13_reg_2120;
reg   [15:0] trunc_ln652_14_reg_2125;
reg   [15:0] trunc_ln652_15_reg_2130;
reg   [15:0] trunc_ln652_16_reg_2135;
reg   [15:0] trunc_ln652_17_reg_2140;
reg   [15:0] trunc_ln652_18_reg_2145;
reg   [15:0] trunc_ln652_19_reg_2150;
reg   [15:0] trunc_ln652_20_reg_2155;
reg   [15:0] trunc_ln652_21_reg_2160;
reg   [15:0] trunc_ln652_22_reg_2165;
reg   [15:0] trunc_ln652_23_reg_2170;
reg   [15:0] trunc_ln652_24_reg_2175;
reg   [15:0] trunc_ln652_25_reg_2180;
reg   [15:0] trunc_ln652_26_reg_2185;
reg   [15:0] trunc_ln652_27_reg_2190;
reg   [15:0] trunc_ln652_28_reg_2195;
reg   [15:0] trunc_ln652_29_reg_2200;
reg   [15:0] trunc_ln652_30_reg_2205;
wire   [63:0] zext_ln650_fu_1128_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln652_fu_1633_p1;
wire   [63:0] zext_ln652_1_fu_1657_p1;
reg   [15:0] idx_fu_150;
wire   [15:0] add_ln643_fu_1174_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i;
wire   [10:0] lshr_ln3_fu_1118_p4;
wire   [31:0] grp_fu_976_p2;
wire   [31:0] bitcast_ln652_fu_1185_p1;
wire   [31:0] grp_fu_980_p2;
wire   [31:0] bitcast_ln652_1_fu_1199_p1;
wire   [31:0] grp_fu_984_p2;
wire   [31:0] bitcast_ln652_2_fu_1213_p1;
wire   [31:0] grp_fu_988_p2;
wire   [31:0] bitcast_ln652_3_fu_1227_p1;
wire   [31:0] grp_fu_992_p2;
wire   [31:0] bitcast_ln652_4_fu_1241_p1;
wire   [31:0] grp_fu_996_p2;
wire   [31:0] bitcast_ln652_5_fu_1255_p1;
wire   [31:0] grp_fu_1000_p2;
wire   [31:0] bitcast_ln652_6_fu_1269_p1;
wire   [31:0] grp_fu_1004_p2;
wire   [31:0] bitcast_ln652_7_fu_1283_p1;
wire   [31:0] grp_fu_1008_p2;
wire   [31:0] bitcast_ln652_8_fu_1297_p1;
wire   [31:0] grp_fu_1012_p2;
wire   [31:0] bitcast_ln652_9_fu_1311_p1;
wire   [31:0] grp_fu_1016_p2;
wire   [31:0] bitcast_ln652_10_fu_1325_p1;
wire   [31:0] grp_fu_1020_p2;
wire   [31:0] bitcast_ln652_11_fu_1339_p1;
wire   [31:0] grp_fu_1024_p2;
wire   [31:0] bitcast_ln652_12_fu_1353_p1;
wire   [31:0] grp_fu_1028_p2;
wire   [31:0] bitcast_ln652_13_fu_1367_p1;
wire   [31:0] grp_fu_1032_p2;
wire   [31:0] bitcast_ln652_14_fu_1381_p1;
wire   [31:0] grp_fu_1036_p2;
wire   [31:0] bitcast_ln652_15_fu_1395_p1;
wire   [31:0] grp_fu_1040_p2;
wire   [31:0] bitcast_ln652_16_fu_1409_p1;
wire   [31:0] grp_fu_1044_p2;
wire   [31:0] bitcast_ln652_17_fu_1423_p1;
wire   [31:0] grp_fu_1048_p2;
wire   [31:0] bitcast_ln652_18_fu_1437_p1;
wire   [31:0] grp_fu_1052_p2;
wire   [31:0] bitcast_ln652_19_fu_1451_p1;
wire   [31:0] grp_fu_1056_p2;
wire   [31:0] bitcast_ln652_20_fu_1465_p1;
wire   [31:0] grp_fu_1060_p2;
wire   [31:0] bitcast_ln652_21_fu_1479_p1;
wire   [31:0] grp_fu_1064_p2;
wire   [31:0] bitcast_ln652_22_fu_1493_p1;
wire   [31:0] grp_fu_1068_p2;
wire   [31:0] bitcast_ln652_23_fu_1507_p1;
wire   [31:0] grp_fu_1072_p2;
wire   [31:0] bitcast_ln652_24_fu_1521_p1;
wire   [31:0] grp_fu_1076_p2;
wire   [31:0] bitcast_ln652_25_fu_1535_p1;
wire   [31:0] grp_fu_1080_p2;
wire   [31:0] bitcast_ln652_26_fu_1549_p1;
wire   [31:0] grp_fu_1084_p2;
wire   [31:0] bitcast_ln652_27_fu_1563_p1;
wire   [31:0] grp_fu_1088_p2;
wire   [31:0] bitcast_ln652_28_fu_1577_p1;
wire   [31:0] grp_fu_1092_p2;
wire   [31:0] bitcast_ln652_29_fu_1591_p1;
wire   [31:0] grp_fu_1096_p2;
wire   [31:0] bitcast_ln652_30_fu_1605_p1;
wire   [31:0] grp_fu_1100_p2;
wire   [31:0] bitcast_ln652_31_fu_1619_p1;
wire   [11:0] or_ln652_fu_1652_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1292(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_load_reg_1890),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_976_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1293(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_1_load_reg_1895),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_980_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1294(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_2_load_reg_1900),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_984_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1295(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_3_load_reg_1905),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_988_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1296(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_4_load_reg_1910),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_992_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1297(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_5_load_reg_1915),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_996_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1298(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_6_load_reg_1920),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1000_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1299(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_7_load_reg_1925),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1004_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1300(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_8_load_reg_1930),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1008_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1301(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_9_load_reg_1935),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1012_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1302(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_10_load_reg_1940),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1016_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1303(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_11_load_reg_1945),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1020_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1304(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_12_load_reg_1950),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1024_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1305(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_13_load_reg_1955),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1028_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1306(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_14_load_reg_1960),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1032_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1307(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_15_load_reg_1965),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1036_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1308(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_16_load_reg_1970),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1040_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1309(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_17_load_reg_1975),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1044_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1310(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_18_load_reg_1980),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1048_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1311(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_19_load_reg_1985),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1052_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1312(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_20_load_reg_1990),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1056_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1313(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_21_load_reg_1995),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1060_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1314(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_22_load_reg_2000),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1064_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1315(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_23_load_reg_2005),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1068_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1316(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_24_load_reg_2010),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1072_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1317(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_25_load_reg_2015),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1076_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1318(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_26_load_reg_2020),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1080_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1319(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_27_load_reg_2025),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1084_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1320(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_28_load_reg_2030),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1088_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1321(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_29_load_reg_2035),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1092_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1322(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_30_load_reg_2040),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1096_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U1323(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_31_load_reg_2045),
    .din1(sum_31),
    .ce(1'b1),
    .dout(grp_fu_1100_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln643_fu_1112_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_150 <= add_ln643_fu_1174_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_150 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln652_1_reg_1729_pp0_iter10_reg <= lshr_ln652_1_reg_1729_pp0_iter9_reg;
        lshr_ln652_1_reg_1729_pp0_iter2_reg <= lshr_ln652_1_reg_1729_pp0_iter1_reg;
        lshr_ln652_1_reg_1729_pp0_iter3_reg <= lshr_ln652_1_reg_1729_pp0_iter2_reg;
        lshr_ln652_1_reg_1729_pp0_iter4_reg <= lshr_ln652_1_reg_1729_pp0_iter3_reg;
        lshr_ln652_1_reg_1729_pp0_iter5_reg <= lshr_ln652_1_reg_1729_pp0_iter4_reg;
        lshr_ln652_1_reg_1729_pp0_iter6_reg <= lshr_ln652_1_reg_1729_pp0_iter5_reg;
        lshr_ln652_1_reg_1729_pp0_iter7_reg <= lshr_ln652_1_reg_1729_pp0_iter6_reg;
        lshr_ln652_1_reg_1729_pp0_iter8_reg <= lshr_ln652_1_reg_1729_pp0_iter7_reg;
        lshr_ln652_1_reg_1729_pp0_iter9_reg <= lshr_ln652_1_reg_1729_pp0_iter8_reg;
        trunc_ln4_reg_2050 <= {{bitcast_ln652_fu_1185_p1[31:16]}};
        trunc_ln652_10_reg_2105 <= {{bitcast_ln652_11_fu_1339_p1[31:16]}};
        trunc_ln652_11_reg_2110 <= {{bitcast_ln652_12_fu_1353_p1[31:16]}};
        trunc_ln652_12_reg_2115 <= {{bitcast_ln652_13_fu_1367_p1[31:16]}};
        trunc_ln652_13_reg_2120 <= {{bitcast_ln652_14_fu_1381_p1[31:16]}};
        trunc_ln652_14_reg_2125 <= {{bitcast_ln652_15_fu_1395_p1[31:16]}};
        trunc_ln652_15_reg_2130 <= {{bitcast_ln652_16_fu_1409_p1[31:16]}};
        trunc_ln652_16_reg_2135 <= {{bitcast_ln652_17_fu_1423_p1[31:16]}};
        trunc_ln652_17_reg_2140 <= {{bitcast_ln652_18_fu_1437_p1[31:16]}};
        trunc_ln652_18_reg_2145 <= {{bitcast_ln652_19_fu_1451_p1[31:16]}};
        trunc_ln652_19_reg_2150 <= {{bitcast_ln652_20_fu_1465_p1[31:16]}};
        trunc_ln652_1_reg_2055 <= {{bitcast_ln652_1_fu_1199_p1[31:16]}};
        trunc_ln652_20_reg_2155 <= {{bitcast_ln652_21_fu_1479_p1[31:16]}};
        trunc_ln652_21_reg_2160 <= {{bitcast_ln652_22_fu_1493_p1[31:16]}};
        trunc_ln652_22_reg_2165 <= {{bitcast_ln652_23_fu_1507_p1[31:16]}};
        trunc_ln652_23_reg_2170 <= {{bitcast_ln652_24_fu_1521_p1[31:16]}};
        trunc_ln652_24_reg_2175 <= {{bitcast_ln652_25_fu_1535_p1[31:16]}};
        trunc_ln652_25_reg_2180 <= {{bitcast_ln652_26_fu_1549_p1[31:16]}};
        trunc_ln652_26_reg_2185 <= {{bitcast_ln652_27_fu_1563_p1[31:16]}};
        trunc_ln652_27_reg_2190 <= {{bitcast_ln652_28_fu_1577_p1[31:16]}};
        trunc_ln652_28_reg_2195 <= {{bitcast_ln652_29_fu_1591_p1[31:16]}};
        trunc_ln652_29_reg_2200 <= {{bitcast_ln652_30_fu_1605_p1[31:16]}};
        trunc_ln652_2_reg_2060 <= {{bitcast_ln652_2_fu_1213_p1[31:16]}};
        trunc_ln652_30_reg_2205 <= {{bitcast_ln652_31_fu_1619_p1[31:16]}};
        trunc_ln652_3_reg_2065 <= {{bitcast_ln652_3_fu_1227_p1[31:16]}};
        trunc_ln652_4_reg_2070 <= {{bitcast_ln652_4_fu_1241_p1[31:16]}};
        trunc_ln652_5_reg_2075 <= {{bitcast_ln652_5_fu_1255_p1[31:16]}};
        trunc_ln652_6_reg_2080 <= {{bitcast_ln652_6_fu_1269_p1[31:16]}};
        trunc_ln652_7_reg_2085 <= {{bitcast_ln652_7_fu_1283_p1[31:16]}};
        trunc_ln652_8_reg_2090 <= {{bitcast_ln652_8_fu_1297_p1[31:16]}};
        trunc_ln652_9_reg_2095 <= {{bitcast_ln652_9_fu_1311_p1[31:16]}};
        trunc_ln652_s_reg_2100 <= {{bitcast_ln652_10_fu_1325_p1[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        exp_x_10_load_reg_1940 <= exp_x_10_q0;
        exp_x_11_load_reg_1945 <= exp_x_11_q0;
        exp_x_12_load_reg_1950 <= exp_x_12_q0;
        exp_x_13_load_reg_1955 <= exp_x_13_q0;
        exp_x_14_load_reg_1960 <= exp_x_14_q0;
        exp_x_15_load_reg_1965 <= exp_x_15_q0;
        exp_x_16_load_reg_1970 <= exp_x_16_q0;
        exp_x_17_load_reg_1975 <= exp_x_17_q0;
        exp_x_18_load_reg_1980 <= exp_x_18_q0;
        exp_x_19_load_reg_1985 <= exp_x_19_q0;
        exp_x_1_load_reg_1895 <= exp_x_1_q0;
        exp_x_20_load_reg_1990 <= exp_x_20_q0;
        exp_x_21_load_reg_1995 <= exp_x_21_q0;
        exp_x_22_load_reg_2000 <= exp_x_22_q0;
        exp_x_23_load_reg_2005 <= exp_x_23_q0;
        exp_x_24_load_reg_2010 <= exp_x_24_q0;
        exp_x_25_load_reg_2015 <= exp_x_25_q0;
        exp_x_26_load_reg_2020 <= exp_x_26_q0;
        exp_x_27_load_reg_2025 <= exp_x_27_q0;
        exp_x_28_load_reg_2030 <= exp_x_28_q0;
        exp_x_29_load_reg_2035 <= exp_x_29_q0;
        exp_x_2_load_reg_1900 <= exp_x_2_q0;
        exp_x_30_load_reg_2040 <= exp_x_30_q0;
        exp_x_31_load_reg_2045 <= exp_x_31_q0;
        exp_x_3_load_reg_1905 <= exp_x_3_q0;
        exp_x_4_load_reg_1910 <= exp_x_4_q0;
        exp_x_5_load_reg_1915 <= exp_x_5_q0;
        exp_x_6_load_reg_1920 <= exp_x_6_q0;
        exp_x_7_load_reg_1925 <= exp_x_7_q0;
        exp_x_8_load_reg_1930 <= exp_x_8_q0;
        exp_x_9_load_reg_1935 <= exp_x_9_q0;
        exp_x_load_reg_1890 <= exp_x_q0;
        lshr_ln652_1_reg_1729_pp0_iter1_reg <= lshr_ln652_1_reg_1729;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln643_fu_1112_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln652_1_reg_1729 <= {{ap_sig_allocacmp_i[15:4]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln643_fu_1112_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_10_ce0 = 1'b1;
    end else begin
        exp_x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_11_ce0 = 1'b1;
    end else begin
        exp_x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_12_ce0 = 1'b1;
    end else begin
        exp_x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_13_ce0 = 1'b1;
    end else begin
        exp_x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_14_ce0 = 1'b1;
    end else begin
        exp_x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_15_ce0 = 1'b1;
    end else begin
        exp_x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_16_ce0 = 1'b1;
    end else begin
        exp_x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_17_ce0 = 1'b1;
    end else begin
        exp_x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_18_ce0 = 1'b1;
    end else begin
        exp_x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_19_ce0 = 1'b1;
    end else begin
        exp_x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_1_ce0 = 1'b1;
    end else begin
        exp_x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_20_ce0 = 1'b1;
    end else begin
        exp_x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_21_ce0 = 1'b1;
    end else begin
        exp_x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_22_ce0 = 1'b1;
    end else begin
        exp_x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_23_ce0 = 1'b1;
    end else begin
        exp_x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_24_ce0 = 1'b1;
    end else begin
        exp_x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_25_ce0 = 1'b1;
    end else begin
        exp_x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_26_ce0 = 1'b1;
    end else begin
        exp_x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_27_ce0 = 1'b1;
    end else begin
        exp_x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_28_ce0 = 1'b1;
    end else begin
        exp_x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_29_ce0 = 1'b1;
    end else begin
        exp_x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_2_ce0 = 1'b1;
    end else begin
        exp_x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_30_ce0 = 1'b1;
    end else begin
        exp_x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_31_ce0 = 1'b1;
    end else begin
        exp_x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_3_ce0 = 1'b1;
    end else begin
        exp_x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_4_ce0 = 1'b1;
    end else begin
        exp_x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_5_ce0 = 1'b1;
    end else begin
        exp_x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_6_ce0 = 1'b1;
    end else begin
        exp_x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_7_ce0 = 1'b1;
    end else begin
        exp_x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_8_ce0 = 1'b1;
    end else begin
        exp_x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_9_ce0 = 1'b1;
    end else begin
        exp_x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_ce0 = 1'b1;
    end else begin
        exp_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln652_1_fu_1657_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 = zext_ln652_fu_1633_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = trunc_ln652_23_reg_2170;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 = trunc_ln652_8_reg_2090;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln652_1_fu_1657_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 = zext_ln652_fu_1633_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = trunc_ln652_22_reg_2165;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 = trunc_ln652_7_reg_2085;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln652_1_fu_1657_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 = zext_ln652_fu_1633_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = trunc_ln652_21_reg_2160;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 = trunc_ln652_6_reg_2080;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln652_1_fu_1657_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 = zext_ln652_fu_1633_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = trunc_ln652_20_reg_2155;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 = trunc_ln652_5_reg_2075;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln652_1_fu_1657_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 = zext_ln652_fu_1633_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = trunc_ln652_19_reg_2150;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 = trunc_ln652_4_reg_2070;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln652_1_fu_1657_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 = zext_ln652_fu_1633_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = trunc_ln652_18_reg_2145;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 = trunc_ln652_3_reg_2065;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln652_1_fu_1657_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 = zext_ln652_fu_1633_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = trunc_ln652_17_reg_2140;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 = trunc_ln652_2_reg_2060;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln652_1_fu_1657_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 = zext_ln652_fu_1633_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = trunc_ln652_16_reg_2135;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 = trunc_ln652_1_reg_2055;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln652_1_fu_1657_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 = zext_ln652_fu_1633_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = trunc_ln652_15_reg_2130;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 = trunc_ln4_reg_2050;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln652_1_fu_1657_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 = zext_ln652_fu_1633_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = trunc_ln652_24_reg_2175;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 = trunc_ln652_9_reg_2095;

assign add_ln643_fu_1174_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln652_10_fu_1325_p1 = grp_fu_1016_p2;

assign bitcast_ln652_11_fu_1339_p1 = grp_fu_1020_p2;

assign bitcast_ln652_12_fu_1353_p1 = grp_fu_1024_p2;

assign bitcast_ln652_13_fu_1367_p1 = grp_fu_1028_p2;

assign bitcast_ln652_14_fu_1381_p1 = grp_fu_1032_p2;

assign bitcast_ln652_15_fu_1395_p1 = grp_fu_1036_p2;

assign bitcast_ln652_16_fu_1409_p1 = grp_fu_1040_p2;

assign bitcast_ln652_17_fu_1423_p1 = grp_fu_1044_p2;

assign bitcast_ln652_18_fu_1437_p1 = grp_fu_1048_p2;

assign bitcast_ln652_19_fu_1451_p1 = grp_fu_1052_p2;

assign bitcast_ln652_1_fu_1199_p1 = grp_fu_980_p2;

assign bitcast_ln652_20_fu_1465_p1 = grp_fu_1056_p2;

assign bitcast_ln652_21_fu_1479_p1 = grp_fu_1060_p2;

assign bitcast_ln652_22_fu_1493_p1 = grp_fu_1064_p2;

assign bitcast_ln652_23_fu_1507_p1 = grp_fu_1068_p2;

assign bitcast_ln652_24_fu_1521_p1 = grp_fu_1072_p2;

assign bitcast_ln652_25_fu_1535_p1 = grp_fu_1076_p2;

assign bitcast_ln652_26_fu_1549_p1 = grp_fu_1080_p2;

assign bitcast_ln652_27_fu_1563_p1 = grp_fu_1084_p2;

assign bitcast_ln652_28_fu_1577_p1 = grp_fu_1088_p2;

assign bitcast_ln652_29_fu_1591_p1 = grp_fu_1092_p2;

assign bitcast_ln652_2_fu_1213_p1 = grp_fu_984_p2;

assign bitcast_ln652_30_fu_1605_p1 = grp_fu_1096_p2;

assign bitcast_ln652_31_fu_1619_p1 = grp_fu_1100_p2;

assign bitcast_ln652_3_fu_1227_p1 = grp_fu_988_p2;

assign bitcast_ln652_4_fu_1241_p1 = grp_fu_992_p2;

assign bitcast_ln652_5_fu_1255_p1 = grp_fu_996_p2;

assign bitcast_ln652_6_fu_1269_p1 = grp_fu_1000_p2;

assign bitcast_ln652_7_fu_1283_p1 = grp_fu_1004_p2;

assign bitcast_ln652_8_fu_1297_p1 = grp_fu_1008_p2;

assign bitcast_ln652_9_fu_1311_p1 = grp_fu_1012_p2;

assign bitcast_ln652_fu_1185_p1 = grp_fu_976_p2;

assign exp_x_10_address0 = zext_ln650_fu_1128_p1;

assign exp_x_11_address0 = zext_ln650_fu_1128_p1;

assign exp_x_12_address0 = zext_ln650_fu_1128_p1;

assign exp_x_13_address0 = zext_ln650_fu_1128_p1;

assign exp_x_14_address0 = zext_ln650_fu_1128_p1;

assign exp_x_15_address0 = zext_ln650_fu_1128_p1;

assign exp_x_16_address0 = zext_ln650_fu_1128_p1;

assign exp_x_17_address0 = zext_ln650_fu_1128_p1;

assign exp_x_18_address0 = zext_ln650_fu_1128_p1;

assign exp_x_19_address0 = zext_ln650_fu_1128_p1;

assign exp_x_1_address0 = zext_ln650_fu_1128_p1;

assign exp_x_20_address0 = zext_ln650_fu_1128_p1;

assign exp_x_21_address0 = zext_ln650_fu_1128_p1;

assign exp_x_22_address0 = zext_ln650_fu_1128_p1;

assign exp_x_23_address0 = zext_ln650_fu_1128_p1;

assign exp_x_24_address0 = zext_ln650_fu_1128_p1;

assign exp_x_25_address0 = zext_ln650_fu_1128_p1;

assign exp_x_26_address0 = zext_ln650_fu_1128_p1;

assign exp_x_27_address0 = zext_ln650_fu_1128_p1;

assign exp_x_28_address0 = zext_ln650_fu_1128_p1;

assign exp_x_29_address0 = zext_ln650_fu_1128_p1;

assign exp_x_2_address0 = zext_ln650_fu_1128_p1;

assign exp_x_30_address0 = zext_ln650_fu_1128_p1;

assign exp_x_31_address0 = zext_ln650_fu_1128_p1;

assign exp_x_3_address0 = zext_ln650_fu_1128_p1;

assign exp_x_4_address0 = zext_ln650_fu_1128_p1;

assign exp_x_5_address0 = zext_ln650_fu_1128_p1;

assign exp_x_6_address0 = zext_ln650_fu_1128_p1;

assign exp_x_7_address0 = zext_ln650_fu_1128_p1;

assign exp_x_8_address0 = zext_ln650_fu_1128_p1;

assign exp_x_9_address0 = zext_ln650_fu_1128_p1;

assign exp_x_address0 = zext_ln650_fu_1128_p1;

assign icmp_ln643_fu_1112_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_1118_p4 = {{ap_sig_allocacmp_i[15:5]}};

assign or_ln652_fu_1652_p2 = (lshr_ln652_1_reg_1729_pp0_iter10_reg | 12'd1);

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 = zext_ln652_1_fu_1657_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 = zext_ln652_fu_1633_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 = trunc_ln652_25_reg_2180;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 = trunc_ln652_s_reg_2100;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 = zext_ln652_1_fu_1657_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 = zext_ln652_fu_1633_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 = trunc_ln652_26_reg_2185;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 = trunc_ln652_10_reg_2105;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 = zext_ln652_1_fu_1657_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 = zext_ln652_fu_1633_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 = trunc_ln652_27_reg_2190;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 = trunc_ln652_11_reg_2110;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 = zext_ln652_1_fu_1657_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 = zext_ln652_fu_1633_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 = trunc_ln652_28_reg_2195;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 = trunc_ln652_12_reg_2115;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 = zext_ln652_1_fu_1657_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 = zext_ln652_fu_1633_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 = trunc_ln652_29_reg_2200;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 = trunc_ln652_13_reg_2120;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 = zext_ln652_1_fu_1657_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 = zext_ln652_fu_1633_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 = trunc_ln652_30_reg_2205;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 = trunc_ln652_14_reg_2125;

assign zext_ln650_fu_1128_p1 = lshr_ln3_fu_1118_p4;

assign zext_ln652_1_fu_1657_p1 = or_ln652_fu_1652_p2;

assign zext_ln652_fu_1633_p1 = lshr_ln652_1_reg_1729_pp0_iter10_reg;

endmodule //activation_accelerator_float_safe_softmax2_Pipeline_normalize_blocks
